
Esclava.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004eb4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000019c  08004fc0  08004fc0  00014fc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800515c  0800515c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800515c  0800515c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800515c  0800515c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800515c  0800515c  0001515c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005160  08005160  00015160  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08005164  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d4  2000000c  08005170  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e0  08005170  000200e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c0b2  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000216a  00000000  00000000  0002c0e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000058f6  00000000  00000000  0002e251  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000b00  00000000  00000000  00033b48  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000009e8  00000000  00000000  00034648  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00014221  00000000  00000000  00035030  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000b84f  00000000  00000000  00049251  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    0006c091  00000000  00000000  00054aa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000c0b31  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002a84  00000000  00000000  000c0bac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08004fa8 	.word	0x08004fa8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08004fa8 	.word	0x08004fa8

0800014c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000152:	1d3b      	adds	r3, r7, #4
 8000154:	2200      	movs	r2, #0
 8000156:	601a      	str	r2, [r3, #0]
 8000158:	605a      	str	r2, [r3, #4]
 800015a:	609a      	str	r2, [r3, #8]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 800015c:	4b18      	ldr	r3, [pc, #96]	; (80001c0 <MX_ADC1_Init+0x74>)
 800015e:	4a19      	ldr	r2, [pc, #100]	; (80001c4 <MX_ADC1_Init+0x78>)
 8000160:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000162:	4b17      	ldr	r3, [pc, #92]	; (80001c0 <MX_ADC1_Init+0x74>)
 8000164:	2200      	movs	r2, #0
 8000166:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000168:	4b15      	ldr	r3, [pc, #84]	; (80001c0 <MX_ADC1_Init+0x74>)
 800016a:	2200      	movs	r2, #0
 800016c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800016e:	4b14      	ldr	r3, [pc, #80]	; (80001c0 <MX_ADC1_Init+0x74>)
 8000170:	2200      	movs	r2, #0
 8000172:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000174:	4b12      	ldr	r3, [pc, #72]	; (80001c0 <MX_ADC1_Init+0x74>)
 8000176:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800017a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800017c:	4b10      	ldr	r3, [pc, #64]	; (80001c0 <MX_ADC1_Init+0x74>)
 800017e:	2200      	movs	r2, #0
 8000180:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000182:	4b0f      	ldr	r3, [pc, #60]	; (80001c0 <MX_ADC1_Init+0x74>)
 8000184:	2201      	movs	r2, #1
 8000186:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000188:	480d      	ldr	r0, [pc, #52]	; (80001c0 <MX_ADC1_Init+0x74>)
 800018a:	f000 fbb9 	bl	8000900 <HAL_ADC_Init>
 800018e:	4603      	mov	r3, r0
 8000190:	2b00      	cmp	r3, #0
 8000192:	d001      	beq.n	8000198 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000194:	f000 f986 	bl	80004a4 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000198:	2300      	movs	r3, #0
 800019a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800019c:	2301      	movs	r3, #1
 800019e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80001a0:	2300      	movs	r3, #0
 80001a2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001a4:	1d3b      	adds	r3, r7, #4
 80001a6:	4619      	mov	r1, r3
 80001a8:	4805      	ldr	r0, [pc, #20]	; (80001c0 <MX_ADC1_Init+0x74>)
 80001aa:	f000 fd13 	bl	8000bd4 <HAL_ADC_ConfigChannel>
 80001ae:	4603      	mov	r3, r0
 80001b0:	2b00      	cmp	r3, #0
 80001b2:	d001      	beq.n	80001b8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80001b4:	f000 f976 	bl	80004a4 <Error_Handler>
  }

}
 80001b8:	bf00      	nop
 80001ba:	3710      	adds	r7, #16
 80001bc:	46bd      	mov	sp, r7
 80001be:	bd80      	pop	{r7, pc}
 80001c0:	20000028 	.word	0x20000028
 80001c4:	40012400 	.word	0x40012400

080001c8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b088      	sub	sp, #32
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001d0:	f107 0310 	add.w	r3, r7, #16
 80001d4:	2200      	movs	r2, #0
 80001d6:	601a      	str	r2, [r3, #0]
 80001d8:	605a      	str	r2, [r3, #4]
 80001da:	609a      	str	r2, [r3, #8]
 80001dc:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	4a14      	ldr	r2, [pc, #80]	; (8000234 <HAL_ADC_MspInit+0x6c>)
 80001e4:	4293      	cmp	r3, r2
 80001e6:	d121      	bne.n	800022c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80001e8:	4b13      	ldr	r3, [pc, #76]	; (8000238 <HAL_ADC_MspInit+0x70>)
 80001ea:	699b      	ldr	r3, [r3, #24]
 80001ec:	4a12      	ldr	r2, [pc, #72]	; (8000238 <HAL_ADC_MspInit+0x70>)
 80001ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80001f2:	6193      	str	r3, [r2, #24]
 80001f4:	4b10      	ldr	r3, [pc, #64]	; (8000238 <HAL_ADC_MspInit+0x70>)
 80001f6:	699b      	ldr	r3, [r3, #24]
 80001f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80001fc:	60fb      	str	r3, [r7, #12]
 80001fe:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000200:	4b0d      	ldr	r3, [pc, #52]	; (8000238 <HAL_ADC_MspInit+0x70>)
 8000202:	699b      	ldr	r3, [r3, #24]
 8000204:	4a0c      	ldr	r2, [pc, #48]	; (8000238 <HAL_ADC_MspInit+0x70>)
 8000206:	f043 0304 	orr.w	r3, r3, #4
 800020a:	6193      	str	r3, [r2, #24]
 800020c:	4b0a      	ldr	r3, [pc, #40]	; (8000238 <HAL_ADC_MspInit+0x70>)
 800020e:	699b      	ldr	r3, [r3, #24]
 8000210:	f003 0304 	and.w	r3, r3, #4
 8000214:	60bb      	str	r3, [r7, #8]
 8000216:	68bb      	ldr	r3, [r7, #8]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = FASE1_SENSOR_Pin|FASE2_SENSOR_Pin|FASE3_SENSOR_Pin|FASE4_SENSOR_Pin 
 8000218:	233f      	movs	r3, #63	; 0x3f
 800021a:	613b      	str	r3, [r7, #16]
                          |FASE5_SENSOR_Pin|FASE6_SENSOR_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800021c:	2303      	movs	r3, #3
 800021e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000220:	f107 0310 	add.w	r3, r7, #16
 8000224:	4619      	mov	r1, r3
 8000226:	4805      	ldr	r0, [pc, #20]	; (800023c <HAL_ADC_MspInit+0x74>)
 8000228:	f001 f890 	bl	800134c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800022c:	bf00      	nop
 800022e:	3720      	adds	r7, #32
 8000230:	46bd      	mov	sp, r7
 8000232:	bd80      	pop	{r7, pc}
 8000234:	40012400 	.word	0x40012400
 8000238:	40021000 	.word	0x40021000
 800023c:	40010800 	.word	0x40010800

08000240 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b08a      	sub	sp, #40	; 0x28
 8000244:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000246:	f107 0314 	add.w	r3, r7, #20
 800024a:	2200      	movs	r2, #0
 800024c:	601a      	str	r2, [r3, #0]
 800024e:	605a      	str	r2, [r3, #4]
 8000250:	609a      	str	r2, [r3, #8]
 8000252:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000254:	4b4b      	ldr	r3, [pc, #300]	; (8000384 <MX_GPIO_Init+0x144>)
 8000256:	699b      	ldr	r3, [r3, #24]
 8000258:	4a4a      	ldr	r2, [pc, #296]	; (8000384 <MX_GPIO_Init+0x144>)
 800025a:	f043 0310 	orr.w	r3, r3, #16
 800025e:	6193      	str	r3, [r2, #24]
 8000260:	4b48      	ldr	r3, [pc, #288]	; (8000384 <MX_GPIO_Init+0x144>)
 8000262:	699b      	ldr	r3, [r3, #24]
 8000264:	f003 0310 	and.w	r3, r3, #16
 8000268:	613b      	str	r3, [r7, #16]
 800026a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800026c:	4b45      	ldr	r3, [pc, #276]	; (8000384 <MX_GPIO_Init+0x144>)
 800026e:	699b      	ldr	r3, [r3, #24]
 8000270:	4a44      	ldr	r2, [pc, #272]	; (8000384 <MX_GPIO_Init+0x144>)
 8000272:	f043 0320 	orr.w	r3, r3, #32
 8000276:	6193      	str	r3, [r2, #24]
 8000278:	4b42      	ldr	r3, [pc, #264]	; (8000384 <MX_GPIO_Init+0x144>)
 800027a:	699b      	ldr	r3, [r3, #24]
 800027c:	f003 0320 	and.w	r3, r3, #32
 8000280:	60fb      	str	r3, [r7, #12]
 8000282:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000284:	4b3f      	ldr	r3, [pc, #252]	; (8000384 <MX_GPIO_Init+0x144>)
 8000286:	699b      	ldr	r3, [r3, #24]
 8000288:	4a3e      	ldr	r2, [pc, #248]	; (8000384 <MX_GPIO_Init+0x144>)
 800028a:	f043 0304 	orr.w	r3, r3, #4
 800028e:	6193      	str	r3, [r2, #24]
 8000290:	4b3c      	ldr	r3, [pc, #240]	; (8000384 <MX_GPIO_Init+0x144>)
 8000292:	699b      	ldr	r3, [r3, #24]
 8000294:	f003 0304 	and.w	r3, r3, #4
 8000298:	60bb      	str	r3, [r7, #8]
 800029a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800029c:	4b39      	ldr	r3, [pc, #228]	; (8000384 <MX_GPIO_Init+0x144>)
 800029e:	699b      	ldr	r3, [r3, #24]
 80002a0:	4a38      	ldr	r2, [pc, #224]	; (8000384 <MX_GPIO_Init+0x144>)
 80002a2:	f043 0308 	orr.w	r3, r3, #8
 80002a6:	6193      	str	r3, [r2, #24]
 80002a8:	4b36      	ldr	r3, [pc, #216]	; (8000384 <MX_GPIO_Init+0x144>)
 80002aa:	699b      	ldr	r3, [r3, #24]
 80002ac:	f003 0308 	and.w	r3, r3, #8
 80002b0:	607b      	str	r3, [r7, #4]
 80002b2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, FASE6_ROJO_Pin|FASE1_AMA_Pin|FASE1_ROJO_Pin|FASE2_VERDE_Pin 
 80002b4:	2200      	movs	r2, #0
 80002b6:	f44f 51fc 	mov.w	r1, #8064	; 0x1f80
 80002ba:	4833      	ldr	r0, [pc, #204]	; (8000388 <MX_GPIO_Init+0x148>)
 80002bc:	f001 fa6e 	bl	800179c <HAL_GPIO_WritePin>
                          |FASE2_AMA_Pin|FASE2_ROJO_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_STATUS_Pin|LED_FALLA_Pin|FASE3_VERDE_Pin|FASE5_ROJO_Pin 
 80002c0:	2200      	movs	r2, #0
 80002c2:	f24f 713f 	movw	r1, #63295	; 0xf73f
 80002c6:	4831      	ldr	r0, [pc, #196]	; (800038c <MX_GPIO_Init+0x14c>)
 80002c8:	f001 fa68 	bl	800179c <HAL_GPIO_WritePin>
                          |FASE3_AMA_Pin|FASE6_VERDE_Pin|FASE6_AMA_Pin|FASE1_VERDE_Pin 
                          |FASE4_VERDE_Pin|FASE4_AMA_Pin|FASE4_ROJO_Pin|FASE5_VERDE_Pin 
                          |FASE5_AMA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80002cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80002d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002d2:	2303      	movs	r3, #3
 80002d4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80002d6:	f107 0314 	add.w	r3, r7, #20
 80002da:	4619      	mov	r1, r3
 80002dc:	482c      	ldr	r0, [pc, #176]	; (8000390 <MX_GPIO_Init+0x150>)
 80002de:	f001 f835 	bl	800134c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80002e2:	2303      	movs	r3, #3
 80002e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002e6:	2303      	movs	r3, #3
 80002e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80002ea:	f107 0314 	add.w	r3, r7, #20
 80002ee:	4619      	mov	r1, r3
 80002f0:	4828      	ldr	r0, [pc, #160]	; (8000394 <MX_GPIO_Init+0x154>)
 80002f2:	f001 f82b 	bl	800134c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_15;
 80002f6:	f248 0340 	movw	r3, #32832	; 0x8040
 80002fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002fc:	2303      	movs	r3, #3
 80002fe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000300:	f107 0314 	add.w	r3, r7, #20
 8000304:	4619      	mov	r1, r3
 8000306:	4820      	ldr	r0, [pc, #128]	; (8000388 <MX_GPIO_Init+0x148>)
 8000308:	f001 f820 	bl	800134c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin PAPin */
  GPIO_InitStruct.Pin = FASE6_ROJO_Pin|FASE1_AMA_Pin|FASE1_ROJO_Pin|FASE2_VERDE_Pin 
 800030c:	f44f 53fc 	mov.w	r3, #8064	; 0x1f80
 8000310:	617b      	str	r3, [r7, #20]
                          |FASE2_AMA_Pin|FASE2_ROJO_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000312:	2301      	movs	r3, #1
 8000314:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000316:	2300      	movs	r3, #0
 8000318:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800031a:	2302      	movs	r3, #2
 800031c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800031e:	f107 0314 	add.w	r3, r7, #20
 8000322:	4619      	mov	r1, r3
 8000324:	4818      	ldr	r0, [pc, #96]	; (8000388 <MX_GPIO_Init+0x148>)
 8000326:	f001 f811 	bl	800134c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin PBPin 
                           PBPin */
  GPIO_InitStruct.Pin = LED_STATUS_Pin|LED_FALLA_Pin|FASE3_VERDE_Pin|FASE5_ROJO_Pin 
 800032a:	f24f 733f 	movw	r3, #63295	; 0xf73f
 800032e:	617b      	str	r3, [r7, #20]
                          |FASE3_AMA_Pin|FASE6_VERDE_Pin|FASE6_AMA_Pin|FASE1_VERDE_Pin 
                          |FASE4_VERDE_Pin|FASE4_AMA_Pin|FASE4_ROJO_Pin|FASE5_VERDE_Pin 
                          |FASE5_AMA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000330:	2301      	movs	r3, #1
 8000332:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000334:	2300      	movs	r3, #0
 8000336:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000338:	2302      	movs	r3, #2
 800033a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800033c:	f107 0314 	add.w	r3, r7, #20
 8000340:	4619      	mov	r1, r3
 8000342:	4812      	ldr	r0, [pc, #72]	; (800038c <MX_GPIO_Init+0x14c>)
 8000344:	f001 f802 	bl	800134c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000348:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800034c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800034e:	2303      	movs	r3, #3
 8000350:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000352:	f107 0314 	add.w	r3, r7, #20
 8000356:	4619      	mov	r1, r3
 8000358:	480c      	ldr	r0, [pc, #48]	; (800038c <MX_GPIO_Init+0x14c>)
 800035a:	f000 fff7 	bl	800134c <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_PD01_ENABLE();
 800035e:	4b0e      	ldr	r3, [pc, #56]	; (8000398 <MX_GPIO_Init+0x158>)
 8000360:	685b      	ldr	r3, [r3, #4]
 8000362:	627b      	str	r3, [r7, #36]	; 0x24
 8000364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000366:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800036a:	627b      	str	r3, [r7, #36]	; 0x24
 800036c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800036e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000372:	627b      	str	r3, [r7, #36]	; 0x24
 8000374:	4a08      	ldr	r2, [pc, #32]	; (8000398 <MX_GPIO_Init+0x158>)
 8000376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000378:	6053      	str	r3, [r2, #4]

}
 800037a:	bf00      	nop
 800037c:	3728      	adds	r7, #40	; 0x28
 800037e:	46bd      	mov	sp, r7
 8000380:	bd80      	pop	{r7, pc}
 8000382:	bf00      	nop
 8000384:	40021000 	.word	0x40021000
 8000388:	40010800 	.word	0x40010800
 800038c:	40010c00 	.word	0x40010c00
 8000390:	40011000 	.word	0x40011000
 8000394:	40011400 	.word	0x40011400
 8000398:	40010000 	.word	0x40010000

0800039c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003a0:	f000 fa2a 	bl	80007f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003a4:	f000 f828 	bl	80003f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003a8:	f7ff ff4a 	bl	8000240 <MX_GPIO_Init>
	HAL_GPIO_WritePin(GPIOB,LED_FALLA_Pin,GPIO_PIN_SET);
 80003ac:	2201      	movs	r2, #1
 80003ae:	2102      	movs	r1, #2
 80003b0:	480d      	ldr	r0, [pc, #52]	; (80003e8 <main+0x4c>)
 80003b2:	f001 f9f3 	bl	800179c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,LED_STATUS_Pin,GPIO_PIN_SET);
 80003b6:	2201      	movs	r2, #1
 80003b8:	2101      	movs	r1, #1
 80003ba:	480b      	ldr	r0, [pc, #44]	; (80003e8 <main+0x4c>)
 80003bc:	f001 f9ee 	bl	800179c <HAL_GPIO_WritePin>
  MX_ADC1_Init();
 80003c0:	f7ff fec4 	bl	800014c <MX_ADC1_Init>
  //MX_I2C1_Init();
  MX_RTC_Init();
 80003c4:	f000 f884 	bl	80004d0 <MX_RTC_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_RTC_GetTime(&hrtc,&horaLeida, RTC_FORMAT_BIN);
 80003c8:	2200      	movs	r2, #0
 80003ca:	4908      	ldr	r1, [pc, #32]	; (80003ec <main+0x50>)
 80003cc:	4808      	ldr	r0, [pc, #32]	; (80003f0 <main+0x54>)
 80003ce:	f003 ff35 	bl	800423c <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc,&fechaLeida, RTC_FORMAT_BCD);
 80003d2:	2201      	movs	r2, #1
 80003d4:	4907      	ldr	r1, [pc, #28]	; (80003f4 <main+0x58>)
 80003d6:	4806      	ldr	r0, [pc, #24]	; (80003f0 <main+0x54>)
 80003d8:	f004 f934 	bl	8004644 <HAL_RTC_GetDate>
	  HAL_Delay(1000);
 80003dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80003e0:	f000 fa6c 	bl	80008bc <HAL_Delay>
	  HAL_RTC_GetTime(&hrtc,&horaLeida, RTC_FORMAT_BIN);
 80003e4:	e7f0      	b.n	80003c8 <main+0x2c>
 80003e6:	bf00      	nop
 80003e8:	40010c00 	.word	0x40010c00
 80003ec:	200000b0 	.word	0x200000b0
 80003f0:	200000c8 	.word	0x200000c8
 80003f4:	200000c4 	.word	0x200000c4

080003f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b094      	sub	sp, #80	; 0x50
 80003fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000402:	2228      	movs	r2, #40	; 0x28
 8000404:	2100      	movs	r1, #0
 8000406:	4618      	mov	r0, r3
 8000408:	f004 fdc6 	bl	8004f98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800040c:	f107 0314 	add.w	r3, r7, #20
 8000410:	2200      	movs	r2, #0
 8000412:	601a      	str	r2, [r3, #0]
 8000414:	605a      	str	r2, [r3, #4]
 8000416:	609a      	str	r2, [r3, #8]
 8000418:	60da      	str	r2, [r3, #12]
 800041a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800041c:	1d3b      	adds	r3, r7, #4
 800041e:	2200      	movs	r2, #0
 8000420:	601a      	str	r2, [r3, #0]
 8000422:	605a      	str	r2, [r3, #4]
 8000424:	609a      	str	r2, [r3, #8]
 8000426:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000428:	2306      	movs	r3, #6
 800042a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800042c:	2301      	movs	r3, #1
 800042e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000430:	2301      	movs	r3, #1
 8000432:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000434:	2310      	movs	r3, #16
 8000436:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000438:	2300      	movs	r3, #0
 800043a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800043c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000440:	4618      	mov	r0, r3
 8000442:	f002 fdbd 	bl	8002fc0 <HAL_RCC_OscConfig>
 8000446:	4603      	mov	r3, r0
 8000448:	2b00      	cmp	r3, #0
 800044a:	d001      	beq.n	8000450 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800044c:	f000 f82a 	bl	80004a4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000450:	230f      	movs	r3, #15
 8000452:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000454:	2300      	movs	r3, #0
 8000456:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000458:	2300      	movs	r3, #0
 800045a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800045c:	2300      	movs	r3, #0
 800045e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000460:	2300      	movs	r3, #0
 8000462:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000464:	f107 0314 	add.w	r3, r7, #20
 8000468:	2100      	movs	r1, #0
 800046a:	4618      	mov	r0, r3
 800046c:	f003 f918 	bl	80036a0 <HAL_RCC_ClockConfig>
 8000470:	4603      	mov	r3, r0
 8000472:	2b00      	cmp	r3, #0
 8000474:	d001      	beq.n	800047a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000476:	f000 f815 	bl	80004a4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 800047a:	2303      	movs	r3, #3
 800047c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800047e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000482:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000484:	2300      	movs	r3, #0
 8000486:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000488:	1d3b      	adds	r3, r7, #4
 800048a:	4618      	mov	r0, r3
 800048c:	f003 fb36 	bl	8003afc <HAL_RCCEx_PeriphCLKConfig>
 8000490:	4603      	mov	r3, r0
 8000492:	2b00      	cmp	r3, #0
 8000494:	d001      	beq.n	800049a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000496:	f000 f805 	bl	80004a4 <Error_Handler>
  }
}
 800049a:	bf00      	nop
 800049c:	3750      	adds	r7, #80	; 0x50
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}
	...

080004a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	HAL_GPIO_WritePin(GPIOB,LED_FALLA_Pin,GPIO_PIN_RESET);
 80004a8:	2200      	movs	r2, #0
 80004aa:	2102      	movs	r1, #2
 80004ac:	4802      	ldr	r0, [pc, #8]	; (80004b8 <Error_Handler+0x14>)
 80004ae:	f001 f975 	bl	800179c <HAL_GPIO_WritePin>
  /* USER CODE END Error_Handler_Debug */
}
 80004b2:	bf00      	nop
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	bf00      	nop
 80004b8:	40010c00 	.word	0x40010c00

080004bc <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{ 
 80004bc:	b480      	push	{r7}
 80004be:	b083      	sub	sp, #12
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
 80004c4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 80004c6:	bf00      	nop
 80004c8:	370c      	adds	r7, #12
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bc80      	pop	{r7}
 80004ce:	4770      	bx	lr

080004d0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 80004d6:	1d3b      	adds	r3, r7, #4
 80004d8:	2100      	movs	r1, #0
 80004da:	460a      	mov	r2, r1
 80004dc:	801a      	strh	r2, [r3, #0]
 80004de:	460a      	mov	r2, r1
 80004e0:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80004e2:	2300      	movs	r3, #0
 80004e4:	603b      	str	r3, [r7, #0]

  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80004e6:	4b1d      	ldr	r3, [pc, #116]	; (800055c <MX_RTC_Init+0x8c>)
 80004e8:	4a1d      	ldr	r2, [pc, #116]	; (8000560 <MX_RTC_Init+0x90>)
 80004ea:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80004ec:	4b1b      	ldr	r3, [pc, #108]	; (800055c <MX_RTC_Init+0x8c>)
 80004ee:	f04f 32ff 	mov.w	r2, #4294967295
 80004f2:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 80004f4:	4b19      	ldr	r3, [pc, #100]	; (800055c <MX_RTC_Init+0x8c>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80004fa:	4818      	ldr	r0, [pc, #96]	; (800055c <MX_RTC_Init+0x8c>)
 80004fc:	f003 fcee 	bl	8003edc <HAL_RTC_Init>
 8000500:	4603      	mov	r3, r0
 8000502:	2b00      	cmp	r3, #0
 8000504:	d001      	beq.n	800050a <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 8000506:	f7ff ffcd 	bl	80004a4 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x2;
 800050a:	2302      	movs	r3, #2
 800050c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x20;
 800050e:	2320      	movs	r3, #32
 8000510:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000512:	2300      	movs	r3, #0
 8000514:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000516:	1d3b      	adds	r3, r7, #4
 8000518:	2201      	movs	r2, #1
 800051a:	4619      	mov	r1, r3
 800051c:	480f      	ldr	r0, [pc, #60]	; (800055c <MX_RTC_Init+0x8c>)
 800051e:	f003 fda7 	bl	8004070 <HAL_RTC_SetTime>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	d001      	beq.n	800052c <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 8000528:	f7ff ffbc 	bl	80004a4 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_SATURDAY;
 800052c:	2306      	movs	r3, #6
 800052e:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_AUGUST;
 8000530:	2308      	movs	r3, #8
 8000532:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8000534:	2301      	movs	r3, #1
 8000536:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x20;
 8000538:	2320      	movs	r3, #32
 800053a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 800053c:	463b      	mov	r3, r7
 800053e:	2201      	movs	r2, #1
 8000540:	4619      	mov	r1, r3
 8000542:	4806      	ldr	r0, [pc, #24]	; (800055c <MX_RTC_Init+0x8c>)
 8000544:	f003 ff60 	bl	8004408 <HAL_RTC_SetDate>
 8000548:	4603      	mov	r3, r0
 800054a:	2b00      	cmp	r3, #0
 800054c:	d001      	beq.n	8000552 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800054e:	f7ff ffa9 	bl	80004a4 <Error_Handler>
  }

}
 8000552:	bf00      	nop
 8000554:	3708      	adds	r7, #8
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	200000c8 	.word	0x200000c8
 8000560:	40002800 	.word	0x40002800

08000564 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b084      	sub	sp, #16
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	4a13      	ldr	r2, [pc, #76]	; (80005c0 <HAL_RTC_MspInit+0x5c>)
 8000572:	4293      	cmp	r3, r2
 8000574:	d120      	bne.n	80005b8 <HAL_RTC_MspInit+0x54>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8000576:	f002 fd17 	bl	8002fa8 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 800057a:	4b12      	ldr	r3, [pc, #72]	; (80005c4 <HAL_RTC_MspInit+0x60>)
 800057c:	69db      	ldr	r3, [r3, #28]
 800057e:	4a11      	ldr	r2, [pc, #68]	; (80005c4 <HAL_RTC_MspInit+0x60>)
 8000580:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000584:	61d3      	str	r3, [r2, #28]
 8000586:	4b0f      	ldr	r3, [pc, #60]	; (80005c4 <HAL_RTC_MspInit+0x60>)
 8000588:	69db      	ldr	r3, [r3, #28]
 800058a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800058e:	60fb      	str	r3, [r7, #12]
 8000590:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000592:	4b0d      	ldr	r3, [pc, #52]	; (80005c8 <HAL_RTC_MspInit+0x64>)
 8000594:	2201      	movs	r2, #1
 8000596:	601a      	str	r2, [r3, #0]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000598:	2200      	movs	r2, #0
 800059a:	2100      	movs	r1, #0
 800059c:	2003      	movs	r0, #3
 800059e:	f000 fe03 	bl	80011a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 80005a2:	2003      	movs	r0, #3
 80005a4:	f000 fe2c 	bl	8001200 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80005a8:	2200      	movs	r2, #0
 80005aa:	2100      	movs	r1, #0
 80005ac:	2029      	movs	r0, #41	; 0x29
 80005ae:	f000 fdfb 	bl	80011a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80005b2:	2029      	movs	r0, #41	; 0x29
 80005b4:	f000 fe24 	bl	8001200 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80005b8:	bf00      	nop
 80005ba:	3710      	adds	r7, #16
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	40002800 	.word	0x40002800
 80005c4:	40021000 	.word	0x40021000
 80005c8:	4242043c 	.word	0x4242043c

080005cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b084      	sub	sp, #16
 80005d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005d2:	4b1a      	ldr	r3, [pc, #104]	; (800063c <HAL_MspInit+0x70>)
 80005d4:	699b      	ldr	r3, [r3, #24]
 80005d6:	4a19      	ldr	r2, [pc, #100]	; (800063c <HAL_MspInit+0x70>)
 80005d8:	f043 0301 	orr.w	r3, r3, #1
 80005dc:	6193      	str	r3, [r2, #24]
 80005de:	4b17      	ldr	r3, [pc, #92]	; (800063c <HAL_MspInit+0x70>)
 80005e0:	699b      	ldr	r3, [r3, #24]
 80005e2:	f003 0301 	and.w	r3, r3, #1
 80005e6:	60bb      	str	r3, [r7, #8]
 80005e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005ea:	4b14      	ldr	r3, [pc, #80]	; (800063c <HAL_MspInit+0x70>)
 80005ec:	69db      	ldr	r3, [r3, #28]
 80005ee:	4a13      	ldr	r2, [pc, #76]	; (800063c <HAL_MspInit+0x70>)
 80005f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005f4:	61d3      	str	r3, [r2, #28]
 80005f6:	4b11      	ldr	r3, [pc, #68]	; (800063c <HAL_MspInit+0x70>)
 80005f8:	69db      	ldr	r3, [r3, #28]
 80005fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005fe:	607b      	str	r3, [r7, #4]
 8000600:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000602:	2007      	movs	r0, #7
 8000604:	f000 fdb0 	bl	8001168 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8000608:	2200      	movs	r2, #0
 800060a:	2100      	movs	r1, #0
 800060c:	2005      	movs	r0, #5
 800060e:	f000 fdcb 	bl	80011a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8000612:	2005      	movs	r0, #5
 8000614:	f000 fdf4 	bl	8001200 <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000618:	4b09      	ldr	r3, [pc, #36]	; (8000640 <HAL_MspInit+0x74>)
 800061a:	685b      	ldr	r3, [r3, #4]
 800061c:	60fb      	str	r3, [r7, #12]
 800061e:	68fb      	ldr	r3, [r7, #12]
 8000620:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000624:	60fb      	str	r3, [r7, #12]
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800062c:	60fb      	str	r3, [r7, #12]
 800062e:	4a04      	ldr	r2, [pc, #16]	; (8000640 <HAL_MspInit+0x74>)
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000634:	bf00      	nop
 8000636:	3710      	adds	r7, #16
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	40021000 	.word	0x40021000
 8000640:	40010000 	.word	0x40010000

08000644 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000648:	bf00      	nop
 800064a:	46bd      	mov	sp, r7
 800064c:	bc80      	pop	{r7}
 800064e:	4770      	bx	lr

08000650 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
//		volatile unsigned long _BASEPRI = __get_BASEPRI();
//		volatile unsigned long _PRIMASK = __get_PRIMASK();
//		volatile unsigned long _FAULTMASK = __get_FAULTMASK();
//		volatile unsigned long _ISPR0 = __get_IPSR();
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000654:	e7fe      	b.n	8000654 <HardFault_Handler+0x4>

08000656 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000656:	b480      	push	{r7}
 8000658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800065a:	e7fe      	b.n	800065a <MemManage_Handler+0x4>

0800065c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000660:	e7fe      	b.n	8000660 <BusFault_Handler+0x4>

08000662 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000662:	b480      	push	{r7}
 8000664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000666:	e7fe      	b.n	8000666 <UsageFault_Handler+0x4>

08000668 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800066c:	bf00      	nop
 800066e:	46bd      	mov	sp, r7
 8000670:	bc80      	pop	{r7}
 8000672:	4770      	bx	lr

08000674 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000678:	bf00      	nop
 800067a:	46bd      	mov	sp, r7
 800067c:	bc80      	pop	{r7}
 800067e:	4770      	bx	lr

08000680 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000684:	bf00      	nop
 8000686:	46bd      	mov	sp, r7
 8000688:	bc80      	pop	{r7}
 800068a:	4770      	bx	lr

0800068c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000690:	f000 f8f8 	bl	8000884 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000694:	bf00      	nop
 8000696:	bd80      	pop	{r7, pc}

08000698 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 800069c:	4802      	ldr	r0, [pc, #8]	; (80006a8 <RTC_IRQHandler+0x10>)
 800069e:	f004 fc11 	bl	8004ec4 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 80006a2:	bf00      	nop
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	200000c8 	.word	0x200000c8

080006ac <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80006b0:	bf00      	nop
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bc80      	pop	{r7}
 80006b6:	4770      	bx	lr

080006b8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80006bc:	4802      	ldr	r0, [pc, #8]	; (80006c8 <I2C1_EV_IRQHandler+0x10>)
 80006be:	f001 f89f 	bl	8001800 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80006c2:	bf00      	nop
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	20000058 	.word	0x20000058

080006cc <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80006d0:	4802      	ldr	r0, [pc, #8]	; (80006dc <I2C1_ER_IRQHandler+0x10>)
 80006d2:	f001 f9fb 	bl	8001acc <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80006d6:	bf00      	nop
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	20000058 	.word	0x20000058

080006e0 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80006e4:	4813      	ldr	r0, [pc, #76]	; (8000734 <RTC_Alarm_IRQHandler+0x54>)
 80006e6:	f004 f91b 	bl	8004920 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */
    HAL_RTC_AlarmIRQHandler(&hrtc);
 80006ea:	4812      	ldr	r0, [pc, #72]	; (8000734 <RTC_Alarm_IRQHandler+0x54>)
 80006ec:	f004 f918 	bl	8004920 <HAL_RTC_AlarmIRQHandler>
    HAL_RTC_WaitForSynchro(&hrtc);
 80006f0:	4810      	ldr	r0, [pc, #64]	; (8000734 <RTC_Alarm_IRQHandler+0x54>)
 80006f2:	f004 f946 	bl	8004982 <HAL_RTC_WaitForSynchro>
	  HAL_RTC_GetTime(&hrtc,&horaLeida, RTC_FORMAT_BCD);
 80006f6:	2201      	movs	r2, #1
 80006f8:	490f      	ldr	r1, [pc, #60]	; (8000738 <RTC_Alarm_IRQHandler+0x58>)
 80006fa:	480e      	ldr	r0, [pc, #56]	; (8000734 <RTC_Alarm_IRQHandler+0x54>)
 80006fc:	f003 fd9e 	bl	800423c <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc,&fechaLeida, RTC_FORMAT_BCD);
 8000700:	2201      	movs	r2, #1
 8000702:	490e      	ldr	r1, [pc, #56]	; (800073c <RTC_Alarm_IRQHandler+0x5c>)
 8000704:	480b      	ldr	r0, [pc, #44]	; (8000734 <RTC_Alarm_IRQHandler+0x54>)
 8000706:	f003 ff9d 	bl	8004644 <HAL_RTC_GetDate>
    intAlarma.AlarmTime.Hours = horaLeida.Hours;
 800070a:	4b0b      	ldr	r3, [pc, #44]	; (8000738 <RTC_Alarm_IRQHandler+0x58>)
 800070c:	781a      	ldrb	r2, [r3, #0]
 800070e:	4b0c      	ldr	r3, [pc, #48]	; (8000740 <RTC_Alarm_IRQHandler+0x60>)
 8000710:	701a      	strb	r2, [r3, #0]
    intAlarma.AlarmTime.Minutes = horaLeida.Minutes;
 8000712:	4b09      	ldr	r3, [pc, #36]	; (8000738 <RTC_Alarm_IRQHandler+0x58>)
 8000714:	785a      	ldrb	r2, [r3, #1]
 8000716:	4b0a      	ldr	r3, [pc, #40]	; (8000740 <RTC_Alarm_IRQHandler+0x60>)
 8000718:	705a      	strb	r2, [r3, #1]
    intAlarma.AlarmTime.Seconds = horaLeida.Seconds + 2;
 800071a:	4b07      	ldr	r3, [pc, #28]	; (8000738 <RTC_Alarm_IRQHandler+0x58>)
 800071c:	789b      	ldrb	r3, [r3, #2]
 800071e:	3302      	adds	r3, #2
 8000720:	b2da      	uxtb	r2, r3
 8000722:	4b07      	ldr	r3, [pc, #28]	; (8000740 <RTC_Alarm_IRQHandler+0x60>)
 8000724:	709a      	strb	r2, [r3, #2]
    HAL_RTC_SetAlarm_IT(&hrtc, &intAlarma, RTC_FORMAT_BCD);
 8000726:	2201      	movs	r2, #1
 8000728:	4905      	ldr	r1, [pc, #20]	; (8000740 <RTC_Alarm_IRQHandler+0x60>)
 800072a:	4802      	ldr	r0, [pc, #8]	; (8000734 <RTC_Alarm_IRQHandler+0x54>)
 800072c:	f003 ffec 	bl	8004708 <HAL_RTC_SetAlarm_IT>
    //HAL_RTC_GetAlarm(&hrtc,&alarmaLeida,RTC_ALARM_A, RTC_FORMAT_BCD);
  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000730:	bf00      	nop
 8000732:	bd80      	pop	{r7, pc}
 8000734:	200000c8 	.word	0x200000c8
 8000738:	200000b0 	.word	0x200000b0
 800073c:	200000c4 	.word	0x200000c4
 8000740:	200000b4 	.word	0x200000b4

08000744 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000748:	4b15      	ldr	r3, [pc, #84]	; (80007a0 <SystemInit+0x5c>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	4a14      	ldr	r2, [pc, #80]	; (80007a0 <SystemInit+0x5c>)
 800074e:	f043 0301 	orr.w	r3, r3, #1
 8000752:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000754:	4b12      	ldr	r3, [pc, #72]	; (80007a0 <SystemInit+0x5c>)
 8000756:	685a      	ldr	r2, [r3, #4]
 8000758:	4911      	ldr	r1, [pc, #68]	; (80007a0 <SystemInit+0x5c>)
 800075a:	4b12      	ldr	r3, [pc, #72]	; (80007a4 <SystemInit+0x60>)
 800075c:	4013      	ands	r3, r2
 800075e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000760:	4b0f      	ldr	r3, [pc, #60]	; (80007a0 <SystemInit+0x5c>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a0e      	ldr	r2, [pc, #56]	; (80007a0 <SystemInit+0x5c>)
 8000766:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800076a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800076e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000770:	4b0b      	ldr	r3, [pc, #44]	; (80007a0 <SystemInit+0x5c>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a0a      	ldr	r2, [pc, #40]	; (80007a0 <SystemInit+0x5c>)
 8000776:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800077a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800077c:	4b08      	ldr	r3, [pc, #32]	; (80007a0 <SystemInit+0x5c>)
 800077e:	685b      	ldr	r3, [r3, #4]
 8000780:	4a07      	ldr	r2, [pc, #28]	; (80007a0 <SystemInit+0x5c>)
 8000782:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000786:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000788:	4b05      	ldr	r3, [pc, #20]	; (80007a0 <SystemInit+0x5c>)
 800078a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800078e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000790:	4b05      	ldr	r3, [pc, #20]	; (80007a8 <SystemInit+0x64>)
 8000792:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000796:	609a      	str	r2, [r3, #8]
#endif 
}
 8000798:	bf00      	nop
 800079a:	46bd      	mov	sp, r7
 800079c:	bc80      	pop	{r7}
 800079e:	4770      	bx	lr
 80007a0:	40021000 	.word	0x40021000
 80007a4:	f8ff0000 	.word	0xf8ff0000
 80007a8:	e000ed00 	.word	0xe000ed00

080007ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80007ac:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80007ae:	e003      	b.n	80007b8 <LoopCopyDataInit>

080007b0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80007b0:	4b0b      	ldr	r3, [pc, #44]	; (80007e0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80007b2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80007b4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80007b6:	3104      	adds	r1, #4

080007b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80007b8:	480a      	ldr	r0, [pc, #40]	; (80007e4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80007ba:	4b0b      	ldr	r3, [pc, #44]	; (80007e8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80007bc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80007be:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80007c0:	d3f6      	bcc.n	80007b0 <CopyDataInit>
  ldr r2, =_sbss
 80007c2:	4a0a      	ldr	r2, [pc, #40]	; (80007ec <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80007c4:	e002      	b.n	80007cc <LoopFillZerobss>

080007c6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80007c6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80007c8:	f842 3b04 	str.w	r3, [r2], #4

080007cc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80007cc:	4b08      	ldr	r3, [pc, #32]	; (80007f0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80007ce:	429a      	cmp	r2, r3
  bcc FillZerobss
 80007d0:	d3f9      	bcc.n	80007c6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80007d2:	f7ff ffb7 	bl	8000744 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80007d6:	f004 fbbb 	bl	8004f50 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007da:	f7ff fddf 	bl	800039c <main>
  bx lr
 80007de:	4770      	bx	lr
  ldr r3, =_sidata
 80007e0:	08005164 	.word	0x08005164
  ldr r0, =_sdata
 80007e4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80007e8:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80007ec:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80007f0:	200000e0 	.word	0x200000e0

080007f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007f4:	e7fe      	b.n	80007f4 <ADC1_2_IRQHandler>
	...

080007f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007fc:	4b08      	ldr	r3, [pc, #32]	; (8000820 <HAL_Init+0x28>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a07      	ldr	r2, [pc, #28]	; (8000820 <HAL_Init+0x28>)
 8000802:	f043 0310 	orr.w	r3, r3, #16
 8000806:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000808:	2003      	movs	r0, #3
 800080a:	f000 fcad 	bl	8001168 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800080e:	2000      	movs	r0, #0
 8000810:	f000 f808 	bl	8000824 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000814:	f7ff feda 	bl	80005cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000818:	2300      	movs	r3, #0
}
 800081a:	4618      	mov	r0, r3
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	40022000 	.word	0x40022000

08000824 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800082c:	4b12      	ldr	r3, [pc, #72]	; (8000878 <HAL_InitTick+0x54>)
 800082e:	681a      	ldr	r2, [r3, #0]
 8000830:	4b12      	ldr	r3, [pc, #72]	; (800087c <HAL_InitTick+0x58>)
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	4619      	mov	r1, r3
 8000836:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800083a:	fbb3 f3f1 	udiv	r3, r3, r1
 800083e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000842:	4618      	mov	r0, r3
 8000844:	f000 fcf4 	bl	8001230 <HAL_SYSTICK_Config>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800084e:	2301      	movs	r3, #1
 8000850:	e00e      	b.n	8000870 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	2b0f      	cmp	r3, #15
 8000856:	d80a      	bhi.n	800086e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000858:	2200      	movs	r2, #0
 800085a:	6879      	ldr	r1, [r7, #4]
 800085c:	f04f 30ff 	mov.w	r0, #4294967295
 8000860:	f000 fca2 	bl	80011a8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000864:	4a06      	ldr	r2, [pc, #24]	; (8000880 <HAL_InitTick+0x5c>)
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800086a:	2300      	movs	r3, #0
 800086c:	e000      	b.n	8000870 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800086e:	2301      	movs	r3, #1
}
 8000870:	4618      	mov	r0, r3
 8000872:	3708      	adds	r7, #8
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	20000000 	.word	0x20000000
 800087c:	20000008 	.word	0x20000008
 8000880:	20000004 	.word	0x20000004

08000884 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000888:	4b05      	ldr	r3, [pc, #20]	; (80008a0 <HAL_IncTick+0x1c>)
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	461a      	mov	r2, r3
 800088e:	4b05      	ldr	r3, [pc, #20]	; (80008a4 <HAL_IncTick+0x20>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	4413      	add	r3, r2
 8000894:	4a03      	ldr	r2, [pc, #12]	; (80008a4 <HAL_IncTick+0x20>)
 8000896:	6013      	str	r3, [r2, #0]
}
 8000898:	bf00      	nop
 800089a:	46bd      	mov	sp, r7
 800089c:	bc80      	pop	{r7}
 800089e:	4770      	bx	lr
 80008a0:	20000008 	.word	0x20000008
 80008a4:	200000dc 	.word	0x200000dc

080008a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  return uwTick;
 80008ac:	4b02      	ldr	r3, [pc, #8]	; (80008b8 <HAL_GetTick+0x10>)
 80008ae:	681b      	ldr	r3, [r3, #0]
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bc80      	pop	{r7}
 80008b6:	4770      	bx	lr
 80008b8:	200000dc 	.word	0x200000dc

080008bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008c4:	f7ff fff0 	bl	80008a8 <HAL_GetTick>
 80008c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008d4:	d005      	beq.n	80008e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008d6:	4b09      	ldr	r3, [pc, #36]	; (80008fc <HAL_Delay+0x40>)
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	461a      	mov	r2, r3
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	4413      	add	r3, r2
 80008e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80008e2:	bf00      	nop
 80008e4:	f7ff ffe0 	bl	80008a8 <HAL_GetTick>
 80008e8:	4602      	mov	r2, r0
 80008ea:	68bb      	ldr	r3, [r7, #8]
 80008ec:	1ad3      	subs	r3, r2, r3
 80008ee:	68fa      	ldr	r2, [r7, #12]
 80008f0:	429a      	cmp	r2, r3
 80008f2:	d8f7      	bhi.n	80008e4 <HAL_Delay+0x28>
  {
  }
}
 80008f4:	bf00      	nop
 80008f6:	3710      	adds	r7, #16
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	20000008 	.word	0x20000008

08000900 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b086      	sub	sp, #24
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000908:	2300      	movs	r3, #0
 800090a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800090c:	2300      	movs	r3, #0
 800090e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000910:	2300      	movs	r3, #0
 8000912:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000914:	2300      	movs	r3, #0
 8000916:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	2b00      	cmp	r3, #0
 800091c:	d101      	bne.n	8000922 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800091e:	2301      	movs	r3, #1
 8000920:	e153      	b.n	8000bca <HAL_ADC_Init+0x2ca>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	4a9f      	ldr	r2, [pc, #636]	; (8000ba4 <HAL_ADC_Init+0x2a4>)
 8000928:	4293      	cmp	r3, r2
 800092a:	d009      	beq.n	8000940 <HAL_ADC_Init+0x40>
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a9d      	ldr	r2, [pc, #628]	; (8000ba8 <HAL_ADC_Init+0x2a8>)
 8000932:	4293      	cmp	r3, r2
 8000934:	d004      	beq.n	8000940 <HAL_ADC_Init+0x40>
 8000936:	f240 11b3 	movw	r1, #435	; 0x1b3
 800093a:	489c      	ldr	r0, [pc, #624]	; (8000bac <HAL_ADC_Init+0x2ac>)
 800093c:	f7ff fdbe 	bl	80004bc <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	685b      	ldr	r3, [r3, #4]
 8000944:	2b00      	cmp	r3, #0
 8000946:	d009      	beq.n	800095c <HAL_ADC_Init+0x5c>
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	685b      	ldr	r3, [r3, #4]
 800094c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000950:	d004      	beq.n	800095c <HAL_ADC_Init+0x5c>
 8000952:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 8000956:	4895      	ldr	r0, [pc, #596]	; (8000bac <HAL_ADC_Init+0x2ac>)
 8000958:	f7ff fdb0 	bl	80004bc <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	689b      	ldr	r3, [r3, #8]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d009      	beq.n	8000978 <HAL_ADC_Init+0x78>
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	689b      	ldr	r3, [r3, #8]
 8000968:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800096c:	d004      	beq.n	8000978 <HAL_ADC_Init+0x78>
 800096e:	f240 11b5 	movw	r1, #437	; 0x1b5
 8000972:	488e      	ldr	r0, [pc, #568]	; (8000bac <HAL_ADC_Init+0x2ac>)
 8000974:	f7ff fda2 	bl	80004bc <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	7b1b      	ldrb	r3, [r3, #12]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d008      	beq.n	8000992 <HAL_ADC_Init+0x92>
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	7b1b      	ldrb	r3, [r3, #12]
 8000984:	2b01      	cmp	r3, #1
 8000986:	d004      	beq.n	8000992 <HAL_ADC_Init+0x92>
 8000988:	f44f 71db 	mov.w	r1, #438	; 0x1b6
 800098c:	4887      	ldr	r0, [pc, #540]	; (8000bac <HAL_ADC_Init+0x2ac>)
 800098e:	f7ff fd95 	bl	80004bc <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	69db      	ldr	r3, [r3, #28]
 8000996:	2b00      	cmp	r3, #0
 8000998:	d022      	beq.n	80009e0 <HAL_ADC_Init+0xe0>
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	69db      	ldr	r3, [r3, #28]
 800099e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80009a2:	d01d      	beq.n	80009e0 <HAL_ADC_Init+0xe0>
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	69db      	ldr	r3, [r3, #28]
 80009a8:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80009ac:	d018      	beq.n	80009e0 <HAL_ADC_Init+0xe0>
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	69db      	ldr	r3, [r3, #28]
 80009b2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80009b6:	d013      	beq.n	80009e0 <HAL_ADC_Init+0xe0>
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	69db      	ldr	r3, [r3, #28]
 80009bc:	f5b3 2f20 	cmp.w	r3, #655360	; 0xa0000
 80009c0:	d00e      	beq.n	80009e0 <HAL_ADC_Init+0xe0>
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	69db      	ldr	r3, [r3, #28]
 80009c6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80009ca:	d009      	beq.n	80009e0 <HAL_ADC_Init+0xe0>
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	69db      	ldr	r3, [r3, #28]
 80009d0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80009d4:	d004      	beq.n	80009e0 <HAL_ADC_Init+0xe0>
 80009d6:	f240 11b7 	movw	r1, #439	; 0x1b7
 80009da:	4874      	ldr	r0, [pc, #464]	; (8000bac <HAL_ADC_Init+0x2ac>)
 80009dc:	f7ff fd6e 	bl	80004bc <assert_failed>
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	689b      	ldr	r3, [r3, #8]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d02a      	beq.n	8000a3e <HAL_ADC_Init+0x13e>
  {
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	691b      	ldr	r3, [r3, #16]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d003      	beq.n	80009f8 <HAL_ADC_Init+0xf8>
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	691b      	ldr	r3, [r3, #16]
 80009f4:	2b10      	cmp	r3, #16
 80009f6:	d904      	bls.n	8000a02 <HAL_ADC_Init+0x102>
 80009f8:	f240 11bb 	movw	r1, #443	; 0x1bb
 80009fc:	486b      	ldr	r0, [pc, #428]	; (8000bac <HAL_ADC_Init+0x2ac>)
 80009fe:	f7ff fd5d 	bl	80004bc <assert_failed>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	7d1b      	ldrb	r3, [r3, #20]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d008      	beq.n	8000a1c <HAL_ADC_Init+0x11c>
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	7d1b      	ldrb	r3, [r3, #20]
 8000a0e:	2b01      	cmp	r3, #1
 8000a10:	d004      	beq.n	8000a1c <HAL_ADC_Init+0x11c>
 8000a12:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 8000a16:	4865      	ldr	r0, [pc, #404]	; (8000bac <HAL_ADC_Init+0x2ac>)
 8000a18:	f7ff fd50 	bl	80004bc <assert_failed>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	7d1b      	ldrb	r3, [r3, #20]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d00c      	beq.n	8000a3e <HAL_ADC_Init+0x13e>
    {
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	699b      	ldr	r3, [r3, #24]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d003      	beq.n	8000a34 <HAL_ADC_Init+0x134>
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	699b      	ldr	r3, [r3, #24]
 8000a30:	2b08      	cmp	r3, #8
 8000a32:	d904      	bls.n	8000a3e <HAL_ADC_Init+0x13e>
 8000a34:	f240 11bf 	movw	r1, #447	; 0x1bf
 8000a38:	485c      	ldr	r0, [pc, #368]	; (8000bac <HAL_ADC_Init+0x2ac>)
 8000a3a:	f7ff fd3f 	bl	80004bc <assert_failed>
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d109      	bne.n	8000a5a <HAL_ADC_Init+0x15a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	2200      	movs	r2, #0
 8000a4a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	2200      	movs	r2, #0
 8000a50:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000a54:	6878      	ldr	r0, [r7, #4]
 8000a56:	f7ff fbb7 	bl	80001c8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000a5a:	6878      	ldr	r0, [r7, #4]
 8000a5c:	f000 fa7e 	bl	8000f5c <ADC_ConversionStop_Disable>
 8000a60:	4603      	mov	r3, r0
 8000a62:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a68:	f003 0310 	and.w	r3, r3, #16
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	f040 80a3 	bne.w	8000bb8 <HAL_ADC_Init+0x2b8>
 8000a72:	7dfb      	ldrb	r3, [r7, #23]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	f040 809f 	bne.w	8000bb8 <HAL_ADC_Init+0x2b8>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a7e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000a82:	f023 0302 	bic.w	r3, r3, #2
 8000a86:	f043 0202 	orr.w	r2, r3, #2
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a96:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	7b1b      	ldrb	r3, [r3, #12]
 8000a9c:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000a9e:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000aa0:	68ba      	ldr	r2, [r7, #8]
 8000aa2:	4313      	orrs	r3, r2
 8000aa4:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	689b      	ldr	r3, [r3, #8]
 8000aaa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000aae:	d003      	beq.n	8000ab8 <HAL_ADC_Init+0x1b8>
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	689b      	ldr	r3, [r3, #8]
 8000ab4:	2b01      	cmp	r3, #1
 8000ab6:	d102      	bne.n	8000abe <HAL_ADC_Init+0x1be>
 8000ab8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000abc:	e000      	b.n	8000ac0 <HAL_ADC_Init+0x1c0>
 8000abe:	2300      	movs	r3, #0
 8000ac0:	693a      	ldr	r2, [r7, #16]
 8000ac2:	4313      	orrs	r3, r2
 8000ac4:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	7d1b      	ldrb	r3, [r3, #20]
 8000aca:	2b01      	cmp	r3, #1
 8000acc:	d119      	bne.n	8000b02 <HAL_ADC_Init+0x202>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	7b1b      	ldrb	r3, [r3, #12]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d109      	bne.n	8000aea <HAL_ADC_Init+0x1ea>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	699b      	ldr	r3, [r3, #24]
 8000ada:	3b01      	subs	r3, #1
 8000adc:	035a      	lsls	r2, r3, #13
 8000ade:	693b      	ldr	r3, [r7, #16]
 8000ae0:	4313      	orrs	r3, r2
 8000ae2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000ae6:	613b      	str	r3, [r7, #16]
 8000ae8:	e00b      	b.n	8000b02 <HAL_ADC_Init+0x202>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000aee:	f043 0220 	orr.w	r2, r3, #32
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000afa:	f043 0201 	orr.w	r2, r3, #1
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	685b      	ldr	r3, [r3, #4]
 8000b08:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	693a      	ldr	r2, [r7, #16]
 8000b12:	430a      	orrs	r2, r1
 8000b14:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	689a      	ldr	r2, [r3, #8]
 8000b1c:	4b24      	ldr	r3, [pc, #144]	; (8000bb0 <HAL_ADC_Init+0x2b0>)
 8000b1e:	4013      	ands	r3, r2
 8000b20:	687a      	ldr	r2, [r7, #4]
 8000b22:	6812      	ldr	r2, [r2, #0]
 8000b24:	68b9      	ldr	r1, [r7, #8]
 8000b26:	430b      	orrs	r3, r1
 8000b28:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	689b      	ldr	r3, [r3, #8]
 8000b2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000b32:	d003      	beq.n	8000b3c <HAL_ADC_Init+0x23c>
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	689b      	ldr	r3, [r3, #8]
 8000b38:	2b01      	cmp	r3, #1
 8000b3a:	d104      	bne.n	8000b46 <HAL_ADC_Init+0x246>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	691b      	ldr	r3, [r3, #16]
 8000b40:	3b01      	subs	r3, #1
 8000b42:	051b      	lsls	r3, r3, #20
 8000b44:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b4c:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	68fa      	ldr	r2, [r7, #12]
 8000b56:	430a      	orrs	r2, r1
 8000b58:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	689a      	ldr	r2, [r3, #8]
 8000b60:	4b14      	ldr	r3, [pc, #80]	; (8000bb4 <HAL_ADC_Init+0x2b4>)
 8000b62:	4013      	ands	r3, r2
 8000b64:	68ba      	ldr	r2, [r7, #8]
 8000b66:	429a      	cmp	r2, r3
 8000b68:	d10b      	bne.n	8000b82 <HAL_ADC_Init+0x282>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b74:	f023 0303 	bic.w	r3, r3, #3
 8000b78:	f043 0201 	orr.w	r2, r3, #1
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000b80:	e022      	b.n	8000bc8 <HAL_ADC_Init+0x2c8>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b86:	f023 0312 	bic.w	r3, r3, #18
 8000b8a:	f043 0210 	orr.w	r2, r3, #16
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b96:	f043 0201 	orr.w	r2, r3, #1
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000ba2:	e011      	b.n	8000bc8 <HAL_ADC_Init+0x2c8>
 8000ba4:	40012400 	.word	0x40012400
 8000ba8:	40012800 	.word	0x40012800
 8000bac:	08004fc0 	.word	0x08004fc0
 8000bb0:	ffe1f7fd 	.word	0xffe1f7fd
 8000bb4:	ff1f0efe 	.word	0xff1f0efe
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bbc:	f043 0210 	orr.w	r2, r3, #16
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000bc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	3718      	adds	r7, #24
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop

08000bd4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
 8000bdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000bde:	2300      	movs	r3, #0
 8000be0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000be2:	2300      	movs	r3, #0
 8000be4:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	4a88      	ldr	r2, [pc, #544]	; (8000e0c <HAL_ADC_ConfigChannel+0x238>)
 8000bec:	4293      	cmp	r3, r2
 8000bee:	d009      	beq.n	8000c04 <HAL_ADC_ConfigChannel+0x30>
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a86      	ldr	r2, [pc, #536]	; (8000e10 <HAL_ADC_ConfigChannel+0x23c>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d004      	beq.n	8000c04 <HAL_ADC_ConfigChannel+0x30>
 8000bfa:	f240 71ce 	movw	r1, #1998	; 0x7ce
 8000bfe:	4885      	ldr	r0, [pc, #532]	; (8000e14 <HAL_ADC_ConfigChannel+0x240>)
 8000c00:	f7ff fc5c 	bl	80004bc <assert_failed>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d048      	beq.n	8000c9e <HAL_ADC_ConfigChannel+0xca>
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	2b01      	cmp	r3, #1
 8000c12:	d044      	beq.n	8000c9e <HAL_ADC_ConfigChannel+0xca>
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	2b02      	cmp	r3, #2
 8000c1a:	d040      	beq.n	8000c9e <HAL_ADC_ConfigChannel+0xca>
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	2b03      	cmp	r3, #3
 8000c22:	d03c      	beq.n	8000c9e <HAL_ADC_ConfigChannel+0xca>
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	2b04      	cmp	r3, #4
 8000c2a:	d038      	beq.n	8000c9e <HAL_ADC_ConfigChannel+0xca>
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	2b05      	cmp	r3, #5
 8000c32:	d034      	beq.n	8000c9e <HAL_ADC_ConfigChannel+0xca>
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	2b06      	cmp	r3, #6
 8000c3a:	d030      	beq.n	8000c9e <HAL_ADC_ConfigChannel+0xca>
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	2b07      	cmp	r3, #7
 8000c42:	d02c      	beq.n	8000c9e <HAL_ADC_ConfigChannel+0xca>
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	2b08      	cmp	r3, #8
 8000c4a:	d028      	beq.n	8000c9e <HAL_ADC_ConfigChannel+0xca>
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	2b09      	cmp	r3, #9
 8000c52:	d024      	beq.n	8000c9e <HAL_ADC_ConfigChannel+0xca>
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2b0a      	cmp	r3, #10
 8000c5a:	d020      	beq.n	8000c9e <HAL_ADC_ConfigChannel+0xca>
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	2b0b      	cmp	r3, #11
 8000c62:	d01c      	beq.n	8000c9e <HAL_ADC_ConfigChannel+0xca>
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	2b0c      	cmp	r3, #12
 8000c6a:	d018      	beq.n	8000c9e <HAL_ADC_ConfigChannel+0xca>
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	2b0d      	cmp	r3, #13
 8000c72:	d014      	beq.n	8000c9e <HAL_ADC_ConfigChannel+0xca>
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	2b0e      	cmp	r3, #14
 8000c7a:	d010      	beq.n	8000c9e <HAL_ADC_ConfigChannel+0xca>
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	2b0f      	cmp	r3, #15
 8000c82:	d00c      	beq.n	8000c9e <HAL_ADC_ConfigChannel+0xca>
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	2b10      	cmp	r3, #16
 8000c8a:	d008      	beq.n	8000c9e <HAL_ADC_ConfigChannel+0xca>
 8000c8c:	683b      	ldr	r3, [r7, #0]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	2b11      	cmp	r3, #17
 8000c92:	d004      	beq.n	8000c9e <HAL_ADC_ConfigChannel+0xca>
 8000c94:	f240 71cf 	movw	r1, #1999	; 0x7cf
 8000c98:	485e      	ldr	r0, [pc, #376]	; (8000e14 <HAL_ADC_ConfigChannel+0x240>)
 8000c9a:	f7ff fc0f 	bl	80004bc <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	2b01      	cmp	r3, #1
 8000ca4:	d040      	beq.n	8000d28 <HAL_ADC_ConfigChannel+0x154>
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	685b      	ldr	r3, [r3, #4]
 8000caa:	2b02      	cmp	r3, #2
 8000cac:	d03c      	beq.n	8000d28 <HAL_ADC_ConfigChannel+0x154>
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	2b03      	cmp	r3, #3
 8000cb4:	d038      	beq.n	8000d28 <HAL_ADC_ConfigChannel+0x154>
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	685b      	ldr	r3, [r3, #4]
 8000cba:	2b04      	cmp	r3, #4
 8000cbc:	d034      	beq.n	8000d28 <HAL_ADC_ConfigChannel+0x154>
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	685b      	ldr	r3, [r3, #4]
 8000cc2:	2b05      	cmp	r3, #5
 8000cc4:	d030      	beq.n	8000d28 <HAL_ADC_ConfigChannel+0x154>
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	2b06      	cmp	r3, #6
 8000ccc:	d02c      	beq.n	8000d28 <HAL_ADC_ConfigChannel+0x154>
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	2b07      	cmp	r3, #7
 8000cd4:	d028      	beq.n	8000d28 <HAL_ADC_ConfigChannel+0x154>
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	2b08      	cmp	r3, #8
 8000cdc:	d024      	beq.n	8000d28 <HAL_ADC_ConfigChannel+0x154>
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	2b09      	cmp	r3, #9
 8000ce4:	d020      	beq.n	8000d28 <HAL_ADC_ConfigChannel+0x154>
 8000ce6:	683b      	ldr	r3, [r7, #0]
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	2b0a      	cmp	r3, #10
 8000cec:	d01c      	beq.n	8000d28 <HAL_ADC_ConfigChannel+0x154>
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	2b0b      	cmp	r3, #11
 8000cf4:	d018      	beq.n	8000d28 <HAL_ADC_ConfigChannel+0x154>
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	2b0c      	cmp	r3, #12
 8000cfc:	d014      	beq.n	8000d28 <HAL_ADC_ConfigChannel+0x154>
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	2b0d      	cmp	r3, #13
 8000d04:	d010      	beq.n	8000d28 <HAL_ADC_ConfigChannel+0x154>
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	2b0e      	cmp	r3, #14
 8000d0c:	d00c      	beq.n	8000d28 <HAL_ADC_ConfigChannel+0x154>
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	685b      	ldr	r3, [r3, #4]
 8000d12:	2b0f      	cmp	r3, #15
 8000d14:	d008      	beq.n	8000d28 <HAL_ADC_ConfigChannel+0x154>
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	2b10      	cmp	r3, #16
 8000d1c:	d004      	beq.n	8000d28 <HAL_ADC_ConfigChannel+0x154>
 8000d1e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000d22:	483c      	ldr	r0, [pc, #240]	; (8000e14 <HAL_ADC_ConfigChannel+0x240>)
 8000d24:	f7ff fbca 	bl	80004bc <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	689b      	ldr	r3, [r3, #8]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d020      	beq.n	8000d72 <HAL_ADC_ConfigChannel+0x19e>
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	689b      	ldr	r3, [r3, #8]
 8000d34:	2b01      	cmp	r3, #1
 8000d36:	d01c      	beq.n	8000d72 <HAL_ADC_ConfigChannel+0x19e>
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	689b      	ldr	r3, [r3, #8]
 8000d3c:	2b02      	cmp	r3, #2
 8000d3e:	d018      	beq.n	8000d72 <HAL_ADC_ConfigChannel+0x19e>
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	689b      	ldr	r3, [r3, #8]
 8000d44:	2b03      	cmp	r3, #3
 8000d46:	d014      	beq.n	8000d72 <HAL_ADC_ConfigChannel+0x19e>
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	689b      	ldr	r3, [r3, #8]
 8000d4c:	2b04      	cmp	r3, #4
 8000d4e:	d010      	beq.n	8000d72 <HAL_ADC_ConfigChannel+0x19e>
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	689b      	ldr	r3, [r3, #8]
 8000d54:	2b05      	cmp	r3, #5
 8000d56:	d00c      	beq.n	8000d72 <HAL_ADC_ConfigChannel+0x19e>
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	689b      	ldr	r3, [r3, #8]
 8000d5c:	2b06      	cmp	r3, #6
 8000d5e:	d008      	beq.n	8000d72 <HAL_ADC_ConfigChannel+0x19e>
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	689b      	ldr	r3, [r3, #8]
 8000d64:	2b07      	cmp	r3, #7
 8000d66:	d004      	beq.n	8000d72 <HAL_ADC_ConfigChannel+0x19e>
 8000d68:	f240 71d1 	movw	r1, #2001	; 0x7d1
 8000d6c:	4829      	ldr	r0, [pc, #164]	; (8000e14 <HAL_ADC_ConfigChannel+0x240>)
 8000d6e:	f7ff fba5 	bl	80004bc <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d101      	bne.n	8000d80 <HAL_ADC_ConfigChannel+0x1ac>
 8000d7c:	2302      	movs	r3, #2
 8000d7e:	e0e2      	b.n	8000f46 <HAL_ADC_ConfigChannel+0x372>
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	2201      	movs	r2, #1
 8000d84:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	685b      	ldr	r3, [r3, #4]
 8000d8c:	2b06      	cmp	r3, #6
 8000d8e:	d81c      	bhi.n	8000dca <HAL_ADC_ConfigChannel+0x1f6>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	685a      	ldr	r2, [r3, #4]
 8000d9a:	4613      	mov	r3, r2
 8000d9c:	009b      	lsls	r3, r3, #2
 8000d9e:	4413      	add	r3, r2
 8000da0:	3b05      	subs	r3, #5
 8000da2:	221f      	movs	r2, #31
 8000da4:	fa02 f303 	lsl.w	r3, r2, r3
 8000da8:	43db      	mvns	r3, r3
 8000daa:	4019      	ands	r1, r3
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	6818      	ldr	r0, [r3, #0]
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	685a      	ldr	r2, [r3, #4]
 8000db4:	4613      	mov	r3, r2
 8000db6:	009b      	lsls	r3, r3, #2
 8000db8:	4413      	add	r3, r2
 8000dba:	3b05      	subs	r3, #5
 8000dbc:	fa00 f203 	lsl.w	r2, r0, r3
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	430a      	orrs	r2, r1
 8000dc6:	635a      	str	r2, [r3, #52]	; 0x34
 8000dc8:	e042      	b.n	8000e50 <HAL_ADC_ConfigChannel+0x27c>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	2b0c      	cmp	r3, #12
 8000dd0:	d822      	bhi.n	8000e18 <HAL_ADC_ConfigChannel+0x244>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	685a      	ldr	r2, [r3, #4]
 8000ddc:	4613      	mov	r3, r2
 8000dde:	009b      	lsls	r3, r3, #2
 8000de0:	4413      	add	r3, r2
 8000de2:	3b23      	subs	r3, #35	; 0x23
 8000de4:	221f      	movs	r2, #31
 8000de6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dea:	43db      	mvns	r3, r3
 8000dec:	4019      	ands	r1, r3
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	6818      	ldr	r0, [r3, #0]
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	685a      	ldr	r2, [r3, #4]
 8000df6:	4613      	mov	r3, r2
 8000df8:	009b      	lsls	r3, r3, #2
 8000dfa:	4413      	add	r3, r2
 8000dfc:	3b23      	subs	r3, #35	; 0x23
 8000dfe:	fa00 f203 	lsl.w	r2, r0, r3
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	430a      	orrs	r2, r1
 8000e08:	631a      	str	r2, [r3, #48]	; 0x30
 8000e0a:	e021      	b.n	8000e50 <HAL_ADC_ConfigChannel+0x27c>
 8000e0c:	40012400 	.word	0x40012400
 8000e10:	40012800 	.word	0x40012800
 8000e14:	08004fc0 	.word	0x08004fc0
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	685a      	ldr	r2, [r3, #4]
 8000e22:	4613      	mov	r3, r2
 8000e24:	009b      	lsls	r3, r3, #2
 8000e26:	4413      	add	r3, r2
 8000e28:	3b41      	subs	r3, #65	; 0x41
 8000e2a:	221f      	movs	r2, #31
 8000e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e30:	43db      	mvns	r3, r3
 8000e32:	4019      	ands	r1, r3
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	6818      	ldr	r0, [r3, #0]
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	685a      	ldr	r2, [r3, #4]
 8000e3c:	4613      	mov	r3, r2
 8000e3e:	009b      	lsls	r3, r3, #2
 8000e40:	4413      	add	r3, r2
 8000e42:	3b41      	subs	r3, #65	; 0x41
 8000e44:	fa00 f203 	lsl.w	r2, r0, r3
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	430a      	orrs	r2, r1
 8000e4e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2b09      	cmp	r3, #9
 8000e56:	d91c      	bls.n	8000e92 <HAL_ADC_ConfigChannel+0x2be>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	68d9      	ldr	r1, [r3, #12]
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	681a      	ldr	r2, [r3, #0]
 8000e62:	4613      	mov	r3, r2
 8000e64:	005b      	lsls	r3, r3, #1
 8000e66:	4413      	add	r3, r2
 8000e68:	3b1e      	subs	r3, #30
 8000e6a:	2207      	movs	r2, #7
 8000e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e70:	43db      	mvns	r3, r3
 8000e72:	4019      	ands	r1, r3
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	6898      	ldr	r0, [r3, #8]
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	4613      	mov	r3, r2
 8000e7e:	005b      	lsls	r3, r3, #1
 8000e80:	4413      	add	r3, r2
 8000e82:	3b1e      	subs	r3, #30
 8000e84:	fa00 f203 	lsl.w	r2, r0, r3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	430a      	orrs	r2, r1
 8000e8e:	60da      	str	r2, [r3, #12]
 8000e90:	e019      	b.n	8000ec6 <HAL_ADC_ConfigChannel+0x2f2>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	6919      	ldr	r1, [r3, #16]
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	4613      	mov	r3, r2
 8000e9e:	005b      	lsls	r3, r3, #1
 8000ea0:	4413      	add	r3, r2
 8000ea2:	2207      	movs	r2, #7
 8000ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea8:	43db      	mvns	r3, r3
 8000eaa:	4019      	ands	r1, r3
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	6898      	ldr	r0, [r3, #8]
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	4613      	mov	r3, r2
 8000eb6:	005b      	lsls	r3, r3, #1
 8000eb8:	4413      	add	r3, r2
 8000eba:	fa00 f203 	lsl.w	r2, r0, r3
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	430a      	orrs	r2, r1
 8000ec4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	2b10      	cmp	r3, #16
 8000ecc:	d003      	beq.n	8000ed6 <HAL_ADC_ConfigChannel+0x302>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000ed2:	2b11      	cmp	r3, #17
 8000ed4:	d132      	bne.n	8000f3c <HAL_ADC_ConfigChannel+0x368>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a1d      	ldr	r2, [pc, #116]	; (8000f50 <HAL_ADC_ConfigChannel+0x37c>)
 8000edc:	4293      	cmp	r3, r2
 8000ede:	d125      	bne.n	8000f2c <HAL_ADC_ConfigChannel+0x358>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	689b      	ldr	r3, [r3, #8]
 8000ee6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d126      	bne.n	8000f3c <HAL_ADC_ConfigChannel+0x368>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	689a      	ldr	r2, [r3, #8]
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000efc:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	2b10      	cmp	r3, #16
 8000f04:	d11a      	bne.n	8000f3c <HAL_ADC_ConfigChannel+0x368>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000f06:	4b13      	ldr	r3, [pc, #76]	; (8000f54 <HAL_ADC_ConfigChannel+0x380>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	4a13      	ldr	r2, [pc, #76]	; (8000f58 <HAL_ADC_ConfigChannel+0x384>)
 8000f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8000f10:	0c9a      	lsrs	r2, r3, #18
 8000f12:	4613      	mov	r3, r2
 8000f14:	009b      	lsls	r3, r3, #2
 8000f16:	4413      	add	r3, r2
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f1c:	e002      	b.n	8000f24 <HAL_ADC_ConfigChannel+0x350>
          {
            wait_loop_index--;
 8000f1e:	68bb      	ldr	r3, [r7, #8]
 8000f20:	3b01      	subs	r3, #1
 8000f22:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f24:	68bb      	ldr	r3, [r7, #8]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d1f9      	bne.n	8000f1e <HAL_ADC_ConfigChannel+0x34a>
 8000f2a:	e007      	b.n	8000f3c <HAL_ADC_ConfigChannel+0x368>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f30:	f043 0220 	orr.w	r2, r3, #32
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3710      	adds	r7, #16
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	40012400 	.word	0x40012400
 8000f54:	20000000 	.word	0x20000000
 8000f58:	431bde83 	.word	0x431bde83

08000f5c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000f64:	2300      	movs	r3, #0
 8000f66:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	689b      	ldr	r3, [r3, #8]
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d127      	bne.n	8000fc6 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	689a      	ldr	r2, [r3, #8]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f022 0201 	bic.w	r2, r2, #1
 8000f84:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000f86:	f7ff fc8f 	bl	80008a8 <HAL_GetTick>
 8000f8a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000f8c:	e014      	b.n	8000fb8 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000f8e:	f7ff fc8b 	bl	80008a8 <HAL_GetTick>
 8000f92:	4602      	mov	r2, r0
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	1ad3      	subs	r3, r2, r3
 8000f98:	2b02      	cmp	r3, #2
 8000f9a:	d90d      	bls.n	8000fb8 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fa0:	f043 0210 	orr.w	r2, r3, #16
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fac:	f043 0201 	orr.w	r2, r3, #1
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	e007      	b.n	8000fc8 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	689b      	ldr	r3, [r3, #8]
 8000fbe:	f003 0301 	and.w	r3, r3, #1
 8000fc2:	2b01      	cmp	r3, #1
 8000fc4:	d0e3      	beq.n	8000f8e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000fc6:	2300      	movs	r3, #0
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3710      	adds	r7, #16
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b085      	sub	sp, #20
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	f003 0307 	and.w	r3, r3, #7
 8000fde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fe0:	4b0c      	ldr	r3, [pc, #48]	; (8001014 <__NVIC_SetPriorityGrouping+0x44>)
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fe6:	68ba      	ldr	r2, [r7, #8]
 8000fe8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fec:	4013      	ands	r3, r2
 8000fee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ff4:	68bb      	ldr	r3, [r7, #8]
 8000ff6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ff8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ffc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001000:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001002:	4a04      	ldr	r2, [pc, #16]	; (8001014 <__NVIC_SetPriorityGrouping+0x44>)
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	60d3      	str	r3, [r2, #12]
}
 8001008:	bf00      	nop
 800100a:	3714      	adds	r7, #20
 800100c:	46bd      	mov	sp, r7
 800100e:	bc80      	pop	{r7}
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	e000ed00 	.word	0xe000ed00

08001018 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800101c:	4b04      	ldr	r3, [pc, #16]	; (8001030 <__NVIC_GetPriorityGrouping+0x18>)
 800101e:	68db      	ldr	r3, [r3, #12]
 8001020:	0a1b      	lsrs	r3, r3, #8
 8001022:	f003 0307 	and.w	r3, r3, #7
}
 8001026:	4618      	mov	r0, r3
 8001028:	46bd      	mov	sp, r7
 800102a:	bc80      	pop	{r7}
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	e000ed00 	.word	0xe000ed00

08001034 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800103e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001042:	2b00      	cmp	r3, #0
 8001044:	db0b      	blt.n	800105e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001046:	79fb      	ldrb	r3, [r7, #7]
 8001048:	f003 021f 	and.w	r2, r3, #31
 800104c:	4906      	ldr	r1, [pc, #24]	; (8001068 <__NVIC_EnableIRQ+0x34>)
 800104e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001052:	095b      	lsrs	r3, r3, #5
 8001054:	2001      	movs	r0, #1
 8001056:	fa00 f202 	lsl.w	r2, r0, r2
 800105a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800105e:	bf00      	nop
 8001060:	370c      	adds	r7, #12
 8001062:	46bd      	mov	sp, r7
 8001064:	bc80      	pop	{r7}
 8001066:	4770      	bx	lr
 8001068:	e000e100 	.word	0xe000e100

0800106c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	6039      	str	r1, [r7, #0]
 8001076:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107c:	2b00      	cmp	r3, #0
 800107e:	db0a      	blt.n	8001096 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	b2da      	uxtb	r2, r3
 8001084:	490c      	ldr	r1, [pc, #48]	; (80010b8 <__NVIC_SetPriority+0x4c>)
 8001086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800108a:	0112      	lsls	r2, r2, #4
 800108c:	b2d2      	uxtb	r2, r2
 800108e:	440b      	add	r3, r1
 8001090:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001094:	e00a      	b.n	80010ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	b2da      	uxtb	r2, r3
 800109a:	4908      	ldr	r1, [pc, #32]	; (80010bc <__NVIC_SetPriority+0x50>)
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	f003 030f 	and.w	r3, r3, #15
 80010a2:	3b04      	subs	r3, #4
 80010a4:	0112      	lsls	r2, r2, #4
 80010a6:	b2d2      	uxtb	r2, r2
 80010a8:	440b      	add	r3, r1
 80010aa:	761a      	strb	r2, [r3, #24]
}
 80010ac:	bf00      	nop
 80010ae:	370c      	adds	r7, #12
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bc80      	pop	{r7}
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	e000e100 	.word	0xe000e100
 80010bc:	e000ed00 	.word	0xe000ed00

080010c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b089      	sub	sp, #36	; 0x24
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	60f8      	str	r0, [r7, #12]
 80010c8:	60b9      	str	r1, [r7, #8]
 80010ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	f003 0307 	and.w	r3, r3, #7
 80010d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010d4:	69fb      	ldr	r3, [r7, #28]
 80010d6:	f1c3 0307 	rsb	r3, r3, #7
 80010da:	2b04      	cmp	r3, #4
 80010dc:	bf28      	it	cs
 80010de:	2304      	movcs	r3, #4
 80010e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	3304      	adds	r3, #4
 80010e6:	2b06      	cmp	r3, #6
 80010e8:	d902      	bls.n	80010f0 <NVIC_EncodePriority+0x30>
 80010ea:	69fb      	ldr	r3, [r7, #28]
 80010ec:	3b03      	subs	r3, #3
 80010ee:	e000      	b.n	80010f2 <NVIC_EncodePriority+0x32>
 80010f0:	2300      	movs	r3, #0
 80010f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010f4:	f04f 32ff 	mov.w	r2, #4294967295
 80010f8:	69bb      	ldr	r3, [r7, #24]
 80010fa:	fa02 f303 	lsl.w	r3, r2, r3
 80010fe:	43da      	mvns	r2, r3
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	401a      	ands	r2, r3
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001108:	f04f 31ff 	mov.w	r1, #4294967295
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	fa01 f303 	lsl.w	r3, r1, r3
 8001112:	43d9      	mvns	r1, r3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001118:	4313      	orrs	r3, r2
         );
}
 800111a:	4618      	mov	r0, r3
 800111c:	3724      	adds	r7, #36	; 0x24
 800111e:	46bd      	mov	sp, r7
 8001120:	bc80      	pop	{r7}
 8001122:	4770      	bx	lr

08001124 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	3b01      	subs	r3, #1
 8001130:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001134:	d301      	bcc.n	800113a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001136:	2301      	movs	r3, #1
 8001138:	e00f      	b.n	800115a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800113a:	4a0a      	ldr	r2, [pc, #40]	; (8001164 <SysTick_Config+0x40>)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	3b01      	subs	r3, #1
 8001140:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001142:	210f      	movs	r1, #15
 8001144:	f04f 30ff 	mov.w	r0, #4294967295
 8001148:	f7ff ff90 	bl	800106c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800114c:	4b05      	ldr	r3, [pc, #20]	; (8001164 <SysTick_Config+0x40>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001152:	4b04      	ldr	r3, [pc, #16]	; (8001164 <SysTick_Config+0x40>)
 8001154:	2207      	movs	r2, #7
 8001156:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001158:	2300      	movs	r3, #0
}
 800115a:	4618      	mov	r0, r3
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	e000e010 	.word	0xe000e010

08001168 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2b07      	cmp	r3, #7
 8001174:	d00f      	beq.n	8001196 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2b06      	cmp	r3, #6
 800117a:	d00c      	beq.n	8001196 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2b05      	cmp	r3, #5
 8001180:	d009      	beq.n	8001196 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2b04      	cmp	r3, #4
 8001186:	d006      	beq.n	8001196 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2b03      	cmp	r3, #3
 800118c:	d003      	beq.n	8001196 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800118e:	2192      	movs	r1, #146	; 0x92
 8001190:	4804      	ldr	r0, [pc, #16]	; (80011a4 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8001192:	f7ff f993 	bl	80004bc <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f7ff ff1a 	bl	8000fd0 <__NVIC_SetPriorityGrouping>
}
 800119c:	bf00      	nop
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	08004ff8 	.word	0x08004ff8

080011a8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	60b9      	str	r1, [r7, #8]
 80011b2:	607a      	str	r2, [r7, #4]
 80011b4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011b6:	2300      	movs	r3, #0
 80011b8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	2b0f      	cmp	r3, #15
 80011be:	d903      	bls.n	80011c8 <HAL_NVIC_SetPriority+0x20>
 80011c0:	21aa      	movs	r1, #170	; 0xaa
 80011c2:	480e      	ldr	r0, [pc, #56]	; (80011fc <HAL_NVIC_SetPriority+0x54>)
 80011c4:	f7ff f97a 	bl	80004bc <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	2b0f      	cmp	r3, #15
 80011cc:	d903      	bls.n	80011d6 <HAL_NVIC_SetPriority+0x2e>
 80011ce:	21ab      	movs	r1, #171	; 0xab
 80011d0:	480a      	ldr	r0, [pc, #40]	; (80011fc <HAL_NVIC_SetPriority+0x54>)
 80011d2:	f7ff f973 	bl	80004bc <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011d6:	f7ff ff1f 	bl	8001018 <__NVIC_GetPriorityGrouping>
 80011da:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	68b9      	ldr	r1, [r7, #8]
 80011e0:	6978      	ldr	r0, [r7, #20]
 80011e2:	f7ff ff6d 	bl	80010c0 <NVIC_EncodePriority>
 80011e6:	4602      	mov	r2, r0
 80011e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ec:	4611      	mov	r1, r2
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff ff3c 	bl	800106c <__NVIC_SetPriority>
}
 80011f4:	bf00      	nop
 80011f6:	3718      	adds	r7, #24
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	08004ff8 	.word	0x08004ff8

08001200 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800120a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120e:	2b00      	cmp	r3, #0
 8001210:	da03      	bge.n	800121a <HAL_NVIC_EnableIRQ+0x1a>
 8001212:	21be      	movs	r1, #190	; 0xbe
 8001214:	4805      	ldr	r0, [pc, #20]	; (800122c <HAL_NVIC_EnableIRQ+0x2c>)
 8001216:	f7ff f951 	bl	80004bc <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800121a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff ff08 	bl	8001034 <__NVIC_EnableIRQ>
}
 8001224:	bf00      	nop
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	08004ff8 	.word	0x08004ff8

08001230 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f7ff ff73 	bl	8001124 <SysTick_Config>
 800123e:	4603      	mov	r3, r0
}
 8001240:	4618      	mov	r0, r3
 8001242:	3708      	adds	r7, #8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}

08001248 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001250:	2300      	movs	r3, #0
 8001252:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800125a:	2b02      	cmp	r3, #2
 800125c:	d005      	beq.n	800126a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2204      	movs	r2, #4
 8001262:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001264:	2301      	movs	r3, #1
 8001266:	73fb      	strb	r3, [r7, #15]
 8001268:	e051      	b.n	800130e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f022 020e 	bic.w	r2, r2, #14
 8001278:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	681a      	ldr	r2, [r3, #0]
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f022 0201 	bic.w	r2, r2, #1
 8001288:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a22      	ldr	r2, [pc, #136]	; (8001318 <HAL_DMA_Abort_IT+0xd0>)
 8001290:	4293      	cmp	r3, r2
 8001292:	d029      	beq.n	80012e8 <HAL_DMA_Abort_IT+0xa0>
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a20      	ldr	r2, [pc, #128]	; (800131c <HAL_DMA_Abort_IT+0xd4>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d022      	beq.n	80012e4 <HAL_DMA_Abort_IT+0x9c>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4a1f      	ldr	r2, [pc, #124]	; (8001320 <HAL_DMA_Abort_IT+0xd8>)
 80012a4:	4293      	cmp	r3, r2
 80012a6:	d01a      	beq.n	80012de <HAL_DMA_Abort_IT+0x96>
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a1d      	ldr	r2, [pc, #116]	; (8001324 <HAL_DMA_Abort_IT+0xdc>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d012      	beq.n	80012d8 <HAL_DMA_Abort_IT+0x90>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4a1c      	ldr	r2, [pc, #112]	; (8001328 <HAL_DMA_Abort_IT+0xe0>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d00a      	beq.n	80012d2 <HAL_DMA_Abort_IT+0x8a>
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a1a      	ldr	r2, [pc, #104]	; (800132c <HAL_DMA_Abort_IT+0xe4>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d102      	bne.n	80012cc <HAL_DMA_Abort_IT+0x84>
 80012c6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80012ca:	e00e      	b.n	80012ea <HAL_DMA_Abort_IT+0xa2>
 80012cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80012d0:	e00b      	b.n	80012ea <HAL_DMA_Abort_IT+0xa2>
 80012d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012d6:	e008      	b.n	80012ea <HAL_DMA_Abort_IT+0xa2>
 80012d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012dc:	e005      	b.n	80012ea <HAL_DMA_Abort_IT+0xa2>
 80012de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012e2:	e002      	b.n	80012ea <HAL_DMA_Abort_IT+0xa2>
 80012e4:	2310      	movs	r3, #16
 80012e6:	e000      	b.n	80012ea <HAL_DMA_Abort_IT+0xa2>
 80012e8:	2301      	movs	r3, #1
 80012ea:	4a11      	ldr	r2, [pc, #68]	; (8001330 <HAL_DMA_Abort_IT+0xe8>)
 80012ec:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2201      	movs	r2, #1
 80012f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2200      	movs	r2, #0
 80012fa:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001302:	2b00      	cmp	r3, #0
 8001304:	d003      	beq.n	800130e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800130a:	6878      	ldr	r0, [r7, #4]
 800130c:	4798      	blx	r3
    } 
  }
  return status;
 800130e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001310:	4618      	mov	r0, r3
 8001312:	3710      	adds	r7, #16
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40020008 	.word	0x40020008
 800131c:	4002001c 	.word	0x4002001c
 8001320:	40020030 	.word	0x40020030
 8001324:	40020044 	.word	0x40020044
 8001328:	40020058 	.word	0x40020058
 800132c:	4002006c 	.word	0x4002006c
 8001330:	40020000 	.word	0x40020000

08001334 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 8001342:	4618      	mov	r0, r3
 8001344:	370c      	adds	r7, #12
 8001346:	46bd      	mov	sp, r7
 8001348:	bc80      	pop	{r7}
 800134a:	4770      	bx	lr

0800134c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08a      	sub	sp, #40	; 0x28
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001356:	2300      	movs	r3, #0
 8001358:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800135a:	2300      	movs	r3, #0
 800135c:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	4a9c      	ldr	r2, [pc, #624]	; (80015d4 <HAL_GPIO_Init+0x288>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d00f      	beq.n	8001386 <HAL_GPIO_Init+0x3a>
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	4a9b      	ldr	r2, [pc, #620]	; (80015d8 <HAL_GPIO_Init+0x28c>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d00b      	beq.n	8001386 <HAL_GPIO_Init+0x3a>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4a9a      	ldr	r2, [pc, #616]	; (80015dc <HAL_GPIO_Init+0x290>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d007      	beq.n	8001386 <HAL_GPIO_Init+0x3a>
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4a99      	ldr	r2, [pc, #612]	; (80015e0 <HAL_GPIO_Init+0x294>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d003      	beq.n	8001386 <HAL_GPIO_Init+0x3a>
 800137e:	21bd      	movs	r1, #189	; 0xbd
 8001380:	4898      	ldr	r0, [pc, #608]	; (80015e4 <HAL_GPIO_Init+0x298>)
 8001382:	f7ff f89b 	bl	80004bc <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	b29b      	uxth	r3, r3
 800138c:	2b00      	cmp	r3, #0
 800138e:	d005      	beq.n	800139c <HAL_GPIO_Init+0x50>
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	0c1b      	lsrs	r3, r3, #16
 8001396:	041b      	lsls	r3, r3, #16
 8001398:	2b00      	cmp	r3, #0
 800139a:	d003      	beq.n	80013a4 <HAL_GPIO_Init+0x58>
 800139c:	21be      	movs	r1, #190	; 0xbe
 800139e:	4891      	ldr	r0, [pc, #580]	; (80015e4 <HAL_GPIO_Init+0x298>)
 80013a0:	f7ff f88c 	bl	80004bc <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	f000 81df 	beq.w	800176c <HAL_GPIO_Init+0x420>
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	f000 81da 	beq.w	800176c <HAL_GPIO_Init+0x420>
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	2b11      	cmp	r3, #17
 80013be:	f000 81d5 	beq.w	800176c <HAL_GPIO_Init+0x420>
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	2b02      	cmp	r3, #2
 80013c8:	f000 81d0 	beq.w	800176c <HAL_GPIO_Init+0x420>
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	2b12      	cmp	r3, #18
 80013d2:	f000 81cb 	beq.w	800176c <HAL_GPIO_Init+0x420>
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	4a83      	ldr	r2, [pc, #524]	; (80015e8 <HAL_GPIO_Init+0x29c>)
 80013dc:	4293      	cmp	r3, r2
 80013de:	f000 81c5 	beq.w	800176c <HAL_GPIO_Init+0x420>
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	4a81      	ldr	r2, [pc, #516]	; (80015ec <HAL_GPIO_Init+0x2a0>)
 80013e8:	4293      	cmp	r3, r2
 80013ea:	f000 81bf 	beq.w	800176c <HAL_GPIO_Init+0x420>
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	4a7f      	ldr	r2, [pc, #508]	; (80015f0 <HAL_GPIO_Init+0x2a4>)
 80013f4:	4293      	cmp	r3, r2
 80013f6:	f000 81b9 	beq.w	800176c <HAL_GPIO_Init+0x420>
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	4a7d      	ldr	r2, [pc, #500]	; (80015f4 <HAL_GPIO_Init+0x2a8>)
 8001400:	4293      	cmp	r3, r2
 8001402:	f000 81b3 	beq.w	800176c <HAL_GPIO_Init+0x420>
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	4a7b      	ldr	r2, [pc, #492]	; (80015f8 <HAL_GPIO_Init+0x2ac>)
 800140c:	4293      	cmp	r3, r2
 800140e:	f000 81ad 	beq.w	800176c <HAL_GPIO_Init+0x420>
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	4a79      	ldr	r2, [pc, #484]	; (80015fc <HAL_GPIO_Init+0x2b0>)
 8001418:	4293      	cmp	r3, r2
 800141a:	f000 81a7 	beq.w	800176c <HAL_GPIO_Init+0x420>
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	2b03      	cmp	r3, #3
 8001424:	f000 81a2 	beq.w	800176c <HAL_GPIO_Init+0x420>
 8001428:	21bf      	movs	r1, #191	; 0xbf
 800142a:	486e      	ldr	r0, [pc, #440]	; (80015e4 <HAL_GPIO_Init+0x298>)
 800142c:	f7ff f846 	bl	80004bc <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001430:	e19c      	b.n	800176c <HAL_GPIO_Init+0x420>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001432:	2201      	movs	r2, #1
 8001434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001436:	fa02 f303 	lsl.w	r3, r2, r3
 800143a:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	69fa      	ldr	r2, [r7, #28]
 8001442:	4013      	ands	r3, r2
 8001444:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001446:	69ba      	ldr	r2, [r7, #24]
 8001448:	69fb      	ldr	r3, [r7, #28]
 800144a:	429a      	cmp	r2, r3
 800144c:	f040 818b 	bne.w	8001766 <HAL_GPIO_Init+0x41a>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	4a60      	ldr	r2, [pc, #384]	; (80015d4 <HAL_GPIO_Init+0x288>)
 8001454:	4293      	cmp	r3, r2
 8001456:	d00f      	beq.n	8001478 <HAL_GPIO_Init+0x12c>
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	4a5f      	ldr	r2, [pc, #380]	; (80015d8 <HAL_GPIO_Init+0x28c>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d00b      	beq.n	8001478 <HAL_GPIO_Init+0x12c>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	4a5e      	ldr	r2, [pc, #376]	; (80015dc <HAL_GPIO_Init+0x290>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d007      	beq.n	8001478 <HAL_GPIO_Init+0x12c>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	4a5d      	ldr	r2, [pc, #372]	; (80015e0 <HAL_GPIO_Init+0x294>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d003      	beq.n	8001478 <HAL_GPIO_Init+0x12c>
 8001470:	21cd      	movs	r1, #205	; 0xcd
 8001472:	485c      	ldr	r0, [pc, #368]	; (80015e4 <HAL_GPIO_Init+0x298>)
 8001474:	f7ff f822 	bl	80004bc <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	2b12      	cmp	r3, #18
 800147e:	d065      	beq.n	800154c <HAL_GPIO_Init+0x200>
 8001480:	2b12      	cmp	r3, #18
 8001482:	d80e      	bhi.n	80014a2 <HAL_GPIO_Init+0x156>
 8001484:	2b02      	cmp	r3, #2
 8001486:	d04c      	beq.n	8001522 <HAL_GPIO_Init+0x1d6>
 8001488:	2b02      	cmp	r3, #2
 800148a:	d804      	bhi.n	8001496 <HAL_GPIO_Init+0x14a>
 800148c:	2b00      	cmp	r3, #0
 800148e:	d072      	beq.n	8001576 <HAL_GPIO_Init+0x22a>
 8001490:	2b01      	cmp	r3, #1
 8001492:	d01d      	beq.n	80014d0 <HAL_GPIO_Init+0x184>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001494:	e099      	b.n	80015ca <HAL_GPIO_Init+0x27e>
      switch (GPIO_Init->Mode)
 8001496:	2b03      	cmp	r3, #3
 8001498:	f000 8094 	beq.w	80015c4 <HAL_GPIO_Init+0x278>
 800149c:	2b11      	cmp	r3, #17
 800149e:	d02b      	beq.n	80014f8 <HAL_GPIO_Init+0x1ac>
          break;
 80014a0:	e093      	b.n	80015ca <HAL_GPIO_Init+0x27e>
      switch (GPIO_Init->Mode)
 80014a2:	4a52      	ldr	r2, [pc, #328]	; (80015ec <HAL_GPIO_Init+0x2a0>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d066      	beq.n	8001576 <HAL_GPIO_Init+0x22a>
 80014a8:	4a50      	ldr	r2, [pc, #320]	; (80015ec <HAL_GPIO_Init+0x2a0>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d806      	bhi.n	80014bc <HAL_GPIO_Init+0x170>
 80014ae:	4a4e      	ldr	r2, [pc, #312]	; (80015e8 <HAL_GPIO_Init+0x29c>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d060      	beq.n	8001576 <HAL_GPIO_Init+0x22a>
 80014b4:	4a4f      	ldr	r2, [pc, #316]	; (80015f4 <HAL_GPIO_Init+0x2a8>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d05d      	beq.n	8001576 <HAL_GPIO_Init+0x22a>
          break;
 80014ba:	e086      	b.n	80015ca <HAL_GPIO_Init+0x27e>
      switch (GPIO_Init->Mode)
 80014bc:	4a4c      	ldr	r2, [pc, #304]	; (80015f0 <HAL_GPIO_Init+0x2a4>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d059      	beq.n	8001576 <HAL_GPIO_Init+0x22a>
 80014c2:	4a4e      	ldr	r2, [pc, #312]	; (80015fc <HAL_GPIO_Init+0x2b0>)
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d056      	beq.n	8001576 <HAL_GPIO_Init+0x22a>
 80014c8:	4a4b      	ldr	r2, [pc, #300]	; (80015f8 <HAL_GPIO_Init+0x2ac>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d053      	beq.n	8001576 <HAL_GPIO_Init+0x22a>
          break;
 80014ce:	e07c      	b.n	80015ca <HAL_GPIO_Init+0x27e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	68db      	ldr	r3, [r3, #12]
 80014d4:	2b02      	cmp	r3, #2
 80014d6:	d00b      	beq.n	80014f0 <HAL_GPIO_Init+0x1a4>
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	2b01      	cmp	r3, #1
 80014de:	d007      	beq.n	80014f0 <HAL_GPIO_Init+0x1a4>
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	2b03      	cmp	r3, #3
 80014e6:	d003      	beq.n	80014f0 <HAL_GPIO_Init+0x1a4>
 80014e8:	21d5      	movs	r1, #213	; 0xd5
 80014ea:	483e      	ldr	r0, [pc, #248]	; (80015e4 <HAL_GPIO_Init+0x298>)
 80014ec:	f7fe ffe6 	bl	80004bc <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	623b      	str	r3, [r7, #32]
          break;
 80014f6:	e068      	b.n	80015ca <HAL_GPIO_Init+0x27e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	2b02      	cmp	r3, #2
 80014fe:	d00b      	beq.n	8001518 <HAL_GPIO_Init+0x1cc>
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	68db      	ldr	r3, [r3, #12]
 8001504:	2b01      	cmp	r3, #1
 8001506:	d007      	beq.n	8001518 <HAL_GPIO_Init+0x1cc>
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	2b03      	cmp	r3, #3
 800150e:	d003      	beq.n	8001518 <HAL_GPIO_Init+0x1cc>
 8001510:	21dc      	movs	r1, #220	; 0xdc
 8001512:	4834      	ldr	r0, [pc, #208]	; (80015e4 <HAL_GPIO_Init+0x298>)
 8001514:	f7fe ffd2 	bl	80004bc <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	68db      	ldr	r3, [r3, #12]
 800151c:	3304      	adds	r3, #4
 800151e:	623b      	str	r3, [r7, #32]
          break;
 8001520:	e053      	b.n	80015ca <HAL_GPIO_Init+0x27e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	68db      	ldr	r3, [r3, #12]
 8001526:	2b02      	cmp	r3, #2
 8001528:	d00b      	beq.n	8001542 <HAL_GPIO_Init+0x1f6>
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	68db      	ldr	r3, [r3, #12]
 800152e:	2b01      	cmp	r3, #1
 8001530:	d007      	beq.n	8001542 <HAL_GPIO_Init+0x1f6>
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	68db      	ldr	r3, [r3, #12]
 8001536:	2b03      	cmp	r3, #3
 8001538:	d003      	beq.n	8001542 <HAL_GPIO_Init+0x1f6>
 800153a:	21e3      	movs	r1, #227	; 0xe3
 800153c:	4829      	ldr	r0, [pc, #164]	; (80015e4 <HAL_GPIO_Init+0x298>)
 800153e:	f7fe ffbd 	bl	80004bc <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	68db      	ldr	r3, [r3, #12]
 8001546:	3308      	adds	r3, #8
 8001548:	623b      	str	r3, [r7, #32]
          break;
 800154a:	e03e      	b.n	80015ca <HAL_GPIO_Init+0x27e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	2b02      	cmp	r3, #2
 8001552:	d00b      	beq.n	800156c <HAL_GPIO_Init+0x220>
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	2b01      	cmp	r3, #1
 800155a:	d007      	beq.n	800156c <HAL_GPIO_Init+0x220>
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	68db      	ldr	r3, [r3, #12]
 8001560:	2b03      	cmp	r3, #3
 8001562:	d003      	beq.n	800156c <HAL_GPIO_Init+0x220>
 8001564:	21ea      	movs	r1, #234	; 0xea
 8001566:	481f      	ldr	r0, [pc, #124]	; (80015e4 <HAL_GPIO_Init+0x298>)
 8001568:	f7fe ffa8 	bl	80004bc <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	68db      	ldr	r3, [r3, #12]
 8001570:	330c      	adds	r3, #12
 8001572:	623b      	str	r3, [r7, #32]
          break;
 8001574:	e029      	b.n	80015ca <HAL_GPIO_Init+0x27e>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	689b      	ldr	r3, [r3, #8]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d00b      	beq.n	8001596 <HAL_GPIO_Init+0x24a>
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	2b01      	cmp	r3, #1
 8001584:	d007      	beq.n	8001596 <HAL_GPIO_Init+0x24a>
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	2b02      	cmp	r3, #2
 800158c:	d003      	beq.n	8001596 <HAL_GPIO_Init+0x24a>
 800158e:	21f7      	movs	r1, #247	; 0xf7
 8001590:	4814      	ldr	r0, [pc, #80]	; (80015e4 <HAL_GPIO_Init+0x298>)
 8001592:	f7fe ff93 	bl	80004bc <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d102      	bne.n	80015a4 <HAL_GPIO_Init+0x258>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800159e:	2304      	movs	r3, #4
 80015a0:	623b      	str	r3, [r7, #32]
          break;
 80015a2:	e012      	b.n	80015ca <HAL_GPIO_Init+0x27e>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	689b      	ldr	r3, [r3, #8]
 80015a8:	2b01      	cmp	r3, #1
 80015aa:	d105      	bne.n	80015b8 <HAL_GPIO_Init+0x26c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015ac:	2308      	movs	r3, #8
 80015ae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	69fa      	ldr	r2, [r7, #28]
 80015b4:	611a      	str	r2, [r3, #16]
          break;
 80015b6:	e008      	b.n	80015ca <HAL_GPIO_Init+0x27e>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015b8:	2308      	movs	r3, #8
 80015ba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	69fa      	ldr	r2, [r7, #28]
 80015c0:	615a      	str	r2, [r3, #20]
          break;
 80015c2:	e002      	b.n	80015ca <HAL_GPIO_Init+0x27e>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80015c4:	2300      	movs	r3, #0
 80015c6:	623b      	str	r3, [r7, #32]
          break;
 80015c8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80015ca:	69bb      	ldr	r3, [r7, #24]
 80015cc:	2bff      	cmp	r3, #255	; 0xff
 80015ce:	d817      	bhi.n	8001600 <HAL_GPIO_Init+0x2b4>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	e017      	b.n	8001604 <HAL_GPIO_Init+0x2b8>
 80015d4:	40010800 	.word	0x40010800
 80015d8:	40010c00 	.word	0x40010c00
 80015dc:	40011000 	.word	0x40011000
 80015e0:	40011400 	.word	0x40011400
 80015e4:	08005034 	.word	0x08005034
 80015e8:	10110000 	.word	0x10110000
 80015ec:	10210000 	.word	0x10210000
 80015f0:	10310000 	.word	0x10310000
 80015f4:	10120000 	.word	0x10120000
 80015f8:	10220000 	.word	0x10220000
 80015fc:	10320000 	.word	0x10320000
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	3304      	adds	r3, #4
 8001604:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001606:	69bb      	ldr	r3, [r7, #24]
 8001608:	2bff      	cmp	r3, #255	; 0xff
 800160a:	d802      	bhi.n	8001612 <HAL_GPIO_Init+0x2c6>
 800160c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	e002      	b.n	8001618 <HAL_GPIO_Init+0x2cc>
 8001612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001614:	3b08      	subs	r3, #8
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	210f      	movs	r1, #15
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	fa01 f303 	lsl.w	r3, r1, r3
 8001626:	43db      	mvns	r3, r3
 8001628:	401a      	ands	r2, r3
 800162a:	6a39      	ldr	r1, [r7, #32]
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	fa01 f303 	lsl.w	r3, r1, r3
 8001632:	431a      	orrs	r2, r3
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001640:	2b00      	cmp	r3, #0
 8001642:	f000 8090 	beq.w	8001766 <HAL_GPIO_Init+0x41a>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001646:	4b4f      	ldr	r3, [pc, #316]	; (8001784 <HAL_GPIO_Init+0x438>)
 8001648:	699b      	ldr	r3, [r3, #24]
 800164a:	4a4e      	ldr	r2, [pc, #312]	; (8001784 <HAL_GPIO_Init+0x438>)
 800164c:	f043 0301 	orr.w	r3, r3, #1
 8001650:	6193      	str	r3, [r2, #24]
 8001652:	4b4c      	ldr	r3, [pc, #304]	; (8001784 <HAL_GPIO_Init+0x438>)
 8001654:	699b      	ldr	r3, [r3, #24]
 8001656:	f003 0301 	and.w	r3, r3, #1
 800165a:	60bb      	str	r3, [r7, #8]
 800165c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800165e:	4a4a      	ldr	r2, [pc, #296]	; (8001788 <HAL_GPIO_Init+0x43c>)
 8001660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001662:	089b      	lsrs	r3, r3, #2
 8001664:	3302      	adds	r3, #2
 8001666:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800166a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800166c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800166e:	f003 0303 	and.w	r3, r3, #3
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	220f      	movs	r2, #15
 8001676:	fa02 f303 	lsl.w	r3, r2, r3
 800167a:	43db      	mvns	r3, r3
 800167c:	68fa      	ldr	r2, [r7, #12]
 800167e:	4013      	ands	r3, r2
 8001680:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	4a41      	ldr	r2, [pc, #260]	; (800178c <HAL_GPIO_Init+0x440>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d00d      	beq.n	80016a6 <HAL_GPIO_Init+0x35a>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	4a40      	ldr	r2, [pc, #256]	; (8001790 <HAL_GPIO_Init+0x444>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d007      	beq.n	80016a2 <HAL_GPIO_Init+0x356>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4a3f      	ldr	r2, [pc, #252]	; (8001794 <HAL_GPIO_Init+0x448>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d101      	bne.n	800169e <HAL_GPIO_Init+0x352>
 800169a:	2302      	movs	r3, #2
 800169c:	e004      	b.n	80016a8 <HAL_GPIO_Init+0x35c>
 800169e:	2303      	movs	r3, #3
 80016a0:	e002      	b.n	80016a8 <HAL_GPIO_Init+0x35c>
 80016a2:	2301      	movs	r3, #1
 80016a4:	e000      	b.n	80016a8 <HAL_GPIO_Init+0x35c>
 80016a6:	2300      	movs	r3, #0
 80016a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016aa:	f002 0203 	and.w	r2, r2, #3
 80016ae:	0092      	lsls	r2, r2, #2
 80016b0:	4093      	lsls	r3, r2
 80016b2:	68fa      	ldr	r2, [r7, #12]
 80016b4:	4313      	orrs	r3, r2
 80016b6:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80016b8:	4933      	ldr	r1, [pc, #204]	; (8001788 <HAL_GPIO_Init+0x43c>)
 80016ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016bc:	089b      	lsrs	r3, r3, #2
 80016be:	3302      	adds	r3, #2
 80016c0:	68fa      	ldr	r2, [r7, #12]
 80016c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d006      	beq.n	80016e0 <HAL_GPIO_Init+0x394>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80016d2:	4b31      	ldr	r3, [pc, #196]	; (8001798 <HAL_GPIO_Init+0x44c>)
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	4930      	ldr	r1, [pc, #192]	; (8001798 <HAL_GPIO_Init+0x44c>)
 80016d8:	69bb      	ldr	r3, [r7, #24]
 80016da:	4313      	orrs	r3, r2
 80016dc:	600b      	str	r3, [r1, #0]
 80016de:	e006      	b.n	80016ee <HAL_GPIO_Init+0x3a2>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80016e0:	4b2d      	ldr	r3, [pc, #180]	; (8001798 <HAL_GPIO_Init+0x44c>)
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	69bb      	ldr	r3, [r7, #24]
 80016e6:	43db      	mvns	r3, r3
 80016e8:	492b      	ldr	r1, [pc, #172]	; (8001798 <HAL_GPIO_Init+0x44c>)
 80016ea:	4013      	ands	r3, r2
 80016ec:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d006      	beq.n	8001708 <HAL_GPIO_Init+0x3bc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80016fa:	4b27      	ldr	r3, [pc, #156]	; (8001798 <HAL_GPIO_Init+0x44c>)
 80016fc:	685a      	ldr	r2, [r3, #4]
 80016fe:	4926      	ldr	r1, [pc, #152]	; (8001798 <HAL_GPIO_Init+0x44c>)
 8001700:	69bb      	ldr	r3, [r7, #24]
 8001702:	4313      	orrs	r3, r2
 8001704:	604b      	str	r3, [r1, #4]
 8001706:	e006      	b.n	8001716 <HAL_GPIO_Init+0x3ca>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001708:	4b23      	ldr	r3, [pc, #140]	; (8001798 <HAL_GPIO_Init+0x44c>)
 800170a:	685a      	ldr	r2, [r3, #4]
 800170c:	69bb      	ldr	r3, [r7, #24]
 800170e:	43db      	mvns	r3, r3
 8001710:	4921      	ldr	r1, [pc, #132]	; (8001798 <HAL_GPIO_Init+0x44c>)
 8001712:	4013      	ands	r3, r2
 8001714:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800171e:	2b00      	cmp	r3, #0
 8001720:	d006      	beq.n	8001730 <HAL_GPIO_Init+0x3e4>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001722:	4b1d      	ldr	r3, [pc, #116]	; (8001798 <HAL_GPIO_Init+0x44c>)
 8001724:	689a      	ldr	r2, [r3, #8]
 8001726:	491c      	ldr	r1, [pc, #112]	; (8001798 <HAL_GPIO_Init+0x44c>)
 8001728:	69bb      	ldr	r3, [r7, #24]
 800172a:	4313      	orrs	r3, r2
 800172c:	608b      	str	r3, [r1, #8]
 800172e:	e006      	b.n	800173e <HAL_GPIO_Init+0x3f2>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001730:	4b19      	ldr	r3, [pc, #100]	; (8001798 <HAL_GPIO_Init+0x44c>)
 8001732:	689a      	ldr	r2, [r3, #8]
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	43db      	mvns	r3, r3
 8001738:	4917      	ldr	r1, [pc, #92]	; (8001798 <HAL_GPIO_Init+0x44c>)
 800173a:	4013      	ands	r3, r2
 800173c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001746:	2b00      	cmp	r3, #0
 8001748:	d006      	beq.n	8001758 <HAL_GPIO_Init+0x40c>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800174a:	4b13      	ldr	r3, [pc, #76]	; (8001798 <HAL_GPIO_Init+0x44c>)
 800174c:	68da      	ldr	r2, [r3, #12]
 800174e:	4912      	ldr	r1, [pc, #72]	; (8001798 <HAL_GPIO_Init+0x44c>)
 8001750:	69bb      	ldr	r3, [r7, #24]
 8001752:	4313      	orrs	r3, r2
 8001754:	60cb      	str	r3, [r1, #12]
 8001756:	e006      	b.n	8001766 <HAL_GPIO_Init+0x41a>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001758:	4b0f      	ldr	r3, [pc, #60]	; (8001798 <HAL_GPIO_Init+0x44c>)
 800175a:	68da      	ldr	r2, [r3, #12]
 800175c:	69bb      	ldr	r3, [r7, #24]
 800175e:	43db      	mvns	r3, r3
 8001760:	490d      	ldr	r1, [pc, #52]	; (8001798 <HAL_GPIO_Init+0x44c>)
 8001762:	4013      	ands	r3, r2
 8001764:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001768:	3301      	adds	r3, #1
 800176a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001772:	fa22 f303 	lsr.w	r3, r2, r3
 8001776:	2b00      	cmp	r3, #0
 8001778:	f47f ae5b 	bne.w	8001432 <HAL_GPIO_Init+0xe6>
  }
}
 800177c:	bf00      	nop
 800177e:	3728      	adds	r7, #40	; 0x28
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	40021000 	.word	0x40021000
 8001788:	40010000 	.word	0x40010000
 800178c:	40010800 	.word	0x40010800
 8001790:	40010c00 	.word	0x40010c00
 8001794:	40011000 	.word	0x40011000
 8001798:	40010400 	.word	0x40010400

0800179c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	460b      	mov	r3, r1
 80017a6:	807b      	strh	r3, [r7, #2]
 80017a8:	4613      	mov	r3, r2
 80017aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80017ac:	887b      	ldrh	r3, [r7, #2]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d004      	beq.n	80017bc <HAL_GPIO_WritePin+0x20>
 80017b2:	887b      	ldrh	r3, [r7, #2]
 80017b4:	0c1b      	lsrs	r3, r3, #16
 80017b6:	041b      	lsls	r3, r3, #16
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d004      	beq.n	80017c6 <HAL_GPIO_WritePin+0x2a>
 80017bc:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 80017c0:	480e      	ldr	r0, [pc, #56]	; (80017fc <HAL_GPIO_WritePin+0x60>)
 80017c2:	f7fe fe7b 	bl	80004bc <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80017c6:	787b      	ldrb	r3, [r7, #1]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d007      	beq.n	80017dc <HAL_GPIO_WritePin+0x40>
 80017cc:	787b      	ldrb	r3, [r7, #1]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d004      	beq.n	80017dc <HAL_GPIO_WritePin+0x40>
 80017d2:	f240 11d5 	movw	r1, #469	; 0x1d5
 80017d6:	4809      	ldr	r0, [pc, #36]	; (80017fc <HAL_GPIO_WritePin+0x60>)
 80017d8:	f7fe fe70 	bl	80004bc <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 80017dc:	787b      	ldrb	r3, [r7, #1]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d003      	beq.n	80017ea <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017e2:	887a      	ldrh	r2, [r7, #2]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80017e8:	e003      	b.n	80017f2 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80017ea:	887b      	ldrh	r3, [r7, #2]
 80017ec:	041a      	lsls	r2, r3, #16
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	611a      	str	r2, [r3, #16]
}
 80017f2:	bf00      	nop
 80017f4:	3708      	adds	r7, #8
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	08005034 	.word	0x08005034

08001800 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b088      	sub	sp, #32
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8001808:	2300      	movs	r3, #0
 800180a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001818:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001820:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001828:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800182a:	7bfb      	ldrb	r3, [r7, #15]
 800182c:	2b10      	cmp	r3, #16
 800182e:	d003      	beq.n	8001838 <HAL_I2C_EV_IRQHandler+0x38>
 8001830:	7bfb      	ldrb	r3, [r7, #15]
 8001832:	2b40      	cmp	r3, #64	; 0x40
 8001834:	f040 80b6 	bne.w	80019a4 <HAL_I2C_EV_IRQHandler+0x1a4>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	699b      	ldr	r3, [r3, #24]
 800183e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	695b      	ldr	r3, [r3, #20]
 8001846:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8001848:	69fb      	ldr	r3, [r7, #28]
 800184a:	f003 0301 	and.w	r3, r3, #1
 800184e:	2b00      	cmp	r3, #0
 8001850:	d10d      	bne.n	800186e <HAL_I2C_EV_IRQHandler+0x6e>
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8001858:	d003      	beq.n	8001862 <HAL_I2C_EV_IRQHandler+0x62>
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8001860:	d101      	bne.n	8001866 <HAL_I2C_EV_IRQHandler+0x66>
 8001862:	2301      	movs	r3, #1
 8001864:	e000      	b.n	8001868 <HAL_I2C_EV_IRQHandler+0x68>
 8001866:	2300      	movs	r3, #0
 8001868:	2b01      	cmp	r3, #1
 800186a:	f000 8127 	beq.w	8001abc <HAL_I2C_EV_IRQHandler+0x2bc>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800186e:	69fb      	ldr	r3, [r7, #28]
 8001870:	f003 0301 	and.w	r3, r3, #1
 8001874:	2b00      	cmp	r3, #0
 8001876:	d00c      	beq.n	8001892 <HAL_I2C_EV_IRQHandler+0x92>
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	0a5b      	lsrs	r3, r3, #9
 800187c:	f003 0301 	and.w	r3, r3, #1
 8001880:	2b00      	cmp	r3, #0
 8001882:	d006      	beq.n	8001892 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8001884:	6878      	ldr	r0, [r7, #4]
 8001886:	f001 fb74 	bl	8002f72 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800188a:	6878      	ldr	r0, [r7, #4]
 800188c:	f000 fd03 	bl	8002296 <I2C_Master_SB>
 8001890:	e087      	b.n	80019a2 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	08db      	lsrs	r3, r3, #3
 8001896:	f003 0301 	and.w	r3, r3, #1
 800189a:	2b00      	cmp	r3, #0
 800189c:	d009      	beq.n	80018b2 <HAL_I2C_EV_IRQHandler+0xb2>
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	0a5b      	lsrs	r3, r3, #9
 80018a2:	f003 0301 	and.w	r3, r3, #1
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d003      	beq.n	80018b2 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f000 fd78 	bl	80023a0 <I2C_Master_ADD10>
 80018b0:	e077      	b.n	80019a2 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	085b      	lsrs	r3, r3, #1
 80018b6:	f003 0301 	and.w	r3, r3, #1
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d009      	beq.n	80018d2 <HAL_I2C_EV_IRQHandler+0xd2>
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	0a5b      	lsrs	r3, r3, #9
 80018c2:	f003 0301 	and.w	r3, r3, #1
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d003      	beq.n	80018d2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f000 fd91 	bl	80023f2 <I2C_Master_ADDR>
 80018d0:	e067      	b.n	80019a2 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	089b      	lsrs	r3, r3, #2
 80018d6:	f003 0301 	and.w	r3, r3, #1
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d030      	beq.n	8001940 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80018e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80018ec:	f000 80e8 	beq.w	8001ac0 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	09db      	lsrs	r3, r3, #7
 80018f4:	f003 0301 	and.w	r3, r3, #1
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d00f      	beq.n	800191c <HAL_I2C_EV_IRQHandler+0x11c>
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	0a9b      	lsrs	r3, r3, #10
 8001900:	f003 0301 	and.w	r3, r3, #1
 8001904:	2b00      	cmp	r3, #0
 8001906:	d009      	beq.n	800191c <HAL_I2C_EV_IRQHandler+0x11c>
 8001908:	69fb      	ldr	r3, [r7, #28]
 800190a:	089b      	lsrs	r3, r3, #2
 800190c:	f003 0301 	and.w	r3, r3, #1
 8001910:	2b00      	cmp	r3, #0
 8001912:	d103      	bne.n	800191c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8001914:	6878      	ldr	r0, [r7, #4]
 8001916:	f000 f9e4 	bl	8001ce2 <I2C_MasterTransmit_TXE>
 800191a:	e042      	b.n	80019a2 <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800191c:	69fb      	ldr	r3, [r7, #28]
 800191e:	089b      	lsrs	r3, r3, #2
 8001920:	f003 0301 	and.w	r3, r3, #1
 8001924:	2b00      	cmp	r3, #0
 8001926:	f000 80cb 	beq.w	8001ac0 <HAL_I2C_EV_IRQHandler+0x2c0>
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	0a5b      	lsrs	r3, r3, #9
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	2b00      	cmp	r3, #0
 8001934:	f000 80c4 	beq.w	8001ac0 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterTransmit_BTF(hi2c);
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f000 faca 	bl	8001ed2 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800193e:	e0bf      	b.n	8001ac0 <HAL_I2C_EV_IRQHandler+0x2c0>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800194a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800194e:	f000 80b7 	beq.w	8001ac0 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	099b      	lsrs	r3, r3, #6
 8001956:	f003 0301 	and.w	r3, r3, #1
 800195a:	2b00      	cmp	r3, #0
 800195c:	d00f      	beq.n	800197e <HAL_I2C_EV_IRQHandler+0x17e>
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	0a9b      	lsrs	r3, r3, #10
 8001962:	f003 0301 	and.w	r3, r3, #1
 8001966:	2b00      	cmp	r3, #0
 8001968:	d009      	beq.n	800197e <HAL_I2C_EV_IRQHandler+0x17e>
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	089b      	lsrs	r3, r3, #2
 800196e:	f003 0301 	and.w	r3, r3, #1
 8001972:	2b00      	cmp	r3, #0
 8001974:	d103      	bne.n	800197e <HAL_I2C_EV_IRQHandler+0x17e>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f000 fb21 	bl	8001fbe <I2C_MasterReceive_RXNE>
 800197c:	e011      	b.n	80019a2 <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	089b      	lsrs	r3, r3, #2
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	2b00      	cmp	r3, #0
 8001988:	f000 809a 	beq.w	8001ac0 <HAL_I2C_EV_IRQHandler+0x2c0>
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	0a5b      	lsrs	r3, r3, #9
 8001990:	f003 0301 	and.w	r3, r3, #1
 8001994:	2b00      	cmp	r3, #0
 8001996:	f000 8093 	beq.w	8001ac0 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterReceive_BTF(hi2c);
 800199a:	6878      	ldr	r0, [r7, #4]
 800199c:	f000 fb91 	bl	80020c2 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80019a0:	e08e      	b.n	8001ac0 <HAL_I2C_EV_IRQHandler+0x2c0>
 80019a2:	e08d      	b.n	8001ac0 <HAL_I2C_EV_IRQHandler+0x2c0>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d004      	beq.n	80019b6 <HAL_I2C_EV_IRQHandler+0x1b6>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	695b      	ldr	r3, [r3, #20]
 80019b2:	61fb      	str	r3, [r7, #28]
 80019b4:	e007      	b.n	80019c6 <HAL_I2C_EV_IRQHandler+0x1c6>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	699b      	ldr	r3, [r3, #24]
 80019bc:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	695b      	ldr	r3, [r3, #20]
 80019c4:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	085b      	lsrs	r3, r3, #1
 80019ca:	f003 0301 	and.w	r3, r3, #1
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d012      	beq.n	80019f8 <HAL_I2C_EV_IRQHandler+0x1f8>
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	0a5b      	lsrs	r3, r3, #9
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d00c      	beq.n	80019f8 <HAL_I2C_EV_IRQHandler+0x1f8>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d003      	beq.n	80019ee <HAL_I2C_EV_IRQHandler+0x1ee>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	699b      	ldr	r3, [r3, #24]
 80019ec:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80019ee:	69b9      	ldr	r1, [r7, #24]
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f000 ff55 	bl	80028a0 <I2C_Slave_ADDR>
 80019f6:	e066      	b.n	8001ac6 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80019f8:	69fb      	ldr	r3, [r7, #28]
 80019fa:	091b      	lsrs	r3, r3, #4
 80019fc:	f003 0301 	and.w	r3, r3, #1
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d009      	beq.n	8001a18 <HAL_I2C_EV_IRQHandler+0x218>
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	0a5b      	lsrs	r3, r3, #9
 8001a08:	f003 0301 	and.w	r3, r3, #1
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d003      	beq.n	8001a18 <HAL_I2C_EV_IRQHandler+0x218>
    {
      I2C_Slave_STOPF(hi2c);
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f000 ff89 	bl	8002928 <I2C_Slave_STOPF>
 8001a16:	e056      	b.n	8001ac6 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001a18:	7bbb      	ldrb	r3, [r7, #14]
 8001a1a:	2b21      	cmp	r3, #33	; 0x21
 8001a1c:	d002      	beq.n	8001a24 <HAL_I2C_EV_IRQHandler+0x224>
 8001a1e:	7bbb      	ldrb	r3, [r7, #14]
 8001a20:	2b29      	cmp	r3, #41	; 0x29
 8001a22:	d125      	bne.n	8001a70 <HAL_I2C_EV_IRQHandler+0x270>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001a24:	69fb      	ldr	r3, [r7, #28]
 8001a26:	09db      	lsrs	r3, r3, #7
 8001a28:	f003 0301 	and.w	r3, r3, #1
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d00f      	beq.n	8001a50 <HAL_I2C_EV_IRQHandler+0x250>
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	0a9b      	lsrs	r3, r3, #10
 8001a34:	f003 0301 	and.w	r3, r3, #1
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d009      	beq.n	8001a50 <HAL_I2C_EV_IRQHandler+0x250>
 8001a3c:	69fb      	ldr	r3, [r7, #28]
 8001a3e:	089b      	lsrs	r3, r3, #2
 8001a40:	f003 0301 	and.w	r3, r3, #1
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d103      	bne.n	8001a50 <HAL_I2C_EV_IRQHandler+0x250>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8001a48:	6878      	ldr	r0, [r7, #4]
 8001a4a:	f000 fe6d 	bl	8002728 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001a4e:	e039      	b.n	8001ac4 <HAL_I2C_EV_IRQHandler+0x2c4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001a50:	69fb      	ldr	r3, [r7, #28]
 8001a52:	089b      	lsrs	r3, r3, #2
 8001a54:	f003 0301 	and.w	r3, r3, #1
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d033      	beq.n	8001ac4 <HAL_I2C_EV_IRQHandler+0x2c4>
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	0a5b      	lsrs	r3, r3, #9
 8001a60:	f003 0301 	and.w	r3, r3, #1
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d02d      	beq.n	8001ac4 <HAL_I2C_EV_IRQHandler+0x2c4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8001a68:	6878      	ldr	r0, [r7, #4]
 8001a6a:	f000 fe9a 	bl	80027a2 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001a6e:	e029      	b.n	8001ac4 <HAL_I2C_EV_IRQHandler+0x2c4>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001a70:	69fb      	ldr	r3, [r7, #28]
 8001a72:	099b      	lsrs	r3, r3, #6
 8001a74:	f003 0301 	and.w	r3, r3, #1
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d00f      	beq.n	8001a9c <HAL_I2C_EV_IRQHandler+0x29c>
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	0a9b      	lsrs	r3, r3, #10
 8001a80:	f003 0301 	and.w	r3, r3, #1
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d009      	beq.n	8001a9c <HAL_I2C_EV_IRQHandler+0x29c>
 8001a88:	69fb      	ldr	r3, [r7, #28]
 8001a8a:	089b      	lsrs	r3, r3, #2
 8001a8c:	f003 0301 	and.w	r3, r3, #1
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d103      	bne.n	8001a9c <HAL_I2C_EV_IRQHandler+0x29c>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f000 fea4 	bl	80027e2 <I2C_SlaveReceive_RXNE>
 8001a9a:	e014      	b.n	8001ac6 <HAL_I2C_EV_IRQHandler+0x2c6>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001a9c:	69fb      	ldr	r3, [r7, #28]
 8001a9e:	089b      	lsrs	r3, r3, #2
 8001aa0:	f003 0301 	and.w	r3, r3, #1
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d00e      	beq.n	8001ac6 <HAL_I2C_EV_IRQHandler+0x2c6>
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	0a5b      	lsrs	r3, r3, #9
 8001aac:	f003 0301 	and.w	r3, r3, #1
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d008      	beq.n	8001ac6 <HAL_I2C_EV_IRQHandler+0x2c6>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8001ab4:	6878      	ldr	r0, [r7, #4]
 8001ab6:	f000 fed2 	bl	800285e <I2C_SlaveReceive_BTF>
 8001aba:	e004      	b.n	8001ac6 <HAL_I2C_EV_IRQHandler+0x2c6>
      return;
 8001abc:	bf00      	nop
 8001abe:	e002      	b.n	8001ac6 <HAL_I2C_EV_IRQHandler+0x2c6>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001ac0:	bf00      	nop
 8001ac2:	e000      	b.n	8001ac6 <HAL_I2C_EV_IRQHandler+0x2c6>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001ac4:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8001ac6:	3720      	adds	r7, #32
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}

08001acc <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b08a      	sub	sp, #40	; 0x28
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	695b      	ldr	r3, [r3, #20]
 8001ada:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	627b      	str	r3, [r7, #36]	; 0x24

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8001ae8:	6a3b      	ldr	r3, [r7, #32]
 8001aea:	0a1b      	lsrs	r3, r3, #8
 8001aec:	f003 0301 	and.w	r3, r3, #1
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d016      	beq.n	8001b22 <HAL_I2C_ER_IRQHandler+0x56>
 8001af4:	69fb      	ldr	r3, [r7, #28]
 8001af6:	0a1b      	lsrs	r3, r3, #8
 8001af8:	f003 0301 	and.w	r3, r3, #1
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d010      	beq.n	8001b22 <HAL_I2C_ER_IRQHandler+0x56>
  {
    error |= HAL_I2C_ERROR_BERR;
 8001b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b02:	f043 0301 	orr.w	r3, r3, #1
 8001b06:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001b10:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001b20:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8001b22:	6a3b      	ldr	r3, [r7, #32]
 8001b24:	0a5b      	lsrs	r3, r3, #9
 8001b26:	f003 0301 	and.w	r3, r3, #1
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d00e      	beq.n	8001b4c <HAL_I2C_ER_IRQHandler+0x80>
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	0a1b      	lsrs	r3, r3, #8
 8001b32:	f003 0301 	and.w	r3, r3, #1
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d008      	beq.n	8001b4c <HAL_I2C_ER_IRQHandler+0x80>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8001b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b3c:	f043 0302 	orr.w	r3, r3, #2
 8001b40:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8001b4a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8001b4c:	6a3b      	ldr	r3, [r7, #32]
 8001b4e:	0a9b      	lsrs	r3, r3, #10
 8001b50:	f003 0301 	and.w	r3, r3, #1
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d041      	beq.n	8001bdc <HAL_I2C_ER_IRQHandler+0x110>
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	0a1b      	lsrs	r3, r3, #8
 8001b5c:	f003 0301 	and.w	r3, r3, #1
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d03b      	beq.n	8001bdc <HAL_I2C_ER_IRQHandler+0x110>
  {
    tmp1 = hi2c->Mode;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001b6a:	76fb      	strb	r3, [r7, #27]
    tmp2 = hi2c->XferCount;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b70:	b29b      	uxth	r3, r3
 8001b72:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b7a:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b80:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8001b82:	7efb      	ldrb	r3, [r7, #27]
 8001b84:	2b20      	cmp	r3, #32
 8001b86:	d112      	bne.n	8001bae <HAL_I2C_ER_IRQHandler+0xe2>
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d10f      	bne.n	8001bae <HAL_I2C_ER_IRQHandler+0xe2>
 8001b8e:	7cfb      	ldrb	r3, [r7, #19]
 8001b90:	2b21      	cmp	r3, #33	; 0x21
 8001b92:	d008      	beq.n	8001ba6 <HAL_I2C_ER_IRQHandler+0xda>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8001b94:	7cfb      	ldrb	r3, [r7, #19]
 8001b96:	2b29      	cmp	r3, #41	; 0x29
 8001b98:	d005      	beq.n	8001ba6 <HAL_I2C_ER_IRQHandler+0xda>
 8001b9a:	7cfb      	ldrb	r3, [r7, #19]
 8001b9c:	2b28      	cmp	r3, #40	; 0x28
 8001b9e:	d106      	bne.n	8001bae <HAL_I2C_ER_IRQHandler+0xe2>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	2b21      	cmp	r3, #33	; 0x21
 8001ba4:	d103      	bne.n	8001bae <HAL_I2C_ER_IRQHandler+0xe2>
    {
      I2C_Slave_AF(hi2c);
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f000 ffee 	bl	8002b88 <I2C_Slave_AF>
 8001bac:	e016      	b.n	8001bdc <HAL_I2C_ER_IRQHandler+0x110>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001bb6:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8001bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bba:	f043 0304 	orr.w	r3, r3, #4
 8001bbe:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if (hi2c->Mode == HAL_I2C_MODE_MASTER)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001bc6:	b2db      	uxtb	r3, r3
 8001bc8:	2b10      	cmp	r3, #16
 8001bca:	d107      	bne.n	8001bdc <HAL_I2C_ER_IRQHandler+0x110>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001bda:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8001bdc:	6a3b      	ldr	r3, [r7, #32]
 8001bde:	0adb      	lsrs	r3, r3, #11
 8001be0:	f003 0301 	and.w	r3, r3, #1
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d00e      	beq.n	8001c06 <HAL_I2C_ER_IRQHandler+0x13a>
 8001be8:	69fb      	ldr	r3, [r7, #28]
 8001bea:	0a1b      	lsrs	r3, r3, #8
 8001bec:	f003 0301 	and.w	r3, r3, #1
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d008      	beq.n	8001c06 <HAL_I2C_ER_IRQHandler+0x13a>
  {
    error |= HAL_I2C_ERROR_OVR;
 8001bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf6:	f043 0308 	orr.w	r3, r3, #8
 8001bfa:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8001c04:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8001c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d008      	beq.n	8001c1e <HAL_I2C_ER_IRQHandler+0x152>
  {
    hi2c->ErrorCode |= error;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c12:	431a      	orrs	r2, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f001 f825 	bl	8002c68 <I2C_ITError>
  }
}
 8001c1e:	bf00      	nop
 8001c20:	3728      	adds	r7, #40	; 0x28
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001c26:	b480      	push	{r7}
 8001c28:	b083      	sub	sp, #12
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8001c2e:	bf00      	nop
 8001c30:	370c      	adds	r7, #12
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bc80      	pop	{r7}
 8001c36:	4770      	bx	lr

08001c38 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8001c40:	bf00      	nop
 8001c42:	370c      	adds	r7, #12
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bc80      	pop	{r7}
 8001c48:	4770      	bx	lr

08001c4a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	b083      	sub	sp, #12
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8001c52:	bf00      	nop
 8001c54:	370c      	adds	r7, #12
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bc80      	pop	{r7}
 8001c5a:	4770      	bx	lr

08001c5c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8001c64:	bf00      	nop
 8001c66:	370c      	adds	r7, #12
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bc80      	pop	{r7}
 8001c6c:	4770      	bx	lr

08001c6e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	b083      	sub	sp, #12
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
 8001c76:	460b      	mov	r3, r1
 8001c78:	70fb      	strb	r3, [r7, #3]
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8001c7e:	bf00      	nop
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bc80      	pop	{r7}
 8001c86:	4770      	bx	lr

08001c88 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8001c90:	bf00      	nop
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bc80      	pop	{r7}
 8001c98:	4770      	bx	lr

08001c9a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001c9a:	b480      	push	{r7}
 8001c9c:	b083      	sub	sp, #12
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8001ca2:	bf00      	nop
 8001ca4:	370c      	adds	r7, #12
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bc80      	pop	{r7}
 8001caa:	4770      	bx	lr

08001cac <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8001cb4:	bf00      	nop
 8001cb6:	370c      	adds	r7, #12
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bc80      	pop	{r7}
 8001cbc:	4770      	bx	lr

08001cbe <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	b083      	sub	sp, #12
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8001cc6:	bf00      	nop
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bc80      	pop	{r7}
 8001cce:	4770      	bx	lr

08001cd0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8001cd8:	bf00      	nop
 8001cda:	370c      	adds	r7, #12
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bc80      	pop	{r7}
 8001ce0:	4770      	bx	lr

08001ce2 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8001ce2:	b580      	push	{r7, lr}
 8001ce4:	b084      	sub	sp, #16
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cf0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001cf8:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cfe:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d150      	bne.n	8001daa <I2C_MasterTransmit_TXE+0xc8>
 8001d08:	7bfb      	ldrb	r3, [r7, #15]
 8001d0a:	2b21      	cmp	r3, #33	; 0x21
 8001d0c:	d14d      	bne.n	8001daa <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	2b08      	cmp	r3, #8
 8001d12:	d01d      	beq.n	8001d50 <I2C_MasterTransmit_TXE+0x6e>
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	2b20      	cmp	r3, #32
 8001d18:	d01a      	beq.n	8001d50 <I2C_MasterTransmit_TXE+0x6e>
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001d20:	d016      	beq.n	8001d50 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	685a      	ldr	r2, [r3, #4]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001d30:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2211      	movs	r2, #17
 8001d36:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2220      	movs	r2, #32
 8001d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f7ff ff6c 	bl	8001c26 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001d4e:	e0bc      	b.n	8001eca <I2C_MasterTransmit_TXE+0x1e8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	685a      	ldr	r2, [r3, #4]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001d5e:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d6e:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2200      	movs	r2, #0
 8001d74:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2220      	movs	r2, #32
 8001d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	2b40      	cmp	r3, #64	; 0x40
 8001d88:	d107      	bne.n	8001d9a <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f7ff ff81 	bl	8001c9a <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001d98:	e097      	b.n	8001eca <I2C_MasterTransmit_TXE+0x1e8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f7ff ff3f 	bl	8001c26 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001da8:	e08f      	b.n	8001eca <I2C_MasterTransmit_TXE+0x1e8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8001daa:	7bfb      	ldrb	r3, [r7, #15]
 8001dac:	2b21      	cmp	r3, #33	; 0x21
 8001dae:	d007      	beq.n	8001dc0 <I2C_MasterTransmit_TXE+0xde>
 8001db0:	7bbb      	ldrb	r3, [r7, #14]
 8001db2:	2b40      	cmp	r3, #64	; 0x40
 8001db4:	f040 8089 	bne.w	8001eca <I2C_MasterTransmit_TXE+0x1e8>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8001db8:	7bfb      	ldrb	r3, [r7, #15]
 8001dba:	2b22      	cmp	r3, #34	; 0x22
 8001dbc:	f040 8085 	bne.w	8001eca <I2C_MasterTransmit_TXE+0x1e8>
  {
    if (hi2c->XferCount == 0U)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dc4:	b29b      	uxth	r3, r3
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d108      	bne.n	8001ddc <I2C_MasterTransmit_TXE+0xfa>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	685a      	ldr	r2, [r3, #4]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001dd8:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8001dda:	e076      	b.n	8001eca <I2C_MasterTransmit_TXE+0x1e8>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	2b40      	cmp	r3, #64	; 0x40
 8001de6:	d15d      	bne.n	8001ea4 <I2C_MasterTransmit_TXE+0x1c2>
        if (hi2c->EventCount == 0U)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d11d      	bne.n	8001e2c <I2C_MasterTransmit_TXE+0x14a>
          if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d10b      	bne.n	8001e10 <I2C_MasterTransmit_TXE+0x12e>
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001dfc:	b2da      	uxtb	r2, r3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	611a      	str	r2, [r3, #16]
            hi2c->EventCount += 2U;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e08:	1c9a      	adds	r2, r3, #2
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8001e0e:	e05c      	b.n	8001eca <I2C_MasterTransmit_TXE+0x1e8>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e14:	b29b      	uxth	r3, r3
 8001e16:	121b      	asrs	r3, r3, #8
 8001e18:	b2da      	uxtb	r2, r3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	611a      	str	r2, [r3, #16]
            hi2c->EventCount++;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e24:	1c5a      	adds	r2, r3, #1
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	651a      	str	r2, [r3, #80]	; 0x50
}
 8001e2a:	e04e      	b.n	8001eca <I2C_MasterTransmit_TXE+0x1e8>
        else if (hi2c->EventCount == 1U)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d10b      	bne.n	8001e4c <I2C_MasterTransmit_TXE+0x16a>
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e38:	b2da      	uxtb	r2, r3
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	611a      	str	r2, [r3, #16]
          hi2c->EventCount++;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e44:	1c5a      	adds	r2, r3, #1
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	651a      	str	r2, [r3, #80]	; 0x50
}
 8001e4a:	e03e      	b.n	8001eca <I2C_MasterTransmit_TXE+0x1e8>
        else if (hi2c->EventCount == 2U)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e50:	2b02      	cmp	r3, #2
 8001e52:	d13a      	bne.n	8001eca <I2C_MasterTransmit_TXE+0x1e8>
          if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	2b22      	cmp	r3, #34	; 0x22
 8001e5e:	d108      	bne.n	8001e72 <I2C_MasterTransmit_TXE+0x190>
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001e6e:	601a      	str	r2, [r3, #0]
}
 8001e70:	e02b      	b.n	8001eca <I2C_MasterTransmit_TXE+0x1e8>
          else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	2b21      	cmp	r3, #33	; 0x21
 8001e7c:	d125      	bne.n	8001eca <I2C_MasterTransmit_TXE+0x1e8>
            hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e82:	781a      	ldrb	r2, [r3, #0]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	611a      	str	r2, [r3, #16]
            hi2c->pBuffPtr++;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e8e:	1c5a      	adds	r2, r3, #1
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	625a      	str	r2, [r3, #36]	; 0x24
            hi2c->XferCount--;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e98:	b29b      	uxth	r3, r3
 8001e9a:	3b01      	subs	r3, #1
 8001e9c:	b29a      	uxth	r2, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8001ea2:	e012      	b.n	8001eca <I2C_MasterTransmit_TXE+0x1e8>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea8:	781a      	ldrb	r2, [r3, #0]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb4:	1c5a      	adds	r2, r3, #1
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	3b01      	subs	r3, #1
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8001ec8:	e7ff      	b.n	8001eca <I2C_MasterTransmit_TXE+0x1e8>
 8001eca:	bf00      	nop
 8001ecc:	3710      	adds	r7, #16
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b084      	sub	sp, #16
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ede:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	2b21      	cmp	r3, #33	; 0x21
 8001eea:	d164      	bne.n	8001fb6 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ef0:	b29b      	uxth	r3, r3
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d012      	beq.n	8001f1c <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001efa:	781a      	ldrb	r2, [r3, #0]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f06:	1c5a      	adds	r2, r3, #1
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	3b01      	subs	r3, #1
 8001f14:	b29a      	uxth	r2, r3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	855a      	strh	r2, [r3, #42]	; 0x2a
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
        }
      }
    }
  }
}
 8001f1a:	e04c      	b.n	8001fb6 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	2b08      	cmp	r3, #8
 8001f20:	d01d      	beq.n	8001f5e <I2C_MasterTransmit_BTF+0x8c>
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	2b20      	cmp	r3, #32
 8001f26:	d01a      	beq.n	8001f5e <I2C_MasterTransmit_BTF+0x8c>
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001f2e:	d016      	beq.n	8001f5e <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	685a      	ldr	r2, [r3, #4]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001f3e:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2211      	movs	r2, #17
 8001f44:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2220      	movs	r2, #32
 8001f52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f7ff fe65 	bl	8001c26 <HAL_I2C_MasterTxCpltCallback>
}
 8001f5c:	e02b      	b.n	8001fb6 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	685a      	ldr	r2, [r3, #4]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001f6c:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f7c:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2200      	movs	r2, #0
 8001f82:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2220      	movs	r2, #32
 8001f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	2b40      	cmp	r3, #64	; 0x40
 8001f96:	d107      	bne.n	8001fa8 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	f7ff fe7a 	bl	8001c9a <HAL_I2C_MemTxCpltCallback>
}
 8001fa6:	e006      	b.n	8001fb6 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f7ff fe38 	bl	8001c26 <HAL_I2C_MasterTxCpltCallback>
}
 8001fb6:	bf00      	nop
 8001fb8:	3710      	adds	r7, #16
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}

08001fbe <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b084      	sub	sp, #16
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	2b22      	cmp	r3, #34	; 0x22
 8001fd0:	d173      	bne.n	80020ba <I2C_MasterReceive_RXNE+0xfc>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	2b03      	cmp	r3, #3
 8001fde:	d920      	bls.n	8002022 <I2C_MasterReceive_RXNE+0x64>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	691a      	ldr	r2, [r3, #16]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fea:	b2d2      	uxtb	r2, r2
 8001fec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff2:	1c5a      	adds	r2, r3, #1
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ffc:	b29b      	uxth	r3, r3
 8001ffe:	3b01      	subs	r3, #1
 8002000:	b29a      	uxth	r2, r3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800200a:	b29b      	uxth	r3, r3
 800200c:	2b03      	cmp	r3, #3
 800200e:	d154      	bne.n	80020ba <I2C_MasterReceive_RXNE+0xfc>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	685a      	ldr	r2, [r3, #4]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800201e:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8002020:	e04b      	b.n	80020ba <I2C_MasterReceive_RXNE+0xfc>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002026:	2b02      	cmp	r3, #2
 8002028:	d047      	beq.n	80020ba <I2C_MasterReceive_RXNE+0xfc>
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	2b01      	cmp	r3, #1
 800202e:	d002      	beq.n	8002036 <I2C_MasterReceive_RXNE+0x78>
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d141      	bne.n	80020ba <I2C_MasterReceive_RXNE+0xfc>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002044:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	685a      	ldr	r2, [r3, #4]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002054:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	691a      	ldr	r2, [r3, #16]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002060:	b2d2      	uxtb	r2, r2
 8002062:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002068:	1c5a      	adds	r2, r3, #1
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002072:	b29b      	uxth	r3, r3
 8002074:	3b01      	subs	r3, #1
 8002076:	b29a      	uxth	r2, r3
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2220      	movs	r2, #32
 8002080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800208a:	b2db      	uxtb	r3, r3
 800208c:	2b40      	cmp	r3, #64	; 0x40
 800208e:	d10a      	bne.n	80020a6 <I2C_MasterReceive_RXNE+0xe8>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2200      	movs	r2, #0
 800209c:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f7ff fe04 	bl	8001cac <HAL_I2C_MemRxCpltCallback>
}
 80020a4:	e009      	b.n	80020ba <I2C_MasterReceive_RXNE+0xfc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2200      	movs	r2, #0
 80020aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2212      	movs	r2, #18
 80020b2:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f7ff fdbf 	bl	8001c38 <HAL_I2C_MasterRxCpltCallback>
}
 80020ba:	bf00      	nop
 80020bc:	3710      	adds	r7, #16
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80020c2:	b580      	push	{r7, lr}
 80020c4:	b084      	sub	sp, #16
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ce:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020d4:	b29b      	uxth	r3, r3
 80020d6:	2b04      	cmp	r3, #4
 80020d8:	d11b      	bne.n	8002112 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	685a      	ldr	r2, [r3, #4]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80020e8:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	691a      	ldr	r2, [r3, #16]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f4:	b2d2      	uxtb	r2, r2
 80020f6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020fc:	1c5a      	adds	r2, r3, #1
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002106:	b29b      	uxth	r3, r3
 8002108:	3b01      	subs	r3, #1
 800210a:	b29a      	uxth	r2, r3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8002110:	e0bd      	b.n	800228e <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002116:	b29b      	uxth	r3, r3
 8002118:	2b03      	cmp	r3, #3
 800211a:	d129      	bne.n	8002170 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	685a      	ldr	r2, [r3, #4]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800212a:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2b04      	cmp	r3, #4
 8002130:	d00a      	beq.n	8002148 <I2C_MasterReceive_BTF+0x86>
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	2b02      	cmp	r3, #2
 8002136:	d007      	beq.n	8002148 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002146:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	691a      	ldr	r2, [r3, #16]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002152:	b2d2      	uxtb	r2, r2
 8002154:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800215a:	1c5a      	adds	r2, r3, #1
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002164:	b29b      	uxth	r3, r3
 8002166:	3b01      	subs	r3, #1
 8002168:	b29a      	uxth	r2, r3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800216e:	e08e      	b.n	800228e <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002174:	b29b      	uxth	r3, r3
 8002176:	2b02      	cmp	r3, #2
 8002178:	d176      	bne.n	8002268 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	2b01      	cmp	r3, #1
 800217e:	d002      	beq.n	8002186 <I2C_MasterReceive_BTF+0xc4>
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2b10      	cmp	r3, #16
 8002184:	d108      	bne.n	8002198 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002194:	601a      	str	r2, [r3, #0]
 8002196:	e019      	b.n	80021cc <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2b04      	cmp	r3, #4
 800219c:	d002      	beq.n	80021a4 <I2C_MasterReceive_BTF+0xe2>
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	2b02      	cmp	r3, #2
 80021a2:	d108      	bne.n	80021b6 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	e00a      	b.n	80021cc <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	2b10      	cmp	r3, #16
 80021ba:	d007      	beq.n	80021cc <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021ca:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	691a      	ldr	r2, [r3, #16]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021d6:	b2d2      	uxtb	r2, r2
 80021d8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021de:	1c5a      	adds	r2, r3, #1
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021e8:	b29b      	uxth	r3, r3
 80021ea:	3b01      	subs	r3, #1
 80021ec:	b29a      	uxth	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	691a      	ldr	r2, [r3, #16]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fc:	b2d2      	uxtb	r2, r2
 80021fe:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002204:	1c5a      	adds	r2, r3, #1
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800220e:	b29b      	uxth	r3, r3
 8002210:	3b01      	subs	r3, #1
 8002212:	b29a      	uxth	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	685a      	ldr	r2, [r3, #4]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002226:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2220      	movs	r2, #32
 800222c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002236:	b2db      	uxtb	r3, r3
 8002238:	2b40      	cmp	r3, #64	; 0x40
 800223a:	d10a      	bne.n	8002252 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2200      	movs	r2, #0
 8002240:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2200      	movs	r2, #0
 8002248:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	f7ff fd2e 	bl	8001cac <HAL_I2C_MemRxCpltCallback>
}
 8002250:	e01d      	b.n	800228e <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2212      	movs	r2, #18
 800225e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f7ff fce9 	bl	8001c38 <HAL_I2C_MasterRxCpltCallback>
}
 8002266:	e012      	b.n	800228e <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	691a      	ldr	r2, [r3, #16]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002272:	b2d2      	uxtb	r2, r2
 8002274:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800227a:	1c5a      	adds	r2, r3, #1
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002284:	b29b      	uxth	r3, r3
 8002286:	3b01      	subs	r3, #1
 8002288:	b29a      	uxth	r2, r3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800228e:	bf00      	nop
 8002290:	3710      	adds	r7, #16
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8002296:	b480      	push	{r7}
 8002298:	b083      	sub	sp, #12
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	2b40      	cmp	r3, #64	; 0x40
 80022a8:	d117      	bne.n	80022da <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d109      	bne.n	80022c6 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022b6:	b2db      	uxtb	r3, r3
 80022b8:	461a      	mov	r2, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80022c2:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80022c4:	e067      	b.n	8002396 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	f043 0301 	orr.w	r3, r3, #1
 80022d0:	b2da      	uxtb	r2, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	611a      	str	r2, [r3, #16]
}
 80022d8:	e05d      	b.n	8002396 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	691b      	ldr	r3, [r3, #16]
 80022de:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80022e2:	d133      	bne.n	800234c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	2b21      	cmp	r3, #33	; 0x21
 80022ee:	d109      	bne.n	8002304 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	461a      	mov	r2, r3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002300:	611a      	str	r2, [r3, #16]
 8002302:	e008      	b.n	8002316 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002308:	b2db      	uxtb	r3, r3
 800230a:	f043 0301 	orr.w	r3, r3, #1
 800230e:	b2da      	uxtb	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	611a      	str	r2, [r3, #16]
      if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800231a:	2b00      	cmp	r3, #0
 800231c:	d103      	bne.n	8002326 <I2C_Master_SB+0x90>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002322:	2b00      	cmp	r3, #0
 8002324:	d037      	beq.n	8002396 <I2C_Master_SB+0x100>
        if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800232a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800232c:	2b00      	cmp	r3, #0
 800232e:	d104      	bne.n	800233a <I2C_Master_SB+0xa4>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002336:	2b00      	cmp	r3, #0
 8002338:	d02d      	beq.n	8002396 <I2C_Master_SB+0x100>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	685a      	ldr	r2, [r3, #4]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002348:	605a      	str	r2, [r3, #4]
}
 800234a:	e024      	b.n	8002396 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002350:	2b00      	cmp	r3, #0
 8002352:	d10e      	bne.n	8002372 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002358:	b29b      	uxth	r3, r3
 800235a:	11db      	asrs	r3, r3, #7
 800235c:	b2db      	uxtb	r3, r3
 800235e:	f003 0306 	and.w	r3, r3, #6
 8002362:	b2db      	uxtb	r3, r3
 8002364:	f063 030f 	orn	r3, r3, #15
 8002368:	b2da      	uxtb	r2, r3
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	611a      	str	r2, [r3, #16]
}
 8002370:	e011      	b.n	8002396 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002376:	2b01      	cmp	r3, #1
 8002378:	d10d      	bne.n	8002396 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800237e:	b29b      	uxth	r3, r3
 8002380:	11db      	asrs	r3, r3, #7
 8002382:	b2db      	uxtb	r3, r3
 8002384:	f003 0306 	and.w	r3, r3, #6
 8002388:	b2db      	uxtb	r3, r3
 800238a:	f063 030e 	orn	r3, r3, #14
 800238e:	b2da      	uxtb	r2, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	611a      	str	r2, [r3, #16]
}
 8002396:	bf00      	nop
 8002398:	370c      	adds	r7, #12
 800239a:	46bd      	mov	sp, r7
 800239c:	bc80      	pop	{r7}
 800239e:	4770      	bx	lr

080023a0 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ac:	b2da      	uxtb	r2, r3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d103      	bne.n	80023c4 <I2C_Master_ADD10+0x24>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d011      	beq.n	80023e8 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d104      	bne.n	80023d8 <I2C_Master_ADD10+0x38>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d007      	beq.n	80023e8 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	685a      	ldr	r2, [r3, #4]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80023e6:	605a      	str	r2, [r3, #4]
    }
  }
}
 80023e8:	bf00      	nop
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bc80      	pop	{r7}
 80023f0:	4770      	bx	lr

080023f2 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80023f2:	b480      	push	{r7}
 80023f4:	b091      	sub	sp, #68	; 0x44
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002400:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002408:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240e:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002416:	b2db      	uxtb	r3, r3
 8002418:	2b22      	cmp	r3, #34	; 0x22
 800241a:	f040 8174 	bne.w	8002706 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002422:	2b00      	cmp	r3, #0
 8002424:	d10f      	bne.n	8002446 <I2C_Master_ADDR+0x54>
 8002426:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800242a:	2b40      	cmp	r3, #64	; 0x40
 800242c:	d10b      	bne.n	8002446 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800242e:	2300      	movs	r3, #0
 8002430:	633b      	str	r3, [r7, #48]	; 0x30
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	695b      	ldr	r3, [r3, #20]
 8002438:	633b      	str	r3, [r7, #48]	; 0x30
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	699b      	ldr	r3, [r3, #24]
 8002440:	633b      	str	r3, [r7, #48]	; 0x30
 8002442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002444:	e16b      	b.n	800271e <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800244a:	2b00      	cmp	r3, #0
 800244c:	d11d      	bne.n	800248a <I2C_Master_ADDR+0x98>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	691b      	ldr	r3, [r3, #16]
 8002452:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002456:	d118      	bne.n	800248a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002458:	2300      	movs	r3, #0
 800245a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	695b      	ldr	r3, [r3, #20]
 8002462:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	699b      	ldr	r3, [r3, #24]
 800246a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800246c:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800247c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002482:	1c5a      	adds	r2, r3, #1
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	651a      	str	r2, [r3, #80]	; 0x50
 8002488:	e149      	b.n	800271e <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800248e:	b29b      	uxth	r3, r3
 8002490:	2b00      	cmp	r3, #0
 8002492:	d113      	bne.n	80024bc <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002494:	2300      	movs	r3, #0
 8002496:	62bb      	str	r3, [r7, #40]	; 0x28
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	695b      	ldr	r3, [r3, #20]
 800249e:	62bb      	str	r3, [r7, #40]	; 0x28
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	699b      	ldr	r3, [r3, #24]
 80024a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80024a8:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024b8:	601a      	str	r2, [r3, #0]
 80024ba:	e120      	b.n	80026fe <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024c0:	b29b      	uxth	r3, r3
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	f040 808a 	bne.w	80025dc <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80024c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024ca:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80024ce:	d137      	bne.n	8002540 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024de:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80024ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80024ee:	d113      	bne.n	8002518 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024fe:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002500:	2300      	movs	r3, #0
 8002502:	627b      	str	r3, [r7, #36]	; 0x24
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	695b      	ldr	r3, [r3, #20]
 800250a:	627b      	str	r3, [r7, #36]	; 0x24
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	699b      	ldr	r3, [r3, #24]
 8002512:	627b      	str	r3, [r7, #36]	; 0x24
 8002514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002516:	e0f2      	b.n	80026fe <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002518:	2300      	movs	r3, #0
 800251a:	623b      	str	r3, [r7, #32]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	695b      	ldr	r3, [r3, #20]
 8002522:	623b      	str	r3, [r7, #32]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	699b      	ldr	r3, [r3, #24]
 800252a:	623b      	str	r3, [r7, #32]
 800252c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800253c:	601a      	str	r2, [r3, #0]
 800253e:	e0de      	b.n	80026fe <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8002540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002542:	2b08      	cmp	r3, #8
 8002544:	d02e      	beq.n	80025a4 <I2C_Master_ADDR+0x1b2>
 8002546:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002548:	2b20      	cmp	r3, #32
 800254a:	d02b      	beq.n	80025a4 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800254c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800254e:	2b12      	cmp	r3, #18
 8002550:	d102      	bne.n	8002558 <I2C_Master_ADDR+0x166>
 8002552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002554:	2b01      	cmp	r3, #1
 8002556:	d125      	bne.n	80025a4 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8002558:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800255a:	2b04      	cmp	r3, #4
 800255c:	d00e      	beq.n	800257c <I2C_Master_ADDR+0x18a>
 800255e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002560:	2b02      	cmp	r3, #2
 8002562:	d00b      	beq.n	800257c <I2C_Master_ADDR+0x18a>
 8002564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002566:	2b10      	cmp	r3, #16
 8002568:	d008      	beq.n	800257c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002578:	601a      	str	r2, [r3, #0]
 800257a:	e007      	b.n	800258c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800258a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800258c:	2300      	movs	r3, #0
 800258e:	61fb      	str	r3, [r7, #28]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	695b      	ldr	r3, [r3, #20]
 8002596:	61fb      	str	r3, [r7, #28]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	699b      	ldr	r3, [r3, #24]
 800259e:	61fb      	str	r3, [r7, #28]
 80025a0:	69fb      	ldr	r3, [r7, #28]
 80025a2:	e0ac      	b.n	80026fe <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025b2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025b4:	2300      	movs	r3, #0
 80025b6:	61bb      	str	r3, [r7, #24]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	695b      	ldr	r3, [r3, #20]
 80025be:	61bb      	str	r3, [r7, #24]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	61bb      	str	r3, [r7, #24]
 80025c8:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025d8:	601a      	str	r2, [r3, #0]
 80025da:	e090      	b.n	80026fe <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025e0:	b29b      	uxth	r3, r3
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d158      	bne.n	8002698 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80025e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025e8:	2b04      	cmp	r3, #4
 80025ea:	d021      	beq.n	8002630 <I2C_Master_ADDR+0x23e>
 80025ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d01e      	beq.n	8002630 <I2C_Master_ADDR+0x23e>
 80025f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025f4:	2b10      	cmp	r3, #16
 80025f6:	d01b      	beq.n	8002630 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002606:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002608:	2300      	movs	r3, #0
 800260a:	617b      	str	r3, [r7, #20]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	695b      	ldr	r3, [r3, #20]
 8002612:	617b      	str	r3, [r7, #20]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	699b      	ldr	r3, [r3, #24]
 800261a:	617b      	str	r3, [r7, #20]
 800261c:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800262c:	601a      	str	r2, [r3, #0]
 800262e:	e012      	b.n	8002656 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800263e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002640:	2300      	movs	r3, #0
 8002642:	613b      	str	r3, [r7, #16]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	695b      	ldr	r3, [r3, #20]
 800264a:	613b      	str	r3, [r7, #16]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	699b      	ldr	r3, [r3, #24]
 8002652:	613b      	str	r3, [r7, #16]
 8002654:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002660:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002664:	d14b      	bne.n	80026fe <I2C_Master_ADDR+0x30c>
 8002666:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002668:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800266c:	d00b      	beq.n	8002686 <I2C_Master_ADDR+0x294>
 800266e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002670:	2b01      	cmp	r3, #1
 8002672:	d008      	beq.n	8002686 <I2C_Master_ADDR+0x294>
 8002674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002676:	2b08      	cmp	r3, #8
 8002678:	d005      	beq.n	8002686 <I2C_Master_ADDR+0x294>
 800267a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800267c:	2b10      	cmp	r3, #16
 800267e:	d002      	beq.n	8002686 <I2C_Master_ADDR+0x294>
 8002680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002682:	2b20      	cmp	r3, #32
 8002684:	d13b      	bne.n	80026fe <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	685a      	ldr	r2, [r3, #4]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002694:	605a      	str	r2, [r3, #4]
 8002696:	e032      	b.n	80026fe <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80026a6:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80026b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80026b6:	d117      	bne.n	80026e8 <I2C_Master_ADDR+0x2f6>
 80026b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026ba:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80026be:	d00b      	beq.n	80026d8 <I2C_Master_ADDR+0x2e6>
 80026c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	d008      	beq.n	80026d8 <I2C_Master_ADDR+0x2e6>
 80026c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026c8:	2b08      	cmp	r3, #8
 80026ca:	d005      	beq.n	80026d8 <I2C_Master_ADDR+0x2e6>
 80026cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026ce:	2b10      	cmp	r3, #16
 80026d0:	d002      	beq.n	80026d8 <I2C_Master_ADDR+0x2e6>
 80026d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026d4:	2b20      	cmp	r3, #32
 80026d6:	d107      	bne.n	80026e8 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	685a      	ldr	r2, [r3, #4]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80026e6:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026e8:	2300      	movs	r3, #0
 80026ea:	60fb      	str	r3, [r7, #12]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	695b      	ldr	r3, [r3, #20]
 80026f2:	60fb      	str	r3, [r7, #12]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	699b      	ldr	r3, [r3, #24]
 80026fa:	60fb      	str	r3, [r7, #12]
 80026fc:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2200      	movs	r2, #0
 8002702:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8002704:	e00b      	b.n	800271e <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002706:	2300      	movs	r3, #0
 8002708:	60bb      	str	r3, [r7, #8]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	695b      	ldr	r3, [r3, #20]
 8002710:	60bb      	str	r3, [r7, #8]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	699b      	ldr	r3, [r3, #24]
 8002718:	60bb      	str	r3, [r7, #8]
 800271a:	68bb      	ldr	r3, [r7, #8]
}
 800271c:	e7ff      	b.n	800271e <I2C_Master_ADDR+0x32c>
 800271e:	bf00      	nop
 8002720:	3744      	adds	r7, #68	; 0x44
 8002722:	46bd      	mov	sp, r7
 8002724:	bc80      	pop	{r7}
 8002726:	4770      	bx	lr

08002728 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002736:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800273c:	b29b      	uxth	r3, r3
 800273e:	2b00      	cmp	r3, #0
 8002740:	d02b      	beq.n	800279a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002746:	781a      	ldrb	r2, [r3, #0]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002752:	1c5a      	adds	r2, r3, #1
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800275c:	b29b      	uxth	r3, r3
 800275e:	3b01      	subs	r3, #1
 8002760:	b29a      	uxth	r2, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800276a:	b29b      	uxth	r3, r3
 800276c:	2b00      	cmp	r3, #0
 800276e:	d114      	bne.n	800279a <I2C_SlaveTransmit_TXE+0x72>
 8002770:	7bfb      	ldrb	r3, [r7, #15]
 8002772:	2b29      	cmp	r3, #41	; 0x29
 8002774:	d111      	bne.n	800279a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	685a      	ldr	r2, [r3, #4]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002784:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2221      	movs	r2, #33	; 0x21
 800278a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2228      	movs	r2, #40	; 0x28
 8002790:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f7ff fa58 	bl	8001c4a <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800279a:	bf00      	nop
 800279c:	3710      	adds	r7, #16
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80027a2:	b480      	push	{r7}
 80027a4:	b083      	sub	sp, #12
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027ae:	b29b      	uxth	r3, r3
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d011      	beq.n	80027d8 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b8:	781a      	ldrb	r2, [r3, #0]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c4:	1c5a      	adds	r2, r3, #1
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027ce:	b29b      	uxth	r3, r3
 80027d0:	3b01      	subs	r3, #1
 80027d2:	b29a      	uxth	r2, r3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80027d8:	bf00      	nop
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	bc80      	pop	{r7}
 80027e0:	4770      	bx	lr

080027e2 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80027e2:	b580      	push	{r7, lr}
 80027e4:	b084      	sub	sp, #16
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027f0:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027f6:	b29b      	uxth	r3, r3
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d02c      	beq.n	8002856 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	691a      	ldr	r2, [r3, #16]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002806:	b2d2      	uxtb	r2, r2
 8002808:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800280e:	1c5a      	adds	r2, r3, #1
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002818:	b29b      	uxth	r3, r3
 800281a:	3b01      	subs	r3, #1
 800281c:	b29a      	uxth	r2, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002826:	b29b      	uxth	r3, r3
 8002828:	2b00      	cmp	r3, #0
 800282a:	d114      	bne.n	8002856 <I2C_SlaveReceive_RXNE+0x74>
 800282c:	7bfb      	ldrb	r3, [r7, #15]
 800282e:	2b2a      	cmp	r3, #42	; 0x2a
 8002830:	d111      	bne.n	8002856 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	685a      	ldr	r2, [r3, #4]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002840:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2222      	movs	r2, #34	; 0x22
 8002846:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2228      	movs	r2, #40	; 0x28
 800284c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f7ff fa03 	bl	8001c5c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8002856:	bf00      	nop
 8002858:	3710      	adds	r7, #16
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}

0800285e <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800285e:	b480      	push	{r7}
 8002860:	b083      	sub	sp, #12
 8002862:	af00      	add	r7, sp, #0
 8002864:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800286a:	b29b      	uxth	r3, r3
 800286c:	2b00      	cmp	r3, #0
 800286e:	d012      	beq.n	8002896 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	691a      	ldr	r2, [r3, #16]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287a:	b2d2      	uxtb	r2, r2
 800287c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002882:	1c5a      	adds	r2, r3, #1
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800288c:	b29b      	uxth	r3, r3
 800288e:	3b01      	subs	r3, #1
 8002890:	b29a      	uxth	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8002896:	bf00      	nop
 8002898:	370c      	adds	r7, #12
 800289a:	46bd      	mov	sp, r7
 800289c:	bc80      	pop	{r7}
 800289e:	4770      	bx	lr

080028a0 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
 80028a8:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80028aa:	2300      	movs	r3, #0
 80028ac:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80028ba:	2b28      	cmp	r3, #40	; 0x28
 80028bc:	d127      	bne.n	800290e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	685a      	ldr	r2, [r3, #4]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028cc:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	089b      	lsrs	r3, r3, #2
 80028d2:	f003 0301 	and.w	r3, r3, #1
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d101      	bne.n	80028de <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80028da:	2301      	movs	r3, #1
 80028dc:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	09db      	lsrs	r3, r3, #7
 80028e2:	f003 0301 	and.w	r3, r3, #1
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d103      	bne.n	80028f2 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	81bb      	strh	r3, [r7, #12]
 80028f0:	e002      	b.n	80028f8 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	699b      	ldr	r3, [r3, #24]
 80028f6:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2200      	movs	r2, #0
 80028fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8002900:	89ba      	ldrh	r2, [r7, #12]
 8002902:	7bfb      	ldrb	r3, [r7, #15]
 8002904:	4619      	mov	r1, r3
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f7ff f9b1 	bl	8001c6e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800290c:	e008      	b.n	8002920 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f06f 0202 	mvn.w	r2, #2
 8002916:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2200      	movs	r2, #0
 800291c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8002920:	bf00      	nop
 8002922:	3710      	adds	r7, #16
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}

08002928 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002936:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	685a      	ldr	r2, [r3, #4]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002946:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8002948:	2300      	movs	r3, #0
 800294a:	60bb      	str	r3, [r7, #8]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	695b      	ldr	r3, [r3, #20]
 8002952:	60bb      	str	r3, [r7, #8]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f042 0201 	orr.w	r2, r2, #1
 8002962:	601a      	str	r2, [r3, #0]
 8002964:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002974:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002980:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002984:	d172      	bne.n	8002a6c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002986:	7bfb      	ldrb	r3, [r7, #15]
 8002988:	2b22      	cmp	r3, #34	; 0x22
 800298a:	d002      	beq.n	8002992 <I2C_Slave_STOPF+0x6a>
 800298c:	7bfb      	ldrb	r3, [r7, #15]
 800298e:	2b2a      	cmp	r3, #42	; 0x2a
 8002990:	d135      	bne.n	80029fe <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	b29a      	uxth	r2, r3
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029a4:	b29b      	uxth	r3, r3
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d005      	beq.n	80029b6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ae:	f043 0204 	orr.w	r2, r3, #4
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	685a      	ldr	r2, [r3, #4]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029c4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029ca:	4618      	mov	r0, r3
 80029cc:	f7fe fcb2 	bl	8001334 <HAL_DMA_GetState>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d049      	beq.n	8002a6a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029da:	4a69      	ldr	r2, [pc, #420]	; (8002b80 <I2C_Slave_STOPF+0x258>)
 80029dc:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7fe fc30 	bl	8001248 <HAL_DMA_Abort_IT>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d03d      	beq.n	8002a6a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029f4:	687a      	ldr	r2, [r7, #4]
 80029f6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80029f8:	4610      	mov	r0, r2
 80029fa:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80029fc:	e035      	b.n	8002a6a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	b29a      	uxth	r2, r3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a10:	b29b      	uxth	r3, r3
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d005      	beq.n	8002a22 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1a:	f043 0204 	orr.w	r2, r3, #4
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	685a      	ldr	r2, [r3, #4]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a30:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7fe fc7c 	bl	8001334 <HAL_DMA_GetState>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d014      	beq.n	8002a6c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a46:	4a4e      	ldr	r2, [pc, #312]	; (8002b80 <I2C_Slave_STOPF+0x258>)
 8002a48:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7fe fbfa 	bl	8001248 <HAL_DMA_Abort_IT>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d008      	beq.n	8002a6c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002a64:	4610      	mov	r0, r2
 8002a66:	4798      	blx	r3
 8002a68:	e000      	b.n	8002a6c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002a6a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a70:	b29b      	uxth	r3, r3
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d03e      	beq.n	8002af4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	695b      	ldr	r3, [r3, #20]
 8002a7c:	f003 0304 	and.w	r3, r3, #4
 8002a80:	2b04      	cmp	r3, #4
 8002a82:	d112      	bne.n	8002aaa <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	691a      	ldr	r2, [r3, #16]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a8e:	b2d2      	uxtb	r2, r2
 8002a90:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a96:	1c5a      	adds	r2, r3, #1
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002aa0:	b29b      	uxth	r3, r3
 8002aa2:	3b01      	subs	r3, #1
 8002aa4:	b29a      	uxth	r2, r3
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	695b      	ldr	r3, [r3, #20]
 8002ab0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ab4:	2b40      	cmp	r3, #64	; 0x40
 8002ab6:	d112      	bne.n	8002ade <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	691a      	ldr	r2, [r3, #16]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ac2:	b2d2      	uxtb	r2, r2
 8002ac4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aca:	1c5a      	adds	r2, r3, #1
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	3b01      	subs	r3, #1
 8002ad8:	b29a      	uxth	r2, r3
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ae2:	b29b      	uxth	r3, r3
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d005      	beq.n	8002af4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aec:	f043 0204 	orr.w	r2, r3, #4
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d003      	beq.n	8002b04 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f000 f8b3 	bl	8002c68 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8002b02:	e039      	b.n	8002b78 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002b04:	7bfb      	ldrb	r3, [r7, #15]
 8002b06:	2b2a      	cmp	r3, #42	; 0x2a
 8002b08:	d109      	bne.n	8002b1e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2228      	movs	r2, #40	; 0x28
 8002b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	f7ff f89f 	bl	8001c5c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	2b28      	cmp	r3, #40	; 0x28
 8002b28:	d111      	bne.n	8002b4e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4a15      	ldr	r2, [pc, #84]	; (8002b84 <I2C_Slave_STOPF+0x25c>)
 8002b2e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2200      	movs	r2, #0
 8002b34:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2220      	movs	r2, #32
 8002b3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2200      	movs	r2, #0
 8002b42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8002b46:	6878      	ldr	r0, [r7, #4]
 8002b48:	f7ff f89e 	bl	8001c88 <HAL_I2C_ListenCpltCallback>
}
 8002b4c:	e014      	b.n	8002b78 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b52:	2b22      	cmp	r3, #34	; 0x22
 8002b54:	d002      	beq.n	8002b5c <I2C_Slave_STOPF+0x234>
 8002b56:	7bfb      	ldrb	r3, [r7, #15]
 8002b58:	2b22      	cmp	r3, #34	; 0x22
 8002b5a:	d10d      	bne.n	8002b78 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2220      	movs	r2, #32
 8002b66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f7ff f872 	bl	8001c5c <HAL_I2C_SlaveRxCpltCallback>
}
 8002b78:	bf00      	nop
 8002b7a:	3710      	adds	r7, #16
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	08002e95 	.word	0x08002e95
 8002b84:	ffff0000 	.word	0xffff0000

08002b88 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b96:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b9c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	2b08      	cmp	r3, #8
 8002ba2:	d002      	beq.n	8002baa <I2C_Slave_AF+0x22>
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	2b20      	cmp	r3, #32
 8002ba8:	d129      	bne.n	8002bfe <I2C_Slave_AF+0x76>
 8002baa:	7bfb      	ldrb	r3, [r7, #15]
 8002bac:	2b28      	cmp	r3, #40	; 0x28
 8002bae:	d126      	bne.n	8002bfe <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	4a2c      	ldr	r2, [pc, #176]	; (8002c64 <I2C_Slave_AF+0xdc>)
 8002bb4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	685a      	ldr	r2, [r3, #4]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002bc4:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002bce:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002bde:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2200      	movs	r2, #0
 8002be4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2220      	movs	r2, #32
 8002bea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	f7ff f846 	bl	8001c88 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8002bfc:	e02e      	b.n	8002c5c <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002bfe:	7bfb      	ldrb	r3, [r7, #15]
 8002c00:	2b21      	cmp	r3, #33	; 0x21
 8002c02:	d126      	bne.n	8002c52 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	4a17      	ldr	r2, [pc, #92]	; (8002c64 <I2C_Slave_AF+0xdc>)
 8002c08:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2221      	movs	r2, #33	; 0x21
 8002c0e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2220      	movs	r2, #32
 8002c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	685a      	ldr	r2, [r3, #4]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002c2e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002c38:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c48:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f7fe fffd 	bl	8001c4a <HAL_I2C_SlaveTxCpltCallback>
}
 8002c50:	e004      	b.n	8002c5c <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002c5a:	615a      	str	r2, [r3, #20]
}
 8002c5c:	bf00      	nop
 8002c5e:	3710      	adds	r7, #16
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	ffff0000 	.word	0xffff0000

08002c68 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b084      	sub	sp, #16
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c76:	73fb      	strb	r3, [r7, #15]

  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	2b10      	cmp	r3, #16
 8002c82:	d10a      	bne.n	8002c9a <I2C_ITError+0x32>
 8002c84:	7bfb      	ldrb	r3, [r7, #15]
 8002c86:	2b22      	cmp	r3, #34	; 0x22
 8002c88:	d107      	bne.n	8002c9a <I2C_ITError+0x32>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c98:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002c9a:	7bfb      	ldrb	r3, [r7, #15]
 8002c9c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002ca0:	2b28      	cmp	r3, #40	; 0x28
 8002ca2:	d107      	bne.n	8002cb4 <I2C_ITError+0x4c>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2228      	movs	r2, #40	; 0x28
 8002cae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002cb2:	e015      	b.n	8002ce0 <I2C_ITError+0x78>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002cbe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002cc2:	d006      	beq.n	8002cd2 <I2C_ITError+0x6a>
 8002cc4:	7bfb      	ldrb	r3, [r7, #15]
 8002cc6:	2b60      	cmp	r3, #96	; 0x60
 8002cc8:	d003      	beq.n	8002cd2 <I2C_ITError+0x6a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2220      	movs	r2, #32
 8002cce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002cea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002cee:	d161      	bne.n	8002db4 <I2C_ITError+0x14c>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	685a      	ldr	r2, [r3, #4]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002cfe:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d04:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d020      	beq.n	8002d4e <I2C_ITError+0xe6>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d10:	4a5e      	ldr	r2, [pc, #376]	; (8002e8c <I2C_ITError+0x224>)
 8002d12:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7fe fa95 	bl	8001248 <HAL_DMA_Abort_IT>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	f000 8089 	beq.w	8002e38 <I2C_ITError+0x1d0>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f022 0201 	bic.w	r2, r2, #1
 8002d34:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2220      	movs	r2, #32
 8002d3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002d48:	4610      	mov	r0, r2
 8002d4a:	4798      	blx	r3
 8002d4c:	e074      	b.n	8002e38 <I2C_ITError+0x1d0>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d52:	4a4e      	ldr	r2, [pc, #312]	; (8002e8c <I2C_ITError+0x224>)
 8002d54:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7fe fa74 	bl	8001248 <HAL_DMA_Abort_IT>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d068      	beq.n	8002e38 <I2C_ITError+0x1d0>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	695b      	ldr	r3, [r3, #20]
 8002d6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d70:	2b40      	cmp	r3, #64	; 0x40
 8002d72:	d10b      	bne.n	8002d8c <I2C_ITError+0x124>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	691a      	ldr	r2, [r3, #16]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d7e:	b2d2      	uxtb	r2, r2
 8002d80:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d86:	1c5a      	adds	r2, r3, #1
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f022 0201 	bic.w	r2, r2, #1
 8002d9a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2220      	movs	r2, #32
 8002da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002da8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002dae:	4610      	mov	r0, r2
 8002db0:	4798      	blx	r3
 8002db2:	e041      	b.n	8002e38 <I2C_ITError+0x1d0>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	2b60      	cmp	r3, #96	; 0x60
 8002dbe:	d125      	bne.n	8002e0c <I2C_ITError+0x1a4>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2220      	movs	r2, #32
 8002dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	695b      	ldr	r3, [r3, #20]
 8002dd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dd8:	2b40      	cmp	r3, #64	; 0x40
 8002dda:	d10b      	bne.n	8002df4 <I2C_ITError+0x18c>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	691a      	ldr	r2, [r3, #16]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de6:	b2d2      	uxtb	r2, r2
 8002de8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dee:	1c5a      	adds	r2, r3, #1
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f022 0201 	bic.w	r2, r2, #1
 8002e02:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8002e04:	6878      	ldr	r0, [r7, #4]
 8002e06:	f7fe ff63 	bl	8001cd0 <HAL_I2C_AbortCpltCallback>
 8002e0a:	e015      	b.n	8002e38 <I2C_ITError+0x1d0>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	695b      	ldr	r3, [r3, #20]
 8002e12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e16:	2b40      	cmp	r3, #64	; 0x40
 8002e18:	d10b      	bne.n	8002e32 <I2C_ITError+0x1ca>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	691a      	ldr	r2, [r3, #16]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e24:	b2d2      	uxtb	r2, r2
 8002e26:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e2c:	1c5a      	adds	r2, r3, #1
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	f7fe ff43 	bl	8001cbe <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  /* STOP Flag is not set after a NACK reception */
  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e3e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e44:	f003 0304 	and.w	r3, r3, #4
 8002e48:	2b04      	cmp	r3, #4
 8002e4a:	d11b      	bne.n	8002e84 <I2C_ITError+0x21c>
 8002e4c:	7bfb      	ldrb	r3, [r7, #15]
 8002e4e:	2b28      	cmp	r3, #40	; 0x28
 8002e50:	d118      	bne.n	8002e84 <I2C_ITError+0x21c>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	685a      	ldr	r2, [r3, #4]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002e60:	605a      	str	r2, [r3, #4]

    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4a0a      	ldr	r2, [pc, #40]	; (8002e90 <I2C_ITError+0x228>)
 8002e66:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2220      	movs	r2, #32
 8002e72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f7fe ff02 	bl	8001c88 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002e84:	bf00      	nop
 8002e86:	3710      	adds	r7, #16
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}
 8002e8c:	08002e95 	.word	0x08002e95
 8002e90:	ffff0000 	.word	0xffff0000

08002e94 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea0:	60fb      	str	r3, [r7, #12]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ea8:	72fb      	strb	r3, [r7, #11]

  /* Clear Complete callback */
  hi2c->hdmatx->XferCpltCallback = NULL;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002eae:	2200      	movs	r2, #0
 8002eb0:	629a      	str	r2, [r3, #40]	; 0x28
  hi2c->hdmarx->XferCpltCallback = NULL;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ec8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->hdmarx->XferAbortCallback = NULL;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002edc:	2200      	movs	r2, #0
 8002ede:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f022 0201 	bic.w	r2, r2, #1
 8002eee:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	2b60      	cmp	r3, #96	; 0x60
 8002efa:	d10e      	bne.n	8002f1a <I2C_DMAAbort+0x86>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2220      	movs	r2, #32
 8002f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2200      	movs	r2, #0
 8002f08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8002f12:	68f8      	ldr	r0, [r7, #12]
 8002f14:	f7fe fedc 	bl	8001cd0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002f18:	e027      	b.n	8002f6a <I2C_DMAAbort+0xd6>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002f1a:	7afb      	ldrb	r3, [r7, #11]
 8002f1c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002f20:	2b28      	cmp	r3, #40	; 0x28
 8002f22:	d117      	bne.n	8002f54 <I2C_DMAAbort+0xc0>
      __HAL_I2C_ENABLE(hi2c);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f042 0201 	orr.w	r2, r2, #1
 8002f32:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002f42:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2200      	movs	r2, #0
 8002f48:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2228      	movs	r2, #40	; 0x28
 8002f4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002f52:	e007      	b.n	8002f64 <I2C_DMAAbort+0xd0>
      hi2c->State = HAL_I2C_STATE_READY;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2220      	movs	r2, #32
 8002f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8002f64:	68f8      	ldr	r0, [r7, #12]
 8002f66:	f7fe feaa 	bl	8001cbe <HAL_I2C_ErrorCallback>
}
 8002f6a:	bf00      	nop
 8002f6c:	3710      	adds	r7, #16
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}

08002f72 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8002f72:	b480      	push	{r7}
 8002f74:	b083      	sub	sp, #12
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f7e:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8002f82:	d103      	bne.n	8002f8c <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2201      	movs	r2, #1
 8002f88:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8002f8a:	e007      	b.n	8002f9c <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f90:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8002f94:	d102      	bne.n	8002f9c <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2208      	movs	r2, #8
 8002f9a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002f9c:	bf00      	nop
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bc80      	pop	{r7}
 8002fa4:	4770      	bx	lr
	...

08002fa8 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8002fac:	4b03      	ldr	r3, [pc, #12]	; (8002fbc <HAL_PWR_EnableBkUpAccess+0x14>)
 8002fae:	2201      	movs	r2, #1
 8002fb0:	601a      	str	r2, [r3, #0]
}
 8002fb2:	bf00      	nop
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bc80      	pop	{r7}
 8002fb8:	4770      	bx	lr
 8002fba:	bf00      	nop
 8002fbc:	420e0020 	.word	0x420e0020

08002fc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b086      	sub	sp, #24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d101      	bne.n	8002fd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e35c      	b.n	800368c <HAL_RCC_OscConfig+0x6cc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d01c      	beq.n	8003014 <HAL_RCC_OscConfig+0x54>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0301 	and.w	r3, r3, #1
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d116      	bne.n	8003014 <HAL_RCC_OscConfig+0x54>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0302 	and.w	r3, r3, #2
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d110      	bne.n	8003014 <HAL_RCC_OscConfig+0x54>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 0308 	and.w	r3, r3, #8
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d10a      	bne.n	8003014 <HAL_RCC_OscConfig+0x54>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0304 	and.w	r3, r3, #4
 8003006:	2b00      	cmp	r3, #0
 8003008:	d104      	bne.n	8003014 <HAL_RCC_OscConfig+0x54>
 800300a:	f240 1167 	movw	r1, #359	; 0x167
 800300e:	48a5      	ldr	r0, [pc, #660]	; (80032a4 <HAL_RCC_OscConfig+0x2e4>)
 8003010:	f7fd fa54 	bl	80004bc <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 0301 	and.w	r3, r3, #1
 800301c:	2b00      	cmp	r3, #0
 800301e:	f000 809a 	beq.w	8003156 <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d00e      	beq.n	8003048 <HAL_RCC_OscConfig+0x88>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003032:	d009      	beq.n	8003048 <HAL_RCC_OscConfig+0x88>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800303c:	d004      	beq.n	8003048 <HAL_RCC_OscConfig+0x88>
 800303e:	f240 116d 	movw	r1, #365	; 0x16d
 8003042:	4898      	ldr	r0, [pc, #608]	; (80032a4 <HAL_RCC_OscConfig+0x2e4>)
 8003044:	f7fd fa3a 	bl	80004bc <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003048:	4b97      	ldr	r3, [pc, #604]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	f003 030c 	and.w	r3, r3, #12
 8003050:	2b04      	cmp	r3, #4
 8003052:	d00c      	beq.n	800306e <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003054:	4b94      	ldr	r3, [pc, #592]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	f003 030c 	and.w	r3, r3, #12
 800305c:	2b08      	cmp	r3, #8
 800305e:	d112      	bne.n	8003086 <HAL_RCC_OscConfig+0xc6>
 8003060:	4b91      	ldr	r3, [pc, #580]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003068:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800306c:	d10b      	bne.n	8003086 <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800306e:	4b8e      	ldr	r3, [pc, #568]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d06c      	beq.n	8003154 <HAL_RCC_OscConfig+0x194>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d168      	bne.n	8003154 <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e302      	b.n	800368c <HAL_RCC_OscConfig+0x6cc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800308e:	d106      	bne.n	800309e <HAL_RCC_OscConfig+0xde>
 8003090:	4b85      	ldr	r3, [pc, #532]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a84      	ldr	r2, [pc, #528]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 8003096:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800309a:	6013      	str	r3, [r2, #0]
 800309c:	e02e      	b.n	80030fc <HAL_RCC_OscConfig+0x13c>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d10c      	bne.n	80030c0 <HAL_RCC_OscConfig+0x100>
 80030a6:	4b80      	ldr	r3, [pc, #512]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a7f      	ldr	r2, [pc, #508]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 80030ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030b0:	6013      	str	r3, [r2, #0]
 80030b2:	4b7d      	ldr	r3, [pc, #500]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a7c      	ldr	r2, [pc, #496]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 80030b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030bc:	6013      	str	r3, [r2, #0]
 80030be:	e01d      	b.n	80030fc <HAL_RCC_OscConfig+0x13c>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80030c8:	d10c      	bne.n	80030e4 <HAL_RCC_OscConfig+0x124>
 80030ca:	4b77      	ldr	r3, [pc, #476]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a76      	ldr	r2, [pc, #472]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 80030d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030d4:	6013      	str	r3, [r2, #0]
 80030d6:	4b74      	ldr	r3, [pc, #464]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a73      	ldr	r2, [pc, #460]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 80030dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030e0:	6013      	str	r3, [r2, #0]
 80030e2:	e00b      	b.n	80030fc <HAL_RCC_OscConfig+0x13c>
 80030e4:	4b70      	ldr	r3, [pc, #448]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a6f      	ldr	r2, [pc, #444]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 80030ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030ee:	6013      	str	r3, [r2, #0]
 80030f0:	4b6d      	ldr	r3, [pc, #436]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a6c      	ldr	r2, [pc, #432]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 80030f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030fa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d013      	beq.n	800312c <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003104:	f7fd fbd0 	bl	80008a8 <HAL_GetTick>
 8003108:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800310a:	e008      	b.n	800311e <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800310c:	f7fd fbcc 	bl	80008a8 <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	2b64      	cmp	r3, #100	; 0x64
 8003118:	d901      	bls.n	800311e <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 800311a:	2303      	movs	r3, #3
 800311c:	e2b6      	b.n	800368c <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800311e:	4b62      	ldr	r3, [pc, #392]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d0f0      	beq.n	800310c <HAL_RCC_OscConfig+0x14c>
 800312a:	e014      	b.n	8003156 <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800312c:	f7fd fbbc 	bl	80008a8 <HAL_GetTick>
 8003130:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003132:	e008      	b.n	8003146 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003134:	f7fd fbb8 	bl	80008a8 <HAL_GetTick>
 8003138:	4602      	mov	r2, r0
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	2b64      	cmp	r3, #100	; 0x64
 8003140:	d901      	bls.n	8003146 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003142:	2303      	movs	r3, #3
 8003144:	e2a2      	b.n	800368c <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003146:	4b58      	ldr	r3, [pc, #352]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d1f0      	bne.n	8003134 <HAL_RCC_OscConfig+0x174>
 8003152:	e000      	b.n	8003156 <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003154:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f003 0302 	and.w	r3, r3, #2
 800315e:	2b00      	cmp	r3, #0
 8003160:	d079      	beq.n	8003256 <HAL_RCC_OscConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	691b      	ldr	r3, [r3, #16]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d008      	beq.n	800317c <HAL_RCC_OscConfig+0x1bc>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	2b01      	cmp	r3, #1
 8003170:	d004      	beq.n	800317c <HAL_RCC_OscConfig+0x1bc>
 8003172:	f240 11a1 	movw	r1, #417	; 0x1a1
 8003176:	484b      	ldr	r0, [pc, #300]	; (80032a4 <HAL_RCC_OscConfig+0x2e4>)
 8003178:	f7fd f9a0 	bl	80004bc <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	695b      	ldr	r3, [r3, #20]
 8003180:	2b1f      	cmp	r3, #31
 8003182:	d904      	bls.n	800318e <HAL_RCC_OscConfig+0x1ce>
 8003184:	f44f 71d1 	mov.w	r1, #418	; 0x1a2
 8003188:	4846      	ldr	r0, [pc, #280]	; (80032a4 <HAL_RCC_OscConfig+0x2e4>)
 800318a:	f7fd f997 	bl	80004bc <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800318e:	4b46      	ldr	r3, [pc, #280]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	f003 030c 	and.w	r3, r3, #12
 8003196:	2b00      	cmp	r3, #0
 8003198:	d00b      	beq.n	80031b2 <HAL_RCC_OscConfig+0x1f2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800319a:	4b43      	ldr	r3, [pc, #268]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	f003 030c 	and.w	r3, r3, #12
 80031a2:	2b08      	cmp	r3, #8
 80031a4:	d11c      	bne.n	80031e0 <HAL_RCC_OscConfig+0x220>
 80031a6:	4b40      	ldr	r3, [pc, #256]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d116      	bne.n	80031e0 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031b2:	4b3d      	ldr	r3, [pc, #244]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0302 	and.w	r3, r3, #2
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d005      	beq.n	80031ca <HAL_RCC_OscConfig+0x20a>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	691b      	ldr	r3, [r3, #16]
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d001      	beq.n	80031ca <HAL_RCC_OscConfig+0x20a>
      {
        return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e260      	b.n	800368c <HAL_RCC_OscConfig+0x6cc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031ca:	4b37      	ldr	r3, [pc, #220]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	695b      	ldr	r3, [r3, #20]
 80031d6:	00db      	lsls	r3, r3, #3
 80031d8:	4933      	ldr	r1, [pc, #204]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 80031da:	4313      	orrs	r3, r2
 80031dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031de:	e03a      	b.n	8003256 <HAL_RCC_OscConfig+0x296>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	691b      	ldr	r3, [r3, #16]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d020      	beq.n	800322a <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031e8:	4b30      	ldr	r3, [pc, #192]	; (80032ac <HAL_RCC_OscConfig+0x2ec>)
 80031ea:	2201      	movs	r2, #1
 80031ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ee:	f7fd fb5b 	bl	80008a8 <HAL_GetTick>
 80031f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031f4:	e008      	b.n	8003208 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031f6:	f7fd fb57 	bl	80008a8 <HAL_GetTick>
 80031fa:	4602      	mov	r2, r0
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	2b02      	cmp	r3, #2
 8003202:	d901      	bls.n	8003208 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	e241      	b.n	800368c <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003208:	4b27      	ldr	r3, [pc, #156]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 0302 	and.w	r3, r3, #2
 8003210:	2b00      	cmp	r3, #0
 8003212:	d0f0      	beq.n	80031f6 <HAL_RCC_OscConfig+0x236>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003214:	4b24      	ldr	r3, [pc, #144]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	695b      	ldr	r3, [r3, #20]
 8003220:	00db      	lsls	r3, r3, #3
 8003222:	4921      	ldr	r1, [pc, #132]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 8003224:	4313      	orrs	r3, r2
 8003226:	600b      	str	r3, [r1, #0]
 8003228:	e015      	b.n	8003256 <HAL_RCC_OscConfig+0x296>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800322a:	4b20      	ldr	r3, [pc, #128]	; (80032ac <HAL_RCC_OscConfig+0x2ec>)
 800322c:	2200      	movs	r2, #0
 800322e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003230:	f7fd fb3a 	bl	80008a8 <HAL_GetTick>
 8003234:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003236:	e008      	b.n	800324a <HAL_RCC_OscConfig+0x28a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003238:	f7fd fb36 	bl	80008a8 <HAL_GetTick>
 800323c:	4602      	mov	r2, r0
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	2b02      	cmp	r3, #2
 8003244:	d901      	bls.n	800324a <HAL_RCC_OscConfig+0x28a>
          {
            return HAL_TIMEOUT;
 8003246:	2303      	movs	r3, #3
 8003248:	e220      	b.n	800368c <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800324a:	4b17      	ldr	r3, [pc, #92]	; (80032a8 <HAL_RCC_OscConfig+0x2e8>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0302 	and.w	r3, r3, #2
 8003252:	2b00      	cmp	r3, #0
 8003254:	d1f0      	bne.n	8003238 <HAL_RCC_OscConfig+0x278>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0308 	and.w	r3, r3, #8
 800325e:	2b00      	cmp	r3, #0
 8003260:	d048      	beq.n	80032f4 <HAL_RCC_OscConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	699b      	ldr	r3, [r3, #24]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d008      	beq.n	800327c <HAL_RCC_OscConfig+0x2bc>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	699b      	ldr	r3, [r3, #24]
 800326e:	2b01      	cmp	r3, #1
 8003270:	d004      	beq.n	800327c <HAL_RCC_OscConfig+0x2bc>
 8003272:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 8003276:	480b      	ldr	r0, [pc, #44]	; (80032a4 <HAL_RCC_OscConfig+0x2e4>)
 8003278:	f7fd f920 	bl	80004bc <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	699b      	ldr	r3, [r3, #24]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d021      	beq.n	80032c8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003284:	4b0a      	ldr	r3, [pc, #40]	; (80032b0 <HAL_RCC_OscConfig+0x2f0>)
 8003286:	2201      	movs	r2, #1
 8003288:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800328a:	f7fd fb0d 	bl	80008a8 <HAL_GetTick>
 800328e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003290:	e010      	b.n	80032b4 <HAL_RCC_OscConfig+0x2f4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003292:	f7fd fb09 	bl	80008a8 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	2b02      	cmp	r3, #2
 800329e:	d909      	bls.n	80032b4 <HAL_RCC_OscConfig+0x2f4>
        {
          return HAL_TIMEOUT;
 80032a0:	2303      	movs	r3, #3
 80032a2:	e1f3      	b.n	800368c <HAL_RCC_OscConfig+0x6cc>
 80032a4:	08005070 	.word	0x08005070
 80032a8:	40021000 	.word	0x40021000
 80032ac:	42420000 	.word	0x42420000
 80032b0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032b4:	4b67      	ldr	r3, [pc, #412]	; (8003454 <HAL_RCC_OscConfig+0x494>)
 80032b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b8:	f003 0302 	and.w	r3, r3, #2
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d0e8      	beq.n	8003292 <HAL_RCC_OscConfig+0x2d2>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80032c0:	2001      	movs	r0, #1
 80032c2:	f000 fbfd 	bl	8003ac0 <RCC_Delay>
 80032c6:	e015      	b.n	80032f4 <HAL_RCC_OscConfig+0x334>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032c8:	4b63      	ldr	r3, [pc, #396]	; (8003458 <HAL_RCC_OscConfig+0x498>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032ce:	f7fd faeb 	bl	80008a8 <HAL_GetTick>
 80032d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032d4:	e008      	b.n	80032e8 <HAL_RCC_OscConfig+0x328>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032d6:	f7fd fae7 	bl	80008a8 <HAL_GetTick>
 80032da:	4602      	mov	r2, r0
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d901      	bls.n	80032e8 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	e1d1      	b.n	800368c <HAL_RCC_OscConfig+0x6cc>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032e8:	4b5a      	ldr	r3, [pc, #360]	; (8003454 <HAL_RCC_OscConfig+0x494>)
 80032ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ec:	f003 0302 	and.w	r3, r3, #2
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d1f0      	bne.n	80032d6 <HAL_RCC_OscConfig+0x316>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0304 	and.w	r3, r3, #4
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	f000 80c0 	beq.w	8003482 <HAL_RCC_OscConfig+0x4c2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003302:	2300      	movs	r3, #0
 8003304:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d00c      	beq.n	8003328 <HAL_RCC_OscConfig+0x368>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	2b01      	cmp	r3, #1
 8003314:	d008      	beq.n	8003328 <HAL_RCC_OscConfig+0x368>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	68db      	ldr	r3, [r3, #12]
 800331a:	2b05      	cmp	r3, #5
 800331c:	d004      	beq.n	8003328 <HAL_RCC_OscConfig+0x368>
 800331e:	f240 2111 	movw	r1, #529	; 0x211
 8003322:	484e      	ldr	r0, [pc, #312]	; (800345c <HAL_RCC_OscConfig+0x49c>)
 8003324:	f7fd f8ca 	bl	80004bc <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003328:	4b4a      	ldr	r3, [pc, #296]	; (8003454 <HAL_RCC_OscConfig+0x494>)
 800332a:	69db      	ldr	r3, [r3, #28]
 800332c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003330:	2b00      	cmp	r3, #0
 8003332:	d10d      	bne.n	8003350 <HAL_RCC_OscConfig+0x390>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003334:	4b47      	ldr	r3, [pc, #284]	; (8003454 <HAL_RCC_OscConfig+0x494>)
 8003336:	69db      	ldr	r3, [r3, #28]
 8003338:	4a46      	ldr	r2, [pc, #280]	; (8003454 <HAL_RCC_OscConfig+0x494>)
 800333a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800333e:	61d3      	str	r3, [r2, #28]
 8003340:	4b44      	ldr	r3, [pc, #272]	; (8003454 <HAL_RCC_OscConfig+0x494>)
 8003342:	69db      	ldr	r3, [r3, #28]
 8003344:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003348:	60bb      	str	r3, [r7, #8]
 800334a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800334c:	2301      	movs	r3, #1
 800334e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003350:	4b43      	ldr	r3, [pc, #268]	; (8003460 <HAL_RCC_OscConfig+0x4a0>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003358:	2b00      	cmp	r3, #0
 800335a:	d118      	bne.n	800338e <HAL_RCC_OscConfig+0x3ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800335c:	4b40      	ldr	r3, [pc, #256]	; (8003460 <HAL_RCC_OscConfig+0x4a0>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a3f      	ldr	r2, [pc, #252]	; (8003460 <HAL_RCC_OscConfig+0x4a0>)
 8003362:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003366:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003368:	f7fd fa9e 	bl	80008a8 <HAL_GetTick>
 800336c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800336e:	e008      	b.n	8003382 <HAL_RCC_OscConfig+0x3c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003370:	f7fd fa9a 	bl	80008a8 <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	2b64      	cmp	r3, #100	; 0x64
 800337c:	d901      	bls.n	8003382 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	e184      	b.n	800368c <HAL_RCC_OscConfig+0x6cc>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003382:	4b37      	ldr	r3, [pc, #220]	; (8003460 <HAL_RCC_OscConfig+0x4a0>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800338a:	2b00      	cmp	r3, #0
 800338c:	d0f0      	beq.n	8003370 <HAL_RCC_OscConfig+0x3b0>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	2b01      	cmp	r3, #1
 8003394:	d106      	bne.n	80033a4 <HAL_RCC_OscConfig+0x3e4>
 8003396:	4b2f      	ldr	r3, [pc, #188]	; (8003454 <HAL_RCC_OscConfig+0x494>)
 8003398:	6a1b      	ldr	r3, [r3, #32]
 800339a:	4a2e      	ldr	r2, [pc, #184]	; (8003454 <HAL_RCC_OscConfig+0x494>)
 800339c:	f043 0301 	orr.w	r3, r3, #1
 80033a0:	6213      	str	r3, [r2, #32]
 80033a2:	e02d      	b.n	8003400 <HAL_RCC_OscConfig+0x440>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d10c      	bne.n	80033c6 <HAL_RCC_OscConfig+0x406>
 80033ac:	4b29      	ldr	r3, [pc, #164]	; (8003454 <HAL_RCC_OscConfig+0x494>)
 80033ae:	6a1b      	ldr	r3, [r3, #32]
 80033b0:	4a28      	ldr	r2, [pc, #160]	; (8003454 <HAL_RCC_OscConfig+0x494>)
 80033b2:	f023 0301 	bic.w	r3, r3, #1
 80033b6:	6213      	str	r3, [r2, #32]
 80033b8:	4b26      	ldr	r3, [pc, #152]	; (8003454 <HAL_RCC_OscConfig+0x494>)
 80033ba:	6a1b      	ldr	r3, [r3, #32]
 80033bc:	4a25      	ldr	r2, [pc, #148]	; (8003454 <HAL_RCC_OscConfig+0x494>)
 80033be:	f023 0304 	bic.w	r3, r3, #4
 80033c2:	6213      	str	r3, [r2, #32]
 80033c4:	e01c      	b.n	8003400 <HAL_RCC_OscConfig+0x440>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	2b05      	cmp	r3, #5
 80033cc:	d10c      	bne.n	80033e8 <HAL_RCC_OscConfig+0x428>
 80033ce:	4b21      	ldr	r3, [pc, #132]	; (8003454 <HAL_RCC_OscConfig+0x494>)
 80033d0:	6a1b      	ldr	r3, [r3, #32]
 80033d2:	4a20      	ldr	r2, [pc, #128]	; (8003454 <HAL_RCC_OscConfig+0x494>)
 80033d4:	f043 0304 	orr.w	r3, r3, #4
 80033d8:	6213      	str	r3, [r2, #32]
 80033da:	4b1e      	ldr	r3, [pc, #120]	; (8003454 <HAL_RCC_OscConfig+0x494>)
 80033dc:	6a1b      	ldr	r3, [r3, #32]
 80033de:	4a1d      	ldr	r2, [pc, #116]	; (8003454 <HAL_RCC_OscConfig+0x494>)
 80033e0:	f043 0301 	orr.w	r3, r3, #1
 80033e4:	6213      	str	r3, [r2, #32]
 80033e6:	e00b      	b.n	8003400 <HAL_RCC_OscConfig+0x440>
 80033e8:	4b1a      	ldr	r3, [pc, #104]	; (8003454 <HAL_RCC_OscConfig+0x494>)
 80033ea:	6a1b      	ldr	r3, [r3, #32]
 80033ec:	4a19      	ldr	r2, [pc, #100]	; (8003454 <HAL_RCC_OscConfig+0x494>)
 80033ee:	f023 0301 	bic.w	r3, r3, #1
 80033f2:	6213      	str	r3, [r2, #32]
 80033f4:	4b17      	ldr	r3, [pc, #92]	; (8003454 <HAL_RCC_OscConfig+0x494>)
 80033f6:	6a1b      	ldr	r3, [r3, #32]
 80033f8:	4a16      	ldr	r2, [pc, #88]	; (8003454 <HAL_RCC_OscConfig+0x494>)
 80033fa:	f023 0304 	bic.w	r3, r3, #4
 80033fe:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d015      	beq.n	8003434 <HAL_RCC_OscConfig+0x474>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003408:	f7fd fa4e 	bl	80008a8 <HAL_GetTick>
 800340c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800340e:	e00a      	b.n	8003426 <HAL_RCC_OscConfig+0x466>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003410:	f7fd fa4a 	bl	80008a8 <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	f241 3288 	movw	r2, #5000	; 0x1388
 800341e:	4293      	cmp	r3, r2
 8003420:	d901      	bls.n	8003426 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e132      	b.n	800368c <HAL_RCC_OscConfig+0x6cc>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003426:	4b0b      	ldr	r3, [pc, #44]	; (8003454 <HAL_RCC_OscConfig+0x494>)
 8003428:	6a1b      	ldr	r3, [r3, #32]
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	2b00      	cmp	r3, #0
 8003430:	d0ee      	beq.n	8003410 <HAL_RCC_OscConfig+0x450>
 8003432:	e01d      	b.n	8003470 <HAL_RCC_OscConfig+0x4b0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003434:	f7fd fa38 	bl	80008a8 <HAL_GetTick>
 8003438:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800343a:	e013      	b.n	8003464 <HAL_RCC_OscConfig+0x4a4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800343c:	f7fd fa34 	bl	80008a8 <HAL_GetTick>
 8003440:	4602      	mov	r2, r0
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	f241 3288 	movw	r2, #5000	; 0x1388
 800344a:	4293      	cmp	r3, r2
 800344c:	d90a      	bls.n	8003464 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e11c      	b.n	800368c <HAL_RCC_OscConfig+0x6cc>
 8003452:	bf00      	nop
 8003454:	40021000 	.word	0x40021000
 8003458:	42420480 	.word	0x42420480
 800345c:	08005070 	.word	0x08005070
 8003460:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003464:	4b8b      	ldr	r3, [pc, #556]	; (8003694 <HAL_RCC_OscConfig+0x6d4>)
 8003466:	6a1b      	ldr	r3, [r3, #32]
 8003468:	f003 0302 	and.w	r3, r3, #2
 800346c:	2b00      	cmp	r3, #0
 800346e:	d1e5      	bne.n	800343c <HAL_RCC_OscConfig+0x47c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003470:	7dfb      	ldrb	r3, [r7, #23]
 8003472:	2b01      	cmp	r3, #1
 8003474:	d105      	bne.n	8003482 <HAL_RCC_OscConfig+0x4c2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003476:	4b87      	ldr	r3, [pc, #540]	; (8003694 <HAL_RCC_OscConfig+0x6d4>)
 8003478:	69db      	ldr	r3, [r3, #28]
 800347a:	4a86      	ldr	r2, [pc, #536]	; (8003694 <HAL_RCC_OscConfig+0x6d4>)
 800347c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003480:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	69db      	ldr	r3, [r3, #28]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d00c      	beq.n	80034a4 <HAL_RCC_OscConfig+0x4e4>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	69db      	ldr	r3, [r3, #28]
 800348e:	2b01      	cmp	r3, #1
 8003490:	d008      	beq.n	80034a4 <HAL_RCC_OscConfig+0x4e4>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	69db      	ldr	r3, [r3, #28]
 8003496:	2b02      	cmp	r3, #2
 8003498:	d004      	beq.n	80034a4 <HAL_RCC_OscConfig+0x4e4>
 800349a:	f240 21af 	movw	r1, #687	; 0x2af
 800349e:	487e      	ldr	r0, [pc, #504]	; (8003698 <HAL_RCC_OscConfig+0x6d8>)
 80034a0:	f7fd f80c 	bl	80004bc <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	69db      	ldr	r3, [r3, #28]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	f000 80ee 	beq.w	800368a <HAL_RCC_OscConfig+0x6ca>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034ae:	4b79      	ldr	r3, [pc, #484]	; (8003694 <HAL_RCC_OscConfig+0x6d4>)
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	f003 030c 	and.w	r3, r3, #12
 80034b6:	2b08      	cmp	r3, #8
 80034b8:	f000 80ce 	beq.w	8003658 <HAL_RCC_OscConfig+0x698>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	69db      	ldr	r3, [r3, #28]
 80034c0:	2b02      	cmp	r3, #2
 80034c2:	f040 80b2 	bne.w	800362a <HAL_RCC_OscConfig+0x66a>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6a1b      	ldr	r3, [r3, #32]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d009      	beq.n	80034e2 <HAL_RCC_OscConfig+0x522>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a1b      	ldr	r3, [r3, #32]
 80034d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034d6:	d004      	beq.n	80034e2 <HAL_RCC_OscConfig+0x522>
 80034d8:	f44f 712e 	mov.w	r1, #696	; 0x2b8
 80034dc:	486e      	ldr	r0, [pc, #440]	; (8003698 <HAL_RCC_OscConfig+0x6d8>)
 80034de:	f7fc ffed 	bl	80004bc <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d04a      	beq.n	8003580 <HAL_RCC_OscConfig+0x5c0>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ee:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80034f2:	d045      	beq.n	8003580 <HAL_RCC_OscConfig+0x5c0>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80034fc:	d040      	beq.n	8003580 <HAL_RCC_OscConfig+0x5c0>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003502:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003506:	d03b      	beq.n	8003580 <HAL_RCC_OscConfig+0x5c0>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800350c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003510:	d036      	beq.n	8003580 <HAL_RCC_OscConfig+0x5c0>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003516:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800351a:	d031      	beq.n	8003580 <HAL_RCC_OscConfig+0x5c0>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003520:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8003524:	d02c      	beq.n	8003580 <HAL_RCC_OscConfig+0x5c0>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800352a:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800352e:	d027      	beq.n	8003580 <HAL_RCC_OscConfig+0x5c0>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003534:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003538:	d022      	beq.n	8003580 <HAL_RCC_OscConfig+0x5c0>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800353e:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8003542:	d01d      	beq.n	8003580 <HAL_RCC_OscConfig+0x5c0>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003548:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800354c:	d018      	beq.n	8003580 <HAL_RCC_OscConfig+0x5c0>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003552:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8003556:	d013      	beq.n	8003580 <HAL_RCC_OscConfig+0x5c0>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800355c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003560:	d00e      	beq.n	8003580 <HAL_RCC_OscConfig+0x5c0>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003566:	f5b3 1f50 	cmp.w	r3, #3407872	; 0x340000
 800356a:	d009      	beq.n	8003580 <HAL_RCC_OscConfig+0x5c0>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003570:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8003574:	d004      	beq.n	8003580 <HAL_RCC_OscConfig+0x5c0>
 8003576:	f240 21b9 	movw	r1, #697	; 0x2b9
 800357a:	4847      	ldr	r0, [pc, #284]	; (8003698 <HAL_RCC_OscConfig+0x6d8>)
 800357c:	f7fc ff9e 	bl	80004bc <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003580:	4b46      	ldr	r3, [pc, #280]	; (800369c <HAL_RCC_OscConfig+0x6dc>)
 8003582:	2200      	movs	r2, #0
 8003584:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003586:	f7fd f98f 	bl	80008a8 <HAL_GetTick>
 800358a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800358c:	e008      	b.n	80035a0 <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800358e:	f7fd f98b 	bl	80008a8 <HAL_GetTick>
 8003592:	4602      	mov	r2, r0
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	2b02      	cmp	r3, #2
 800359a:	d901      	bls.n	80035a0 <HAL_RCC_OscConfig+0x5e0>
          {
            return HAL_TIMEOUT;
 800359c:	2303      	movs	r3, #3
 800359e:	e075      	b.n	800368c <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035a0:	4b3c      	ldr	r3, [pc, #240]	; (8003694 <HAL_RCC_OscConfig+0x6d4>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d1f0      	bne.n	800358e <HAL_RCC_OscConfig+0x5ce>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6a1b      	ldr	r3, [r3, #32]
 80035b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035b4:	d116      	bne.n	80035e4 <HAL_RCC_OscConfig+0x624>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d009      	beq.n	80035d2 <HAL_RCC_OscConfig+0x612>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80035c6:	d004      	beq.n	80035d2 <HAL_RCC_OscConfig+0x612>
 80035c8:	f240 21cf 	movw	r1, #719	; 0x2cf
 80035cc:	4832      	ldr	r0, [pc, #200]	; (8003698 <HAL_RCC_OscConfig+0x6d8>)
 80035ce:	f7fc ff75 	bl	80004bc <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80035d2:	4b30      	ldr	r3, [pc, #192]	; (8003694 <HAL_RCC_OscConfig+0x6d4>)
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	492d      	ldr	r1, [pc, #180]	; (8003694 <HAL_RCC_OscConfig+0x6d4>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035e4:	4b2b      	ldr	r3, [pc, #172]	; (8003694 <HAL_RCC_OscConfig+0x6d4>)
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6a19      	ldr	r1, [r3, #32]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f4:	430b      	orrs	r3, r1
 80035f6:	4927      	ldr	r1, [pc, #156]	; (8003694 <HAL_RCC_OscConfig+0x6d4>)
 80035f8:	4313      	orrs	r3, r2
 80035fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035fc:	4b27      	ldr	r3, [pc, #156]	; (800369c <HAL_RCC_OscConfig+0x6dc>)
 80035fe:	2201      	movs	r2, #1
 8003600:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003602:	f7fd f951 	bl	80008a8 <HAL_GetTick>
 8003606:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003608:	e008      	b.n	800361c <HAL_RCC_OscConfig+0x65c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800360a:	f7fd f94d 	bl	80008a8 <HAL_GetTick>
 800360e:	4602      	mov	r2, r0
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	2b02      	cmp	r3, #2
 8003616:	d901      	bls.n	800361c <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8003618:	2303      	movs	r3, #3
 800361a:	e037      	b.n	800368c <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800361c:	4b1d      	ldr	r3, [pc, #116]	; (8003694 <HAL_RCC_OscConfig+0x6d4>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003624:	2b00      	cmp	r3, #0
 8003626:	d0f0      	beq.n	800360a <HAL_RCC_OscConfig+0x64a>
 8003628:	e02f      	b.n	800368a <HAL_RCC_OscConfig+0x6ca>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800362a:	4b1c      	ldr	r3, [pc, #112]	; (800369c <HAL_RCC_OscConfig+0x6dc>)
 800362c:	2200      	movs	r2, #0
 800362e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003630:	f7fd f93a 	bl	80008a8 <HAL_GetTick>
 8003634:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003636:	e008      	b.n	800364a <HAL_RCC_OscConfig+0x68a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003638:	f7fd f936 	bl	80008a8 <HAL_GetTick>
 800363c:	4602      	mov	r2, r0
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	2b02      	cmp	r3, #2
 8003644:	d901      	bls.n	800364a <HAL_RCC_OscConfig+0x68a>
          {
            return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e020      	b.n	800368c <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800364a:	4b12      	ldr	r3, [pc, #72]	; (8003694 <HAL_RCC_OscConfig+0x6d4>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d1f0      	bne.n	8003638 <HAL_RCC_OscConfig+0x678>
 8003656:	e018      	b.n	800368a <HAL_RCC_OscConfig+0x6ca>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	69db      	ldr	r3, [r3, #28]
 800365c:	2b01      	cmp	r3, #1
 800365e:	d101      	bne.n	8003664 <HAL_RCC_OscConfig+0x6a4>
      {
        return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e013      	b.n	800368c <HAL_RCC_OscConfig+0x6cc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003664:	4b0b      	ldr	r3, [pc, #44]	; (8003694 <HAL_RCC_OscConfig+0x6d4>)
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6a1b      	ldr	r3, [r3, #32]
 8003674:	429a      	cmp	r2, r3
 8003676:	d106      	bne.n	8003686 <HAL_RCC_OscConfig+0x6c6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003682:	429a      	cmp	r2, r3
 8003684:	d001      	beq.n	800368a <HAL_RCC_OscConfig+0x6ca>
        {
          return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e000      	b.n	800368c <HAL_RCC_OscConfig+0x6cc>
        }
      }
    }
  }

  return HAL_OK;
 800368a:	2300      	movs	r3, #0
}
 800368c:	4618      	mov	r0, r3
 800368e:	3718      	adds	r7, #24
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}
 8003694:	40021000 	.word	0x40021000
 8003698:	08005070 	.word	0x08005070
 800369c:	42420060 	.word	0x42420060

080036a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d101      	bne.n	80036b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e176      	b.n	80039a2 <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0301 	and.w	r3, r3, #1
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d116      	bne.n	80036ee <HAL_RCC_ClockConfig+0x4e>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 0302 	and.w	r3, r3, #2
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d110      	bne.n	80036ee <HAL_RCC_ClockConfig+0x4e>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 0304 	and.w	r3, r3, #4
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d10a      	bne.n	80036ee <HAL_RCC_ClockConfig+0x4e>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f003 0308 	and.w	r3, r3, #8
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d104      	bne.n	80036ee <HAL_RCC_ClockConfig+0x4e>
 80036e4:	f44f 714e 	mov.w	r1, #824	; 0x338
 80036e8:	4874      	ldr	r0, [pc, #464]	; (80038bc <HAL_RCC_ClockConfig+0x21c>)
 80036ea:	f7fc fee7 	bl	80004bc <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d00a      	beq.n	800370a <HAL_RCC_ClockConfig+0x6a>
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d007      	beq.n	800370a <HAL_RCC_ClockConfig+0x6a>
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	2b02      	cmp	r3, #2
 80036fe:	d004      	beq.n	800370a <HAL_RCC_ClockConfig+0x6a>
 8003700:	f240 3139 	movw	r1, #825	; 0x339
 8003704:	486d      	ldr	r0, [pc, #436]	; (80038bc <HAL_RCC_ClockConfig+0x21c>)
 8003706:	f7fc fed9 	bl	80004bc <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800370a:	4b6d      	ldr	r3, [pc, #436]	; (80038c0 <HAL_RCC_ClockConfig+0x220>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0307 	and.w	r3, r3, #7
 8003712:	683a      	ldr	r2, [r7, #0]
 8003714:	429a      	cmp	r2, r3
 8003716:	d910      	bls.n	800373a <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003718:	4b69      	ldr	r3, [pc, #420]	; (80038c0 <HAL_RCC_ClockConfig+0x220>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f023 0207 	bic.w	r2, r3, #7
 8003720:	4967      	ldr	r1, [pc, #412]	; (80038c0 <HAL_RCC_ClockConfig+0x220>)
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	4313      	orrs	r3, r2
 8003726:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003728:	4b65      	ldr	r3, [pc, #404]	; (80038c0 <HAL_RCC_ClockConfig+0x220>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 0307 	and.w	r3, r3, #7
 8003730:	683a      	ldr	r2, [r7, #0]
 8003732:	429a      	cmp	r2, r3
 8003734:	d001      	beq.n	800373a <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e133      	b.n	80039a2 <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 0302 	and.w	r3, r3, #2
 8003742:	2b00      	cmp	r3, #0
 8003744:	d049      	beq.n	80037da <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f003 0304 	and.w	r3, r3, #4
 800374e:	2b00      	cmp	r3, #0
 8003750:	d005      	beq.n	800375e <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003752:	4b5c      	ldr	r3, [pc, #368]	; (80038c4 <HAL_RCC_ClockConfig+0x224>)
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	4a5b      	ldr	r2, [pc, #364]	; (80038c4 <HAL_RCC_ClockConfig+0x224>)
 8003758:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800375c:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0308 	and.w	r3, r3, #8
 8003766:	2b00      	cmp	r3, #0
 8003768:	d005      	beq.n	8003776 <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800376a:	4b56      	ldr	r3, [pc, #344]	; (80038c4 <HAL_RCC_ClockConfig+0x224>)
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	4a55      	ldr	r2, [pc, #340]	; (80038c4 <HAL_RCC_ClockConfig+0x224>)
 8003770:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003774:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d024      	beq.n	80037c8 <HAL_RCC_ClockConfig+0x128>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	2b80      	cmp	r3, #128	; 0x80
 8003784:	d020      	beq.n	80037c8 <HAL_RCC_ClockConfig+0x128>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	2b90      	cmp	r3, #144	; 0x90
 800378c:	d01c      	beq.n	80037c8 <HAL_RCC_ClockConfig+0x128>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	2ba0      	cmp	r3, #160	; 0xa0
 8003794:	d018      	beq.n	80037c8 <HAL_RCC_ClockConfig+0x128>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	2bb0      	cmp	r3, #176	; 0xb0
 800379c:	d014      	beq.n	80037c8 <HAL_RCC_ClockConfig+0x128>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	2bc0      	cmp	r3, #192	; 0xc0
 80037a4:	d010      	beq.n	80037c8 <HAL_RCC_ClockConfig+0x128>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	2bd0      	cmp	r3, #208	; 0xd0
 80037ac:	d00c      	beq.n	80037c8 <HAL_RCC_ClockConfig+0x128>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	2be0      	cmp	r3, #224	; 0xe0
 80037b4:	d008      	beq.n	80037c8 <HAL_RCC_ClockConfig+0x128>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	2bf0      	cmp	r3, #240	; 0xf0
 80037bc:	d004      	beq.n	80037c8 <HAL_RCC_ClockConfig+0x128>
 80037be:	f240 315f 	movw	r1, #863	; 0x35f
 80037c2:	483e      	ldr	r0, [pc, #248]	; (80038bc <HAL_RCC_ClockConfig+0x21c>)
 80037c4:	f7fc fe7a 	bl	80004bc <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037c8:	4b3e      	ldr	r3, [pc, #248]	; (80038c4 <HAL_RCC_ClockConfig+0x224>)
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	493b      	ldr	r1, [pc, #236]	; (80038c4 <HAL_RCC_ClockConfig+0x224>)
 80037d6:	4313      	orrs	r3, r2
 80037d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0301 	and.w	r3, r3, #1
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d051      	beq.n	800388a <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d00c      	beq.n	8003808 <HAL_RCC_ClockConfig+0x168>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d008      	beq.n	8003808 <HAL_RCC_ClockConfig+0x168>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d004      	beq.n	8003808 <HAL_RCC_ClockConfig+0x168>
 80037fe:	f240 3166 	movw	r1, #870	; 0x366
 8003802:	482e      	ldr	r0, [pc, #184]	; (80038bc <HAL_RCC_ClockConfig+0x21c>)
 8003804:	f7fc fe5a 	bl	80004bc <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	2b01      	cmp	r3, #1
 800380e:	d107      	bne.n	8003820 <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003810:	4b2c      	ldr	r3, [pc, #176]	; (80038c4 <HAL_RCC_ClockConfig+0x224>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003818:	2b00      	cmp	r3, #0
 800381a:	d115      	bne.n	8003848 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	e0c0      	b.n	80039a2 <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	2b02      	cmp	r3, #2
 8003826:	d107      	bne.n	8003838 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003828:	4b26      	ldr	r3, [pc, #152]	; (80038c4 <HAL_RCC_ClockConfig+0x224>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d109      	bne.n	8003848 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e0b4      	b.n	80039a2 <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003838:	4b22      	ldr	r3, [pc, #136]	; (80038c4 <HAL_RCC_ClockConfig+0x224>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 0302 	and.w	r3, r3, #2
 8003840:	2b00      	cmp	r3, #0
 8003842:	d101      	bne.n	8003848 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e0ac      	b.n	80039a2 <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003848:	4b1e      	ldr	r3, [pc, #120]	; (80038c4 <HAL_RCC_ClockConfig+0x224>)
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	f023 0203 	bic.w	r2, r3, #3
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	491b      	ldr	r1, [pc, #108]	; (80038c4 <HAL_RCC_ClockConfig+0x224>)
 8003856:	4313      	orrs	r3, r2
 8003858:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800385a:	f7fd f825 	bl	80008a8 <HAL_GetTick>
 800385e:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003860:	e00a      	b.n	8003878 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003862:	f7fd f821 	bl	80008a8 <HAL_GetTick>
 8003866:	4602      	mov	r2, r0
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003870:	4293      	cmp	r3, r2
 8003872:	d901      	bls.n	8003878 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 8003874:	2303      	movs	r3, #3
 8003876:	e094      	b.n	80039a2 <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003878:	4b12      	ldr	r3, [pc, #72]	; (80038c4 <HAL_RCC_ClockConfig+0x224>)
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	f003 020c 	and.w	r2, r3, #12
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	429a      	cmp	r2, r3
 8003888:	d1eb      	bne.n	8003862 <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800388a:	4b0d      	ldr	r3, [pc, #52]	; (80038c0 <HAL_RCC_ClockConfig+0x220>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 0307 	and.w	r3, r3, #7
 8003892:	683a      	ldr	r2, [r7, #0]
 8003894:	429a      	cmp	r2, r3
 8003896:	d217      	bcs.n	80038c8 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003898:	4b09      	ldr	r3, [pc, #36]	; (80038c0 <HAL_RCC_ClockConfig+0x220>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f023 0207 	bic.w	r2, r3, #7
 80038a0:	4907      	ldr	r1, [pc, #28]	; (80038c0 <HAL_RCC_ClockConfig+0x220>)
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038a8:	4b05      	ldr	r3, [pc, #20]	; (80038c0 <HAL_RCC_ClockConfig+0x220>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 0307 	and.w	r3, r3, #7
 80038b0:	683a      	ldr	r2, [r7, #0]
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d008      	beq.n	80038c8 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e073      	b.n	80039a2 <HAL_RCC_ClockConfig+0x302>
 80038ba:	bf00      	nop
 80038bc:	08005070 	.word	0x08005070
 80038c0:	40022000 	.word	0x40022000
 80038c4:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0304 	and.w	r3, r3, #4
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d025      	beq.n	8003920 <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d018      	beq.n	800390e <HAL_RCC_ClockConfig+0x26e>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038e4:	d013      	beq.n	800390e <HAL_RCC_ClockConfig+0x26e>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80038ee:	d00e      	beq.n	800390e <HAL_RCC_ClockConfig+0x26e>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80038f8:	d009      	beq.n	800390e <HAL_RCC_ClockConfig+0x26e>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003902:	d004      	beq.n	800390e <HAL_RCC_ClockConfig+0x26e>
 8003904:	f44f 7169 	mov.w	r1, #932	; 0x3a4
 8003908:	4828      	ldr	r0, [pc, #160]	; (80039ac <HAL_RCC_ClockConfig+0x30c>)
 800390a:	f7fc fdd7 	bl	80004bc <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800390e:	4b28      	ldr	r3, [pc, #160]	; (80039b0 <HAL_RCC_ClockConfig+0x310>)
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	4925      	ldr	r1, [pc, #148]	; (80039b0 <HAL_RCC_ClockConfig+0x310>)
 800391c:	4313      	orrs	r3, r2
 800391e:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0308 	and.w	r3, r3, #8
 8003928:	2b00      	cmp	r3, #0
 800392a:	d026      	beq.n	800397a <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	691b      	ldr	r3, [r3, #16]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d018      	beq.n	8003966 <HAL_RCC_ClockConfig+0x2c6>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	691b      	ldr	r3, [r3, #16]
 8003938:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800393c:	d013      	beq.n	8003966 <HAL_RCC_ClockConfig+0x2c6>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	691b      	ldr	r3, [r3, #16]
 8003942:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003946:	d00e      	beq.n	8003966 <HAL_RCC_ClockConfig+0x2c6>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	691b      	ldr	r3, [r3, #16]
 800394c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003950:	d009      	beq.n	8003966 <HAL_RCC_ClockConfig+0x2c6>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	691b      	ldr	r3, [r3, #16]
 8003956:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800395a:	d004      	beq.n	8003966 <HAL_RCC_ClockConfig+0x2c6>
 800395c:	f240 31ab 	movw	r1, #939	; 0x3ab
 8003960:	4812      	ldr	r0, [pc, #72]	; (80039ac <HAL_RCC_ClockConfig+0x30c>)
 8003962:	f7fc fdab 	bl	80004bc <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003966:	4b12      	ldr	r3, [pc, #72]	; (80039b0 <HAL_RCC_ClockConfig+0x310>)
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	691b      	ldr	r3, [r3, #16]
 8003972:	00db      	lsls	r3, r3, #3
 8003974:	490e      	ldr	r1, [pc, #56]	; (80039b0 <HAL_RCC_ClockConfig+0x310>)
 8003976:	4313      	orrs	r3, r2
 8003978:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800397a:	f000 f821 	bl	80039c0 <HAL_RCC_GetSysClockFreq>
 800397e:	4601      	mov	r1, r0
 8003980:	4b0b      	ldr	r3, [pc, #44]	; (80039b0 <HAL_RCC_ClockConfig+0x310>)
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	091b      	lsrs	r3, r3, #4
 8003986:	f003 030f 	and.w	r3, r3, #15
 800398a:	4a0a      	ldr	r2, [pc, #40]	; (80039b4 <HAL_RCC_ClockConfig+0x314>)
 800398c:	5cd3      	ldrb	r3, [r2, r3]
 800398e:	fa21 f303 	lsr.w	r3, r1, r3
 8003992:	4a09      	ldr	r2, [pc, #36]	; (80039b8 <HAL_RCC_ClockConfig+0x318>)
 8003994:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003996:	4b09      	ldr	r3, [pc, #36]	; (80039bc <HAL_RCC_ClockConfig+0x31c>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4618      	mov	r0, r3
 800399c:	f7fc ff42 	bl	8000824 <HAL_InitTick>

  return HAL_OK;
 80039a0:	2300      	movs	r3, #0
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3710      	adds	r7, #16
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	08005070 	.word	0x08005070
 80039b0:	40021000 	.word	0x40021000
 80039b4:	08005144 	.word	0x08005144
 80039b8:	20000000 	.word	0x20000000
 80039bc:	20000004 	.word	0x20000004

080039c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039c0:	b490      	push	{r4, r7}
 80039c2:	b08a      	sub	sp, #40	; 0x28
 80039c4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80039c6:	4b2a      	ldr	r3, [pc, #168]	; (8003a70 <HAL_RCC_GetSysClockFreq+0xb0>)
 80039c8:	1d3c      	adds	r4, r7, #4
 80039ca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80039cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80039d0:	4b28      	ldr	r3, [pc, #160]	; (8003a74 <HAL_RCC_GetSysClockFreq+0xb4>)
 80039d2:	881b      	ldrh	r3, [r3, #0]
 80039d4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80039d6:	2300      	movs	r3, #0
 80039d8:	61fb      	str	r3, [r7, #28]
 80039da:	2300      	movs	r3, #0
 80039dc:	61bb      	str	r3, [r7, #24]
 80039de:	2300      	movs	r3, #0
 80039e0:	627b      	str	r3, [r7, #36]	; 0x24
 80039e2:	2300      	movs	r3, #0
 80039e4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80039e6:	2300      	movs	r3, #0
 80039e8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80039ea:	4b23      	ldr	r3, [pc, #140]	; (8003a78 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80039f0:	69fb      	ldr	r3, [r7, #28]
 80039f2:	f003 030c 	and.w	r3, r3, #12
 80039f6:	2b04      	cmp	r3, #4
 80039f8:	d002      	beq.n	8003a00 <HAL_RCC_GetSysClockFreq+0x40>
 80039fa:	2b08      	cmp	r3, #8
 80039fc:	d003      	beq.n	8003a06 <HAL_RCC_GetSysClockFreq+0x46>
 80039fe:	e02d      	b.n	8003a5c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003a00:	4b1e      	ldr	r3, [pc, #120]	; (8003a7c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003a02:	623b      	str	r3, [r7, #32]
      break;
 8003a04:	e02d      	b.n	8003a62 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	0c9b      	lsrs	r3, r3, #18
 8003a0a:	f003 030f 	and.w	r3, r3, #15
 8003a0e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003a12:	4413      	add	r3, r2
 8003a14:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003a18:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d013      	beq.n	8003a4c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003a24:	4b14      	ldr	r3, [pc, #80]	; (8003a78 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	0c5b      	lsrs	r3, r3, #17
 8003a2a:	f003 0301 	and.w	r3, r3, #1
 8003a2e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003a32:	4413      	add	r3, r2
 8003a34:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003a38:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	4a0f      	ldr	r2, [pc, #60]	; (8003a7c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003a3e:	fb02 f203 	mul.w	r2, r2, r3
 8003a42:	69bb      	ldr	r3, [r7, #24]
 8003a44:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a48:	627b      	str	r3, [r7, #36]	; 0x24
 8003a4a:	e004      	b.n	8003a56 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	4a0c      	ldr	r2, [pc, #48]	; (8003a80 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003a50:	fb02 f303 	mul.w	r3, r2, r3
 8003a54:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a58:	623b      	str	r3, [r7, #32]
      break;
 8003a5a:	e002      	b.n	8003a62 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003a5c:	4b07      	ldr	r3, [pc, #28]	; (8003a7c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003a5e:	623b      	str	r3, [r7, #32]
      break;
 8003a60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a62:	6a3b      	ldr	r3, [r7, #32]
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3728      	adds	r7, #40	; 0x28
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bc90      	pop	{r4, r7}
 8003a6c:	4770      	bx	lr
 8003a6e:	bf00      	nop
 8003a70:	080050a8 	.word	0x080050a8
 8003a74:	080050b8 	.word	0x080050b8
 8003a78:	40021000 	.word	0x40021000
 8003a7c:	007a1200 	.word	0x007a1200
 8003a80:	003d0900 	.word	0x003d0900

08003a84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a84:	b480      	push	{r7}
 8003a86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a88:	4b02      	ldr	r3, [pc, #8]	; (8003a94 <HAL_RCC_GetHCLKFreq+0x10>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bc80      	pop	{r7}
 8003a92:	4770      	bx	lr
 8003a94:	20000000 	.word	0x20000000

08003a98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a9c:	f7ff fff2 	bl	8003a84 <HAL_RCC_GetHCLKFreq>
 8003aa0:	4601      	mov	r1, r0
 8003aa2:	4b05      	ldr	r3, [pc, #20]	; (8003ab8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	0adb      	lsrs	r3, r3, #11
 8003aa8:	f003 0307 	and.w	r3, r3, #7
 8003aac:	4a03      	ldr	r2, [pc, #12]	; (8003abc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003aae:	5cd3      	ldrb	r3, [r2, r3]
 8003ab0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	40021000 	.word	0x40021000
 8003abc:	08005154 	.word	0x08005154

08003ac0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b085      	sub	sp, #20
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ac8:	4b0a      	ldr	r3, [pc, #40]	; (8003af4 <RCC_Delay+0x34>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a0a      	ldr	r2, [pc, #40]	; (8003af8 <RCC_Delay+0x38>)
 8003ace:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad2:	0a5b      	lsrs	r3, r3, #9
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	fb02 f303 	mul.w	r3, r2, r3
 8003ada:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003adc:	bf00      	nop
  }
  while (Delay --);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	1e5a      	subs	r2, r3, #1
 8003ae2:	60fa      	str	r2, [r7, #12]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d1f9      	bne.n	8003adc <RCC_Delay+0x1c>
}
 8003ae8:	bf00      	nop
 8003aea:	3714      	adds	r7, #20
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bc80      	pop	{r7}
 8003af0:	4770      	bx	lr
 8003af2:	bf00      	nop
 8003af4:	20000000 	.word	0x20000000
 8003af8:	10624dd3 	.word	0x10624dd3

08003afc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b086      	sub	sp, #24
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003b04:	2300      	movs	r3, #0
 8003b06:	613b      	str	r3, [r7, #16]
 8003b08:	2300      	movs	r3, #0
 8003b0a:	60fb      	str	r3, [r7, #12]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
#endif /* STM32F105xC || STM32F107xC */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0301 	and.w	r3, r3, #1
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d10f      	bne.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0302 	and.w	r3, r3, #2
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d109      	bne.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f003 0310 	and.w	r3, r3, #16
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d103      	bne.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8003b30:	216c      	movs	r1, #108	; 0x6c
 8003b32:	4873      	ldr	r0, [pc, #460]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8003b34:	f7fc fcc2 	bl	80004bc <assert_failed>

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 0301 	and.w	r3, r3, #1
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	f000 8095 	beq.w	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d012      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b56:	d00d      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b60:	d008      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b6a:	d003      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8003b6c:	2172      	movs	r1, #114	; 0x72
 8003b6e:	4864      	ldr	r0, [pc, #400]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8003b70:	f7fc fca4 	bl	80004bc <assert_failed>

    FlagStatus       pwrclkchanged = RESET;
 8003b74:	2300      	movs	r3, #0
 8003b76:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b78:	4b62      	ldr	r3, [pc, #392]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003b7a:	69db      	ldr	r3, [r3, #28]
 8003b7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d10d      	bne.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b84:	4b5f      	ldr	r3, [pc, #380]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003b86:	69db      	ldr	r3, [r3, #28]
 8003b88:	4a5e      	ldr	r2, [pc, #376]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003b8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b8e:	61d3      	str	r3, [r2, #28]
 8003b90:	4b5c      	ldr	r3, [pc, #368]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003b92:	69db      	ldr	r3, [r3, #28]
 8003b94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b98:	60bb      	str	r3, [r7, #8]
 8003b9a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ba0:	4b59      	ldr	r3, [pc, #356]	; (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d118      	bne.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0xe2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bac:	4b56      	ldr	r3, [pc, #344]	; (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a55      	ldr	r2, [pc, #340]	; (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003bb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bb6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bb8:	f7fc fe76 	bl	80008a8 <HAL_GetTick>
 8003bbc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bbe:	e008      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bc0:	f7fc fe72 	bl	80008a8 <HAL_GetTick>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	2b64      	cmp	r3, #100	; 0x64
 8003bcc:	d901      	bls.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
        {
          return HAL_TIMEOUT;
 8003bce:	2303      	movs	r3, #3
 8003bd0:	e092      	b.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bd2:	4b4d      	ldr	r3, [pc, #308]	; (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d0f0      	beq.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003bde:	4b49      	ldr	r3, [pc, #292]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003be0:	6a1b      	ldr	r3, [r3, #32]
 8003be2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003be6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d02e      	beq.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x150>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bf6:	68fa      	ldr	r2, [r7, #12]
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d027      	beq.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003bfc:	4b41      	ldr	r3, [pc, #260]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003bfe:	6a1b      	ldr	r3, [r3, #32]
 8003c00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c04:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c06:	4b41      	ldr	r3, [pc, #260]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003c08:	2201      	movs	r2, #1
 8003c0a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c0c:	4b3f      	ldr	r3, [pc, #252]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003c0e:	2200      	movs	r2, #0
 8003c10:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003c12:	4a3c      	ldr	r2, [pc, #240]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	f003 0301 	and.w	r3, r3, #1
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d014      	beq.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c22:	f7fc fe41 	bl	80008a8 <HAL_GetTick>
 8003c26:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c28:	e00a      	b.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x144>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c2a:	f7fc fe3d 	bl	80008a8 <HAL_GetTick>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d901      	bls.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x144>
          {
            return HAL_TIMEOUT;
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	e05b      	b.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c40:	4b30      	ldr	r3, [pc, #192]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003c42:	6a1b      	ldr	r3, [r3, #32]
 8003c44:	f003 0302 	and.w	r3, r3, #2
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d0ee      	beq.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x12e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c4c:	4b2d      	ldr	r3, [pc, #180]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003c4e:	6a1b      	ldr	r3, [r3, #32]
 8003c50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	492a      	ldr	r1, [pc, #168]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c5e:	7dfb      	ldrb	r3, [r7, #23]
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d105      	bne.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c64:	4b27      	ldr	r3, [pc, #156]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003c66:	69db      	ldr	r3, [r3, #28]
 8003c68:	4a26      	ldr	r2, [pc, #152]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003c6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c6e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f003 0302 	and.w	r3, r3, #2
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d01f      	beq.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d012      	beq.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c8c:	d00d      	beq.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c96:	d008      	beq.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003ca0:	d003      	beq.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8003ca2:	21b9      	movs	r1, #185	; 0xb9
 8003ca4:	4816      	ldr	r0, [pc, #88]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8003ca6:	f7fc fc09 	bl	80004bc <assert_failed>

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003caa:	4b16      	ldr	r3, [pc, #88]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	4913      	ldr	r1, [pc, #76]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0310 	and.w	r3, r3, #16
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d016      	beq.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003cd0:	d008      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	68db      	ldr	r3, [r3, #12]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d004      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003cda:	f240 1115 	movw	r1, #277	; 0x115
 8003cde:	4808      	ldr	r0, [pc, #32]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8003ce0:	f7fc fbec 	bl	80004bc <assert_failed>

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ce4:	4b07      	ldr	r3, [pc, #28]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	4904      	ldr	r1, [pc, #16]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003cf6:	2300      	movs	r3, #0
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3718      	adds	r7, #24
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}
 8003d00:	080050bc 	.word	0x080050bc
 8003d04:	40021000 	.word	0x40021000
 8003d08:	40007000 	.word	0x40007000
 8003d0c:	42420440 	.word	0x42420440

08003d10 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003d10:	b590      	push	{r4, r7, lr}
 8003d12:	b091      	sub	sp, #68	; 0x44
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003d18:	4b69      	ldr	r3, [pc, #420]	; (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>)
 8003d1a:	f107 0410 	add.w	r4, r7, #16
 8003d1e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d20:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003d24:	4b67      	ldr	r3, [pc, #412]	; (8003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>)
 8003d26:	881b      	ldrh	r3, [r3, #0]
 8003d28:	81bb      	strh	r3, [r7, #12]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	637b      	str	r3, [r7, #52]	; 0x34
 8003d2e:	2300      	movs	r3, #0
 8003d30:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003d32:	2300      	movs	r3, #0
 8003d34:	633b      	str	r3, [r7, #48]	; 0x30
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003d36:	2300      	movs	r3, #0
 8003d38:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	f003 0301 	and.w	r3, r3, #1
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d10e      	bne.n	8003d66 <HAL_RCCEx_GetPeriphCLKFreq+0x56>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f003 0302 	and.w	r3, r3, #2
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d109      	bne.n	8003d66 <HAL_RCCEx_GetPeriphCLKFreq+0x56>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f003 0310 	and.w	r3, r3, #16
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d104      	bne.n	8003d66 <HAL_RCCEx_GetPeriphCLKFreq+0x56>
 8003d5c:	f44f 71cd 	mov.w	r1, #410	; 0x19a
 8003d60:	4859      	ldr	r0, [pc, #356]	; (8003ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8003d62:	f7fc fbab 	bl	80004bc <assert_failed>

  switch (PeriphClk)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2b02      	cmp	r3, #2
 8003d6a:	f000 8092 	beq.w	8003e92 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 8003d6e:	2b10      	cmp	r3, #16
 8003d70:	d002      	beq.n	8003d78 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d049      	beq.n	8003e0a <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003d76:	e09d      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
      temp_reg = RCC->CFGR;
 8003d78:	4b54      	ldr	r3, [pc, #336]	; (8003ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003d7e:	4b53      	ldr	r3, [pc, #332]	; (8003ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	f000 8091 	beq.w	8003eae <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003d8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d8e:	0c9b      	lsrs	r3, r3, #18
 8003d90:	f003 030f 	and.w	r3, r3, #15
 8003d94:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8003d98:	4413      	add	r3, r2
 8003d9a:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8003d9e:	633b      	str	r3, [r7, #48]	; 0x30
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003da0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003da2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d018      	beq.n	8003ddc <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003daa:	4b48      	ldr	r3, [pc, #288]	; (8003ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	0c5b      	lsrs	r3, r3, #17
 8003db0:	f003 0301 	and.w	r3, r3, #1
 8003db4:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8003db8:	4413      	add	r3, r2
 8003dba:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8003dbe:	637b      	str	r3, [r7, #52]	; 0x34
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003dc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d00d      	beq.n	8003de6 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003dca:	4a41      	ldr	r2, [pc, #260]	; (8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8003dcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003dce:	fbb2 f2f3 	udiv	r2, r2, r3
 8003dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dd4:	fb02 f303 	mul.w	r3, r2, r3
 8003dd8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003dda:	e004      	b.n	8003de6 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003ddc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dde:	4a3d      	ldr	r2, [pc, #244]	; (8003ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8003de0:	fb02 f303 	mul.w	r3, r2, r3
 8003de4:	63fb      	str	r3, [r7, #60]	; 0x3c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003de6:	4b39      	ldr	r3, [pc, #228]	; (8003ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003df2:	d102      	bne.n	8003dfa <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          frequency = pllclk;
 8003df4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003df6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003df8:	e059      	b.n	8003eae <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
          frequency = (pllclk * 2) / 3;
 8003dfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	4a36      	ldr	r2, [pc, #216]	; (8003ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 8003e00:	fba2 2303 	umull	r2, r3, r2, r3
 8003e04:	085b      	lsrs	r3, r3, #1
 8003e06:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003e08:	e051      	b.n	8003eae <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
      temp_reg = RCC->BDCR;
 8003e0a:	4b30      	ldr	r3, [pc, #192]	; (8003ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8003e0c:	6a1b      	ldr	r3, [r3, #32]
 8003e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
      rtcsel = RCC_BDCR_RTCSEL;
 8003e10:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003e14:	62bb      	str	r3, [r7, #40]	; 0x28
      temp_reg_result = temp_reg & RCC_BDCR_RTCSEL;
 8003e16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e1c:	627b      	str	r3, [r7, #36]	; 0x24
      bitSerdy = HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY);
 8003e1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e20:	f003 0302 	and.w	r3, r3, #2
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	bf14      	ite	ne
 8003e28:	2301      	movne	r3, #1
 8003e2a:	2300      	moveq	r3, #0
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003e32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e34:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e3c:	d108      	bne.n	8003e50 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
 8003e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e40:	f003 0302 	and.w	r3, r3, #2
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d003      	beq.n	8003e50 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
        frequency = LSE_VALUE;
 8003e48:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e4c:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e4e:	e01f      	b.n	8003e90 <HAL_RCCEx_GetPeriphCLKFreq+0x180>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003e50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e5a:	d109      	bne.n	8003e70 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8003e5c:	4b1b      	ldr	r3, [pc, #108]	; (8003ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8003e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e60:	f003 0302 	and.w	r3, r3, #2
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d003      	beq.n	8003e70 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = LSI_VALUE;
 8003e68:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003e6c:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e6e:	e00f      	b.n	8003e90 <HAL_RCCEx_GetPeriphCLKFreq+0x180>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003e70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e7a:	d11a      	bne.n	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
 8003e7c:	4b13      	ldr	r3, [pc, #76]	; (8003ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d014      	beq.n	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
        frequency = HSE_VALUE / 128U;
 8003e88:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003e8c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003e8e:	e010      	b.n	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
 8003e90:	e00f      	b.n	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003e92:	f7ff fe01 	bl	8003a98 <HAL_RCC_GetPCLK2Freq>
 8003e96:	4602      	mov	r2, r0
 8003e98:	4b0c      	ldr	r3, [pc, #48]	; (8003ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	0b9b      	lsrs	r3, r3, #14
 8003e9e:	f003 0303 	and.w	r3, r3, #3
 8003ea2:	3301      	adds	r3, #1
 8003ea4:	005b      	lsls	r3, r3, #1
 8003ea6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eaa:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003eac:	e002      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
      break;
 8003eae:	bf00      	nop
 8003eb0:	e000      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
      break;
 8003eb2:	bf00      	nop
    }
  }
  return (uint32_t) frequency;
 8003eb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3744      	adds	r7, #68	; 0x44
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd90      	pop	{r4, r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	080050f8 	.word	0x080050f8
 8003ec4:	08005108 	.word	0x08005108
 8003ec8:	080050bc 	.word	0x080050bc
 8003ecc:	40021000 	.word	0x40021000
 8003ed0:	007a1200 	.word	0x007a1200
 8003ed4:	003d0900 	.word	0x003d0900
 8003ed8:	aaaaaaab 	.word	0xaaaaaaab

08003edc <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d101      	bne.n	8003ef2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e0b4      	b.n	800405c <HAL_RTC_Init+0x180>
  }

  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a5b      	ldr	r2, [pc, #364]	; (8004064 <HAL_RTC_Init+0x188>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d004      	beq.n	8003f06 <HAL_RTC_Init+0x2a>
 8003efc:	f240 111d 	movw	r1, #285	; 0x11d
 8003f00:	4859      	ldr	r0, [pc, #356]	; (8004068 <HAL_RTC_Init+0x18c>)
 8003f02:	f7fc fadb 	bl	80004bc <assert_failed>
  assert_param(IS_RTC_CALIB_OUTPUT(hrtc->Init.OutPut));
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d012      	beq.n	8003f34 <HAL_RTC_Init+0x58>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	2b80      	cmp	r3, #128	; 0x80
 8003f14:	d00e      	beq.n	8003f34 <HAL_RTC_Init+0x58>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f1e:	d009      	beq.n	8003f34 <HAL_RTC_Init+0x58>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f28:	d004      	beq.n	8003f34 <HAL_RTC_Init+0x58>
 8003f2a:	f44f 718f 	mov.w	r1, #286	; 0x11e
 8003f2e:	484e      	ldr	r0, [pc, #312]	; (8004068 <HAL_RTC_Init+0x18c>)
 8003f30:	f7fc fac4 	bl	80004bc <assert_failed>
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f3c:	d309      	bcc.n	8003f52 <HAL_RTC_Init+0x76>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f46:	d004      	beq.n	8003f52 <HAL_RTC_Init+0x76>
 8003f48:	f240 111f 	movw	r1, #287	; 0x11f
 8003f4c:	4846      	ldr	r0, [pc, #280]	; (8004068 <HAL_RTC_Init+0x18c>)
 8003f4e:	f7fc fab5 	bl	80004bc <assert_failed>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	7c5b      	ldrb	r3, [r3, #17]
 8003f56:	b2db      	uxtb	r3, r3
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d105      	bne.n	8003f68 <HAL_RTC_Init+0x8c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f7fc fafe 	bl	8000564 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2202      	movs	r2, #2
 8003f6c:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f000 fd07 	bl	8004982 <HAL_RTC_WaitForSynchro>
 8003f74:	4603      	mov	r3, r0
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d004      	beq.n	8003f84 <HAL_RTC_Init+0xa8>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2204      	movs	r2, #4
 8003f7e:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e06b      	b.n	800405c <HAL_RTC_Init+0x180>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f000 fdc0 	bl	8004b0a <RTC_EnterInitMode>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d004      	beq.n	8003f9a <HAL_RTC_Init+0xbe>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2204      	movs	r2, #4
 8003f94:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e060      	b.n	800405c <HAL_RTC_Init+0x180>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	685a      	ldr	r2, [r3, #4]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f022 0207 	bic.w	r2, r2, #7
 8003fa8:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d005      	beq.n	8003fbe <HAL_RTC_Init+0xe2>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8003fb2:	4b2e      	ldr	r3, [pc, #184]	; (800406c <HAL_RTC_Init+0x190>)
 8003fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb6:	4a2d      	ldr	r2, [pc, #180]	; (800406c <HAL_RTC_Init+0x190>)
 8003fb8:	f023 0301 	bic.w	r3, r3, #1
 8003fbc:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8003fbe:	4b2b      	ldr	r3, [pc, #172]	; (800406c <HAL_RTC_Init+0x190>)
 8003fc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fc2:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	4928      	ldr	r1, [pc, #160]	; (800406c <HAL_RTC_Init+0x190>)
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fd8:	d003      	beq.n	8003fe2 <HAL_RTC_Init+0x106>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	60fb      	str	r3, [r7, #12]
 8003fe0:	e00e      	b.n	8004000 <HAL_RTC_Init+0x124>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8003fe2:	2001      	movs	r0, #1
 8003fe4:	f7ff fe94 	bl	8003d10 <HAL_RCCEx_GetPeriphCLKFreq>
 8003fe8:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d104      	bne.n	8003ffa <HAL_RTC_Init+0x11e>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2204      	movs	r2, #4
 8003ff4:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e030      	b.n	800405c <HAL_RTC_Init+0x180>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	3b01      	subs	r3, #1
 8003ffe:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	f023 010f 	bic.w	r1, r3, #15
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	0c1a      	lsrs	r2, r3, #16
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	430a      	orrs	r2, r1
 8004014:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	0c1b      	lsrs	r3, r3, #16
 800401e:	041b      	lsls	r3, r3, #16
 8004020:	68fa      	ldr	r2, [r7, #12]
 8004022:	b291      	uxth	r1, r2
 8004024:	687a      	ldr	r2, [r7, #4]
 8004026:	6812      	ldr	r2, [r2, #0]
 8004028:	430b      	orrs	r3, r1
 800402a:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	f000 fd94 	bl	8004b5a <RTC_ExitInitMode>
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	d004      	beq.n	8004042 <HAL_RTC_Init+0x166>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2204      	movs	r2, #4
 800403c:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e00c      	b.n	800405c <HAL_RTC_Init+0x180>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2201      	movs	r2, #1
 800404c:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2201      	movs	r2, #1
 8004052:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2201      	movs	r2, #1
 8004058:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 800405a:	2300      	movs	r3, #0
  }
}
 800405c:	4618      	mov	r0, r3
 800405e:	3710      	adds	r7, #16
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}
 8004064:	40002800 	.word	0x40002800
 8004068:	0800510c 	.word	0x0800510c
 800406c:	40006c00 	.word	0x40006c00

08004070 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004070:	b590      	push	{r4, r7, lr}
 8004072:	b087      	sub	sp, #28
 8004074:	af00      	add	r7, sp, #0
 8004076:	60f8      	str	r0, [r7, #12]
 8004078:	60b9      	str	r1, [r7, #8]
 800407a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 800407c:	2300      	movs	r3, #0
 800407e:	617b      	str	r3, [r7, #20]
 8004080:	2300      	movs	r3, #0
 8004082:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d002      	beq.n	8004090 <HAL_RTC_SetTime+0x20>
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d101      	bne.n	8004094 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e0cd      	b.n	8004230 <HAL_RTC_SetTime+0x1c0>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d007      	beq.n	80040aa <HAL_RTC_SetTime+0x3a>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2b01      	cmp	r3, #1
 800409e:	d004      	beq.n	80040aa <HAL_RTC_SetTime+0x3a>
 80040a0:	f240 21ca 	movw	r1, #714	; 0x2ca
 80040a4:	4864      	ldr	r0, [pc, #400]	; (8004238 <HAL_RTC_SetTime+0x1c8>)
 80040a6:	f7fc fa09 	bl	80004bc <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	7c1b      	ldrb	r3, [r3, #16]
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d101      	bne.n	80040b6 <HAL_RTC_SetTime+0x46>
 80040b2:	2302      	movs	r3, #2
 80040b4:	e0bc      	b.n	8004230 <HAL_RTC_SetTime+0x1c0>
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2201      	movs	r2, #1
 80040ba:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2202      	movs	r2, #2
 80040c0:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d12e      	bne.n	8004126 <HAL_RTC_SetTime+0xb6>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	781b      	ldrb	r3, [r3, #0]
 80040cc:	2b17      	cmp	r3, #23
 80040ce:	d904      	bls.n	80040da <HAL_RTC_SetTime+0x6a>
 80040d0:	f240 21d3 	movw	r1, #723	; 0x2d3
 80040d4:	4858      	ldr	r0, [pc, #352]	; (8004238 <HAL_RTC_SetTime+0x1c8>)
 80040d6:	f7fc f9f1 	bl	80004bc <assert_failed>
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	785b      	ldrb	r3, [r3, #1]
 80040de:	2b3b      	cmp	r3, #59	; 0x3b
 80040e0:	d904      	bls.n	80040ec <HAL_RTC_SetTime+0x7c>
 80040e2:	f44f 7135 	mov.w	r1, #724	; 0x2d4
 80040e6:	4854      	ldr	r0, [pc, #336]	; (8004238 <HAL_RTC_SetTime+0x1c8>)
 80040e8:	f7fc f9e8 	bl	80004bc <assert_failed>
    assert_param(IS_RTC_SECONDS(sTime->Seconds));
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	789b      	ldrb	r3, [r3, #2]
 80040f0:	2b3b      	cmp	r3, #59	; 0x3b
 80040f2:	d904      	bls.n	80040fe <HAL_RTC_SetTime+0x8e>
 80040f4:	f240 21d5 	movw	r1, #725	; 0x2d5
 80040f8:	484f      	ldr	r0, [pc, #316]	; (8004238 <HAL_RTC_SetTime+0x1c8>)
 80040fa:	f7fc f9df 	bl	80004bc <assert_failed>

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	781b      	ldrb	r3, [r3, #0]
 8004102:	461a      	mov	r2, r3
 8004104:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8004108:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	785b      	ldrb	r3, [r3, #1]
 8004110:	4619      	mov	r1, r3
 8004112:	460b      	mov	r3, r1
 8004114:	011b      	lsls	r3, r3, #4
 8004116:	1a5b      	subs	r3, r3, r1
 8004118:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800411a:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 800411c:	68ba      	ldr	r2, [r7, #8]
 800411e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8004120:	4413      	add	r3, r2
 8004122:	617b      	str	r3, [r7, #20]
 8004124:	e045      	b.n	80041b2 <HAL_RTC_SetTime+0x142>
  }
  else
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	781b      	ldrb	r3, [r3, #0]
 800412a:	4618      	mov	r0, r3
 800412c:	f000 fd5a 	bl	8004be4 <RTC_Bcd2ToByte>
 8004130:	4603      	mov	r3, r0
 8004132:	2b17      	cmp	r3, #23
 8004134:	d904      	bls.n	8004140 <HAL_RTC_SetTime+0xd0>
 8004136:	f240 21dd 	movw	r1, #733	; 0x2dd
 800413a:	483f      	ldr	r0, [pc, #252]	; (8004238 <HAL_RTC_SetTime+0x1c8>)
 800413c:	f7fc f9be 	bl	80004bc <assert_failed>
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	785b      	ldrb	r3, [r3, #1]
 8004144:	4618      	mov	r0, r3
 8004146:	f000 fd4d 	bl	8004be4 <RTC_Bcd2ToByte>
 800414a:	4603      	mov	r3, r0
 800414c:	2b3b      	cmp	r3, #59	; 0x3b
 800414e:	d904      	bls.n	800415a <HAL_RTC_SetTime+0xea>
 8004150:	f240 21de 	movw	r1, #734	; 0x2de
 8004154:	4838      	ldr	r0, [pc, #224]	; (8004238 <HAL_RTC_SetTime+0x1c8>)
 8004156:	f7fc f9b1 	bl	80004bc <assert_failed>
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	789b      	ldrb	r3, [r3, #2]
 800415e:	4618      	mov	r0, r3
 8004160:	f000 fd40 	bl	8004be4 <RTC_Bcd2ToByte>
 8004164:	4603      	mov	r3, r0
 8004166:	2b3b      	cmp	r3, #59	; 0x3b
 8004168:	d904      	bls.n	8004174 <HAL_RTC_SetTime+0x104>
 800416a:	f240 21df 	movw	r1, #735	; 0x2df
 800416e:	4832      	ldr	r0, [pc, #200]	; (8004238 <HAL_RTC_SetTime+0x1c8>)
 8004170:	f7fc f9a4 	bl	80004bc <assert_failed>

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	781b      	ldrb	r3, [r3, #0]
 8004178:	4618      	mov	r0, r3
 800417a:	f000 fd33 	bl	8004be4 <RTC_Bcd2ToByte>
 800417e:	4603      	mov	r3, r0
 8004180:	461a      	mov	r2, r3
 8004182:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8004186:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	785b      	ldrb	r3, [r3, #1]
 800418e:	4618      	mov	r0, r3
 8004190:	f000 fd28 	bl	8004be4 <RTC_Bcd2ToByte>
 8004194:	4603      	mov	r3, r0
 8004196:	461a      	mov	r2, r3
 8004198:	4613      	mov	r3, r2
 800419a:	011b      	lsls	r3, r3, #4
 800419c:	1a9b      	subs	r3, r3, r2
 800419e:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80041a0:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	789b      	ldrb	r3, [r3, #2]
 80041a6:	4618      	mov	r0, r3
 80041a8:	f000 fd1c 	bl	8004be4 <RTC_Bcd2ToByte>
 80041ac:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80041ae:	4423      	add	r3, r4
 80041b0:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80041b2:	6979      	ldr	r1, [r7, #20]
 80041b4:	68f8      	ldr	r0, [r7, #12]
 80041b6:	f000 fc41 	bl	8004a3c <RTC_WriteTimeCounter>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d007      	beq.n	80041d0 <HAL_RTC_SetTime+0x160>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2204      	movs	r2, #4
 80041c4:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2200      	movs	r2, #0
 80041ca:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e02f      	b.n	8004230 <HAL_RTC_SetTime+0x1c0>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	685a      	ldr	r2, [r3, #4]
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f022 0205 	bic.w	r2, r2, #5
 80041de:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80041e0:	68f8      	ldr	r0, [r7, #12]
 80041e2:	f000 fc52 	bl	8004a8a <RTC_ReadAlarmCounter>
 80041e6:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ee:	d018      	beq.n	8004222 <HAL_RTC_SetTime+0x1b2>
    {
      if (counter_alarm < counter_time)
 80041f0:	693a      	ldr	r2, [r7, #16]
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d214      	bcs.n	8004222 <HAL_RTC_SetTime+0x1b2>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80041fe:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004202:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004204:	6939      	ldr	r1, [r7, #16]
 8004206:	68f8      	ldr	r0, [r7, #12]
 8004208:	f000 fc58 	bl	8004abc <RTC_WriteAlarmCounter>
 800420c:	4603      	mov	r3, r0
 800420e:	2b00      	cmp	r3, #0
 8004210:	d007      	beq.n	8004222 <HAL_RTC_SetTime+0x1b2>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2204      	movs	r2, #4
 8004216:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2200      	movs	r2, #0
 800421c:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e006      	b.n	8004230 <HAL_RTC_SetTime+0x1c0>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2201      	movs	r2, #1
 8004226:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2200      	movs	r2, #0
 800422c:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 800422e:	2300      	movs	r3, #0
  }
}
 8004230:	4618      	mov	r0, r3
 8004232:	371c      	adds	r7, #28
 8004234:	46bd      	mov	sp, r7
 8004236:	bd90      	pop	{r4, r7, pc}
 8004238:	0800510c 	.word	0x0800510c

0800423c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b088      	sub	sp, #32
 8004240:	af00      	add	r7, sp, #0
 8004242:	60f8      	str	r0, [r7, #12]
 8004244:	60b9      	str	r1, [r7, #8]
 8004246:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8004248:	2300      	movs	r3, #0
 800424a:	61bb      	str	r3, [r7, #24]
 800424c:	2300      	movs	r3, #0
 800424e:	61fb      	str	r3, [r7, #28]
 8004250:	2300      	movs	r3, #0
 8004252:	617b      	str	r3, [r7, #20]
 8004254:	2300      	movs	r3, #0
 8004256:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d002      	beq.n	8004264 <HAL_RTC_GetTime+0x28>
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d101      	bne.n	8004268 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8004264:	2301      	movs	r3, #1
 8004266:	e0c0      	b.n	80043ea <HAL_RTC_GetTime+0x1ae>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d007      	beq.n	800427e <HAL_RTC_GetTime+0x42>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2b01      	cmp	r3, #1
 8004272:	d004      	beq.n	800427e <HAL_RTC_GetTime+0x42>
 8004274:	f240 312d 	movw	r1, #813	; 0x32d
 8004278:	485e      	ldr	r0, [pc, #376]	; (80043f4 <HAL_RTC_GetTime+0x1b8>)
 800427a:	f7fc f91f 	bl	80004bc <assert_failed>

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	f003 0304 	and.w	r3, r3, #4
 8004288:	2b00      	cmp	r3, #0
 800428a:	d001      	beq.n	8004290 <HAL_RTC_GetTime+0x54>
  {
    return HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e0ac      	b.n	80043ea <HAL_RTC_GetTime+0x1ae>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8004290:	68f8      	ldr	r0, [r7, #12]
 8004292:	f000 fba3 	bl	80049dc <RTC_ReadTimeCounter>
 8004296:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	4a57      	ldr	r2, [pc, #348]	; (80043f8 <HAL_RTC_GetTime+0x1bc>)
 800429c:	fba2 2303 	umull	r2, r3, r2, r3
 80042a0:	0adb      	lsrs	r3, r3, #11
 80042a2:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 80042a4:	69ba      	ldr	r2, [r7, #24]
 80042a6:	4b54      	ldr	r3, [pc, #336]	; (80043f8 <HAL_RTC_GetTime+0x1bc>)
 80042a8:	fba3 1302 	umull	r1, r3, r3, r2
 80042ac:	0adb      	lsrs	r3, r3, #11
 80042ae:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80042b2:	fb01 f303 	mul.w	r3, r1, r3
 80042b6:	1ad3      	subs	r3, r2, r3
 80042b8:	4a50      	ldr	r2, [pc, #320]	; (80043fc <HAL_RTC_GetTime+0x1c0>)
 80042ba:	fba2 2303 	umull	r2, r3, r2, r3
 80042be:	095b      	lsrs	r3, r3, #5
 80042c0:	b2da      	uxtb	r2, r3
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 80042c6:	69bb      	ldr	r3, [r7, #24]
 80042c8:	4a4b      	ldr	r2, [pc, #300]	; (80043f8 <HAL_RTC_GetTime+0x1bc>)
 80042ca:	fba2 1203 	umull	r1, r2, r2, r3
 80042ce:	0ad2      	lsrs	r2, r2, #11
 80042d0:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80042d4:	fb01 f202 	mul.w	r2, r1, r2
 80042d8:	1a9a      	subs	r2, r3, r2
 80042da:	4b48      	ldr	r3, [pc, #288]	; (80043fc <HAL_RTC_GetTime+0x1c0>)
 80042dc:	fba3 1302 	umull	r1, r3, r3, r2
 80042e0:	0959      	lsrs	r1, r3, #5
 80042e2:	460b      	mov	r3, r1
 80042e4:	011b      	lsls	r3, r3, #4
 80042e6:	1a5b      	subs	r3, r3, r1
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	1ad1      	subs	r1, r2, r3
 80042ec:	b2ca      	uxtb	r2, r1
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	2b17      	cmp	r3, #23
 80042f6:	d955      	bls.n	80043a4 <HAL_RTC_GetTime+0x168>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	4a41      	ldr	r2, [pc, #260]	; (8004400 <HAL_RTC_GetTime+0x1c4>)
 80042fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004300:	091b      	lsrs	r3, r3, #4
 8004302:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8004304:	6939      	ldr	r1, [r7, #16]
 8004306:	4b3e      	ldr	r3, [pc, #248]	; (8004400 <HAL_RTC_GetTime+0x1c4>)
 8004308:	fba3 2301 	umull	r2, r3, r3, r1
 800430c:	091a      	lsrs	r2, r3, #4
 800430e:	4613      	mov	r3, r2
 8004310:	005b      	lsls	r3, r3, #1
 8004312:	4413      	add	r3, r2
 8004314:	00db      	lsls	r3, r3, #3
 8004316:	1aca      	subs	r2, r1, r3
 8004318:	b2d2      	uxtb	r2, r2
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800431e:	68f8      	ldr	r0, [r7, #12]
 8004320:	f000 fbb3 	bl	8004a8a <RTC_ReadAlarmCounter>
 8004324:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8004326:	69fb      	ldr	r3, [r7, #28]
 8004328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800432c:	d008      	beq.n	8004340 <HAL_RTC_GetTime+0x104>
 800432e:	69fa      	ldr	r2, [r7, #28]
 8004330:	69bb      	ldr	r3, [r7, #24]
 8004332:	429a      	cmp	r2, r3
 8004334:	d904      	bls.n	8004340 <HAL_RTC_GetTime+0x104>
    {
      counter_alarm -= counter_time;
 8004336:	69fa      	ldr	r2, [r7, #28]
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	1ad3      	subs	r3, r2, r3
 800433c:	61fb      	str	r3, [r7, #28]
 800433e:	e002      	b.n	8004346 <HAL_RTC_GetTime+0x10a>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8004340:	f04f 33ff 	mov.w	r3, #4294967295
 8004344:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	4a2e      	ldr	r2, [pc, #184]	; (8004404 <HAL_RTC_GetTime+0x1c8>)
 800434a:	fb02 f303 	mul.w	r3, r2, r3
 800434e:	69ba      	ldr	r2, [r7, #24]
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004354:	69b9      	ldr	r1, [r7, #24]
 8004356:	68f8      	ldr	r0, [r7, #12]
 8004358:	f000 fb70 	bl	8004a3c <RTC_WriteTimeCounter>
 800435c:	4603      	mov	r3, r0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d001      	beq.n	8004366 <HAL_RTC_GetTime+0x12a>
    {
      return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e041      	b.n	80043ea <HAL_RTC_GetTime+0x1ae>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8004366:	69fb      	ldr	r3, [r7, #28]
 8004368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800436c:	d00c      	beq.n	8004388 <HAL_RTC_GetTime+0x14c>
    {
      counter_alarm += counter_time;
 800436e:	69fa      	ldr	r2, [r7, #28]
 8004370:	69bb      	ldr	r3, [r7, #24]
 8004372:	4413      	add	r3, r2
 8004374:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004376:	69f9      	ldr	r1, [r7, #28]
 8004378:	68f8      	ldr	r0, [r7, #12]
 800437a:	f000 fb9f 	bl	8004abc <RTC_WriteAlarmCounter>
 800437e:	4603      	mov	r3, r0
 8004380:	2b00      	cmp	r3, #0
 8004382:	d00a      	beq.n	800439a <HAL_RTC_GetTime+0x15e>
      {
        return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e030      	b.n	80043ea <HAL_RTC_GetTime+0x1ae>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004388:	69f9      	ldr	r1, [r7, #28]
 800438a:	68f8      	ldr	r0, [r7, #12]
 800438c:	f000 fb96 	bl	8004abc <RTC_WriteAlarmCounter>
 8004390:	4603      	mov	r3, r0
 8004392:	2b00      	cmp	r3, #0
 8004394:	d001      	beq.n	800439a <HAL_RTC_GetTime+0x15e>
      {
        return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e027      	b.n	80043ea <HAL_RTC_GetTime+0x1ae>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 800439a:	6979      	ldr	r1, [r7, #20]
 800439c:	68f8      	ldr	r0, [r7, #12]
 800439e:	f000 fc3e 	bl	8004c1e <RTC_DateUpdate>
 80043a2:	e003      	b.n	80043ac <HAL_RTC_GetTime+0x170>
  }
  else
  {
    sTime->Hours = hours;
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	b2da      	uxtb	r2, r3
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d01a      	beq.n	80043e8 <HAL_RTC_GetTime+0x1ac>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	781b      	ldrb	r3, [r3, #0]
 80043b6:	4618      	mov	r0, r3
 80043b8:	f000 fbf7 	bl	8004baa <RTC_ByteToBcd2>
 80043bc:	4603      	mov	r3, r0
 80043be:	461a      	mov	r2, r3
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	785b      	ldrb	r3, [r3, #1]
 80043c8:	4618      	mov	r0, r3
 80043ca:	f000 fbee 	bl	8004baa <RTC_ByteToBcd2>
 80043ce:	4603      	mov	r3, r0
 80043d0:	461a      	mov	r2, r3
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	789b      	ldrb	r3, [r3, #2]
 80043da:	4618      	mov	r0, r3
 80043dc:	f000 fbe5 	bl	8004baa <RTC_ByteToBcd2>
 80043e0:	4603      	mov	r3, r0
 80043e2:	461a      	mov	r2, r3
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80043e8:	2300      	movs	r3, #0
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3720      	adds	r7, #32
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}
 80043f2:	bf00      	nop
 80043f4:	0800510c 	.word	0x0800510c
 80043f8:	91a2b3c5 	.word	0x91a2b3c5
 80043fc:	88888889 	.word	0x88888889
 8004400:	aaaaaaab 	.word	0xaaaaaaab
 8004404:	00015180 	.word	0x00015180

08004408 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b088      	sub	sp, #32
 800440c:	af00      	add	r7, sp, #0
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	60b9      	str	r1, [r7, #8]
 8004412:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8004414:	2300      	movs	r3, #0
 8004416:	61fb      	str	r3, [r7, #28]
 8004418:	2300      	movs	r3, #0
 800441a:	61bb      	str	r3, [r7, #24]
 800441c:	2300      	movs	r3, #0
 800441e:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d002      	beq.n	800442c <HAL_RTC_SetDate+0x24>
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d101      	bne.n	8004430 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e0fc      	b.n	800462a <HAL_RTC_SetDate+0x222>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d007      	beq.n	8004446 <HAL_RTC_SetDate+0x3e>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2b01      	cmp	r3, #1
 800443a:	d004      	beq.n	8004446 <HAL_RTC_SetDate+0x3e>
 800443c:	f44f 7167 	mov.w	r1, #924	; 0x39c
 8004440:	487c      	ldr	r0, [pc, #496]	; (8004634 <HAL_RTC_SetDate+0x22c>)
 8004442:	f7fc f83b 	bl	80004bc <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	7c1b      	ldrb	r3, [r3, #16]
 800444a:	2b01      	cmp	r3, #1
 800444c:	d101      	bne.n	8004452 <HAL_RTC_SetDate+0x4a>
 800444e:	2302      	movs	r3, #2
 8004450:	e0eb      	b.n	800462a <HAL_RTC_SetDate+0x222>
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2201      	movs	r2, #1
 8004456:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2202      	movs	r2, #2
 800445c:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d12f      	bne.n	80044c4 <HAL_RTC_SetDate+0xbc>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	78db      	ldrb	r3, [r3, #3]
 8004468:	2b63      	cmp	r3, #99	; 0x63
 800446a:	d904      	bls.n	8004476 <HAL_RTC_SetDate+0x6e>
 800446c:	f240 31a5 	movw	r1, #933	; 0x3a5
 8004470:	4870      	ldr	r0, [pc, #448]	; (8004634 <HAL_RTC_SetDate+0x22c>)
 8004472:	f7fc f823 	bl	80004bc <assert_failed>
    assert_param(IS_RTC_MONTH(sDate->Month));
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	785b      	ldrb	r3, [r3, #1]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d003      	beq.n	8004486 <HAL_RTC_SetDate+0x7e>
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	785b      	ldrb	r3, [r3, #1]
 8004482:	2b0c      	cmp	r3, #12
 8004484:	d904      	bls.n	8004490 <HAL_RTC_SetDate+0x88>
 8004486:	f240 31a6 	movw	r1, #934	; 0x3a6
 800448a:	486a      	ldr	r0, [pc, #424]	; (8004634 <HAL_RTC_SetDate+0x22c>)
 800448c:	f7fc f816 	bl	80004bc <assert_failed>
    assert_param(IS_RTC_DATE(sDate->Date));
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	789b      	ldrb	r3, [r3, #2]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d003      	beq.n	80044a0 <HAL_RTC_SetDate+0x98>
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	789b      	ldrb	r3, [r3, #2]
 800449c:	2b1f      	cmp	r3, #31
 800449e:	d904      	bls.n	80044aa <HAL_RTC_SetDate+0xa2>
 80044a0:	f240 31a7 	movw	r1, #935	; 0x3a7
 80044a4:	4863      	ldr	r0, [pc, #396]	; (8004634 <HAL_RTC_SetDate+0x22c>)
 80044a6:	f7fc f809 	bl	80004bc <assert_failed>

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	78da      	ldrb	r2, [r3, #3]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	785a      	ldrb	r2, [r3, #1]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	789a      	ldrb	r2, [r3, #2]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	739a      	strb	r2, [r3, #14]
 80044c2:	e051      	b.n	8004568 <HAL_RTC_SetDate+0x160>
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	78db      	ldrb	r3, [r3, #3]
 80044c8:	4618      	mov	r0, r3
 80044ca:	f000 fb8b 	bl	8004be4 <RTC_Bcd2ToByte>
 80044ce:	4603      	mov	r3, r0
 80044d0:	2b63      	cmp	r3, #99	; 0x63
 80044d2:	d904      	bls.n	80044de <HAL_RTC_SetDate+0xd6>
 80044d4:	f44f 716c 	mov.w	r1, #944	; 0x3b0
 80044d8:	4856      	ldr	r0, [pc, #344]	; (8004634 <HAL_RTC_SetDate+0x22c>)
 80044da:	f7fb ffef 	bl	80004bc <assert_failed>
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	785b      	ldrb	r3, [r3, #1]
 80044e2:	4618      	mov	r0, r3
 80044e4:	f000 fb7e 	bl	8004be4 <RTC_Bcd2ToByte>
 80044e8:	4603      	mov	r3, r0
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d007      	beq.n	80044fe <HAL_RTC_SetDate+0xf6>
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	785b      	ldrb	r3, [r3, #1]
 80044f2:	4618      	mov	r0, r3
 80044f4:	f000 fb76 	bl	8004be4 <RTC_Bcd2ToByte>
 80044f8:	4603      	mov	r3, r0
 80044fa:	2b0c      	cmp	r3, #12
 80044fc:	d904      	bls.n	8004508 <HAL_RTC_SetDate+0x100>
 80044fe:	f240 31b1 	movw	r1, #945	; 0x3b1
 8004502:	484c      	ldr	r0, [pc, #304]	; (8004634 <HAL_RTC_SetDate+0x22c>)
 8004504:	f7fb ffda 	bl	80004bc <assert_failed>
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	789b      	ldrb	r3, [r3, #2]
 800450c:	4618      	mov	r0, r3
 800450e:	f000 fb69 	bl	8004be4 <RTC_Bcd2ToByte>
 8004512:	4603      	mov	r3, r0
 8004514:	2b00      	cmp	r3, #0
 8004516:	d007      	beq.n	8004528 <HAL_RTC_SetDate+0x120>
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	789b      	ldrb	r3, [r3, #2]
 800451c:	4618      	mov	r0, r3
 800451e:	f000 fb61 	bl	8004be4 <RTC_Bcd2ToByte>
 8004522:	4603      	mov	r3, r0
 8004524:	2b1f      	cmp	r3, #31
 8004526:	d904      	bls.n	8004532 <HAL_RTC_SetDate+0x12a>
 8004528:	f240 31b2 	movw	r1, #946	; 0x3b2
 800452c:	4841      	ldr	r0, [pc, #260]	; (8004634 <HAL_RTC_SetDate+0x22c>)
 800452e:	f7fb ffc5 	bl	80004bc <assert_failed>

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	78db      	ldrb	r3, [r3, #3]
 8004536:	4618      	mov	r0, r3
 8004538:	f000 fb54 	bl	8004be4 <RTC_Bcd2ToByte>
 800453c:	4603      	mov	r3, r0
 800453e:	461a      	mov	r2, r3
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	785b      	ldrb	r3, [r3, #1]
 8004548:	4618      	mov	r0, r3
 800454a:	f000 fb4b 	bl	8004be4 <RTC_Bcd2ToByte>
 800454e:	4603      	mov	r3, r0
 8004550:	461a      	mov	r2, r3
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	789b      	ldrb	r3, [r3, #2]
 800455a:	4618      	mov	r0, r3
 800455c:	f000 fb42 	bl	8004be4 <RTC_Bcd2ToByte>
 8004560:	4603      	mov	r3, r0
 8004562:	461a      	mov	r2, r3
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	7bdb      	ldrb	r3, [r3, #15]
 800456c:	4618      	mov	r0, r3
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	7b59      	ldrb	r1, [r3, #13]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	7b9b      	ldrb	r3, [r3, #14]
 8004576:	461a      	mov	r2, r3
 8004578:	f000 fc2c 	bl	8004dd4 <RTC_WeekDayNum>
 800457c:	4603      	mov	r3, r0
 800457e:	461a      	mov	r2, r3
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	7b1a      	ldrb	r2, [r3, #12]
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800458c:	68f8      	ldr	r0, [r7, #12]
 800458e:	f000 fa25 	bl	80049dc <RTC_ReadTimeCounter>
 8004592:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8004594:	69fb      	ldr	r3, [r7, #28]
 8004596:	4a28      	ldr	r2, [pc, #160]	; (8004638 <HAL_RTC_SetDate+0x230>)
 8004598:	fba2 2303 	umull	r2, r3, r2, r3
 800459c:	0adb      	lsrs	r3, r3, #11
 800459e:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	2b18      	cmp	r3, #24
 80045a4:	d93a      	bls.n	800461c <HAL_RTC_SetDate+0x214>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	4a24      	ldr	r2, [pc, #144]	; (800463c <HAL_RTC_SetDate+0x234>)
 80045aa:	fba2 2303 	umull	r2, r3, r2, r3
 80045ae:	091b      	lsrs	r3, r3, #4
 80045b0:	4a23      	ldr	r2, [pc, #140]	; (8004640 <HAL_RTC_SetDate+0x238>)
 80045b2:	fb02 f303 	mul.w	r3, r2, r3
 80045b6:	69fa      	ldr	r2, [r7, #28]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80045bc:	69f9      	ldr	r1, [r7, #28]
 80045be:	68f8      	ldr	r0, [r7, #12]
 80045c0:	f000 fa3c 	bl	8004a3c <RTC_WriteTimeCounter>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d007      	beq.n	80045da <HAL_RTC_SetDate+0x1d2>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2204      	movs	r2, #4
 80045ce:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2200      	movs	r2, #0
 80045d4:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	e027      	b.n	800462a <HAL_RTC_SetDate+0x222>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80045da:	68f8      	ldr	r0, [r7, #12]
 80045dc:	f000 fa55 	bl	8004a8a <RTC_ReadAlarmCounter>
 80045e0:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80045e2:	69bb      	ldr	r3, [r7, #24]
 80045e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045e8:	d018      	beq.n	800461c <HAL_RTC_SetDate+0x214>
    {
      if (counter_alarm < counter_time)
 80045ea:	69ba      	ldr	r2, [r7, #24]
 80045ec:	69fb      	ldr	r3, [r7, #28]
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d214      	bcs.n	800461c <HAL_RTC_SetDate+0x214>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80045f2:	69bb      	ldr	r3, [r7, #24]
 80045f4:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80045f8:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80045fc:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80045fe:	69b9      	ldr	r1, [r7, #24]
 8004600:	68f8      	ldr	r0, [r7, #12]
 8004602:	f000 fa5b 	bl	8004abc <RTC_WriteAlarmCounter>
 8004606:	4603      	mov	r3, r0
 8004608:	2b00      	cmp	r3, #0
 800460a:	d007      	beq.n	800461c <HAL_RTC_SetDate+0x214>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2204      	movs	r2, #4
 8004610:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2200      	movs	r2, #0
 8004616:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	e006      	b.n	800462a <HAL_RTC_SetDate+0x222>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2201      	movs	r2, #1
 8004620:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2200      	movs	r2, #0
 8004626:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004628:	2300      	movs	r3, #0
}
 800462a:	4618      	mov	r0, r3
 800462c:	3720      	adds	r7, #32
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
 8004632:	bf00      	nop
 8004634:	0800510c 	.word	0x0800510c
 8004638:	91a2b3c5 	.word	0x91a2b3c5
 800463c:	aaaaaaab 	.word	0xaaaaaaab
 8004640:	00015180 	.word	0x00015180

08004644 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b086      	sub	sp, #24
 8004648:	af00      	add	r7, sp, #0
 800464a:	60f8      	str	r0, [r7, #12]
 800464c:	60b9      	str	r1, [r7, #8]
 800464e:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8004650:	f107 0314 	add.w	r3, r7, #20
 8004654:	2100      	movs	r1, #0
 8004656:	460a      	mov	r2, r1
 8004658:	801a      	strh	r2, [r3, #0]
 800465a:	460a      	mov	r2, r1
 800465c:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d002      	beq.n	800466a <HAL_RTC_GetDate+0x26>
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d101      	bne.n	800466e <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e045      	b.n	80046fa <HAL_RTC_GetDate+0xb6>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d007      	beq.n	8004684 <HAL_RTC_GetDate+0x40>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2b01      	cmp	r3, #1
 8004678:	d004      	beq.n	8004684 <HAL_RTC_GetDate+0x40>
 800467a:	f240 410e 	movw	r1, #1038	; 0x40e
 800467e:	4821      	ldr	r0, [pc, #132]	; (8004704 <HAL_RTC_GetDate+0xc0>)
 8004680:	f7fb ff1c 	bl	80004bc <assert_failed>

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8004684:	f107 0314 	add.w	r3, r7, #20
 8004688:	2200      	movs	r2, #0
 800468a:	4619      	mov	r1, r3
 800468c:	68f8      	ldr	r0, [r7, #12]
 800468e:	f7ff fdd5 	bl	800423c <HAL_RTC_GetTime>
 8004692:	4603      	mov	r3, r0
 8004694:	2b00      	cmp	r3, #0
 8004696:	d001      	beq.n	800469c <HAL_RTC_GetDate+0x58>
  {
    return HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	e02e      	b.n	80046fa <HAL_RTC_GetDate+0xb6>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	7b1a      	ldrb	r2, [r3, #12]
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	7bda      	ldrb	r2, [r3, #15]
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	7b5a      	ldrb	r2, [r3, #13]
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	7b9a      	ldrb	r2, [r3, #14]
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d01a      	beq.n	80046f8 <HAL_RTC_GetDate+0xb4>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	78db      	ldrb	r3, [r3, #3]
 80046c6:	4618      	mov	r0, r3
 80046c8:	f000 fa6f 	bl	8004baa <RTC_ByteToBcd2>
 80046cc:	4603      	mov	r3, r0
 80046ce:	461a      	mov	r2, r3
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	785b      	ldrb	r3, [r3, #1]
 80046d8:	4618      	mov	r0, r3
 80046da:	f000 fa66 	bl	8004baa <RTC_ByteToBcd2>
 80046de:	4603      	mov	r3, r0
 80046e0:	461a      	mov	r2, r3
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	789b      	ldrb	r3, [r3, #2]
 80046ea:	4618      	mov	r0, r3
 80046ec:	f000 fa5d 	bl	8004baa <RTC_ByteToBcd2>
 80046f0:	4603      	mov	r3, r0
 80046f2:	461a      	mov	r2, r3
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80046f8:	2300      	movs	r3, #0
}
 80046fa:	4618      	mov	r0, r3
 80046fc:	3718      	adds	r7, #24
 80046fe:	46bd      	mov	sp, r7
 8004700:	bd80      	pop	{r7, pc}
 8004702:	bf00      	nop
 8004704:	0800510c 	.word	0x0800510c

08004708 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8004708:	b590      	push	{r4, r7, lr}
 800470a:	b089      	sub	sp, #36	; 0x24
 800470c:	af00      	add	r7, sp, #0
 800470e:	60f8      	str	r0, [r7, #12]
 8004710:	60b9      	str	r1, [r7, #8]
 8004712:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 8004714:	2300      	movs	r3, #0
 8004716:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 8004718:	f107 0314 	add.w	r3, r7, #20
 800471c:	2100      	movs	r1, #0
 800471e:	460a      	mov	r2, r1
 8004720:	801a      	strh	r2, [r3, #0]
 8004722:	460a      	mov	r2, r1
 8004724:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d002      	beq.n	8004732 <HAL_RTC_SetAlarm_IT+0x2a>
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d101      	bne.n	8004736 <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e0ec      	b.n	8004910 <HAL_RTC_SetAlarm_IT+0x208>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d007      	beq.n	800474c <HAL_RTC_SetAlarm_IT+0x44>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2b01      	cmp	r3, #1
 8004740:	d004      	beq.n	800474c <HAL_RTC_SetAlarm_IT+0x44>
 8004742:	f240 41ac 	movw	r1, #1196	; 0x4ac
 8004746:	4874      	ldr	r0, [pc, #464]	; (8004918 <HAL_RTC_SetAlarm_IT+0x210>)
 8004748:	f7fb feb8 	bl	80004bc <assert_failed>
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d004      	beq.n	800475e <HAL_RTC_SetAlarm_IT+0x56>
 8004754:	f240 41ad 	movw	r1, #1197	; 0x4ad
 8004758:	486f      	ldr	r0, [pc, #444]	; (8004918 <HAL_RTC_SetAlarm_IT+0x210>)
 800475a:	f7fb feaf 	bl	80004bc <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	7c1b      	ldrb	r3, [r3, #16]
 8004762:	2b01      	cmp	r3, #1
 8004764:	d101      	bne.n	800476a <HAL_RTC_SetAlarm_IT+0x62>
 8004766:	2302      	movs	r3, #2
 8004768:	e0d2      	b.n	8004910 <HAL_RTC_SetAlarm_IT+0x208>
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2201      	movs	r2, #1
 800476e:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2202      	movs	r2, #2
 8004774:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8004776:	f107 0314 	add.w	r3, r7, #20
 800477a:	2200      	movs	r2, #0
 800477c:	4619      	mov	r1, r3
 800477e:	68f8      	ldr	r0, [r7, #12]
 8004780:	f7ff fd5c 	bl	800423c <HAL_RTC_GetTime>
 8004784:	4603      	mov	r3, r0
 8004786:	2b00      	cmp	r3, #0
 8004788:	d001      	beq.n	800478e <HAL_RTC_SetAlarm_IT+0x86>
  {
    return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e0c0      	b.n	8004910 <HAL_RTC_SetAlarm_IT+0x208>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 800478e:	7d3b      	ldrb	r3, [r7, #20]
 8004790:	461a      	mov	r2, r3
 8004792:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8004796:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 800479a:	7d7b      	ldrb	r3, [r7, #21]
 800479c:	4619      	mov	r1, r3
 800479e:	460b      	mov	r3, r1
 80047a0:	011b      	lsls	r3, r3, #4
 80047a2:	1a5b      	subs	r3, r3, r1
 80047a4:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 80047a6:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 80047a8:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 80047aa:	4413      	add	r3, r2
 80047ac:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d12e      	bne.n	8004812 <HAL_RTC_SetAlarm_IT+0x10a>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	781b      	ldrb	r3, [r3, #0]
 80047b8:	2b17      	cmp	r3, #23
 80047ba:	d904      	bls.n	80047c6 <HAL_RTC_SetAlarm_IT+0xbe>
 80047bc:	f240 41c1 	movw	r1, #1217	; 0x4c1
 80047c0:	4855      	ldr	r0, [pc, #340]	; (8004918 <HAL_RTC_SetAlarm_IT+0x210>)
 80047c2:	f7fb fe7b 	bl	80004bc <assert_failed>
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	785b      	ldrb	r3, [r3, #1]
 80047ca:	2b3b      	cmp	r3, #59	; 0x3b
 80047cc:	d904      	bls.n	80047d8 <HAL_RTC_SetAlarm_IT+0xd0>
 80047ce:	f240 41c2 	movw	r1, #1218	; 0x4c2
 80047d2:	4851      	ldr	r0, [pc, #324]	; (8004918 <HAL_RTC_SetAlarm_IT+0x210>)
 80047d4:	f7fb fe72 	bl	80004bc <assert_failed>
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	789b      	ldrb	r3, [r3, #2]
 80047dc:	2b3b      	cmp	r3, #59	; 0x3b
 80047de:	d904      	bls.n	80047ea <HAL_RTC_SetAlarm_IT+0xe2>
 80047e0:	f240 41c3 	movw	r1, #1219	; 0x4c3
 80047e4:	484c      	ldr	r0, [pc, #304]	; (8004918 <HAL_RTC_SetAlarm_IT+0x210>)
 80047e6:	f7fb fe69 	bl	80004bc <assert_failed>

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	781b      	ldrb	r3, [r3, #0]
 80047ee:	461a      	mov	r2, r3
 80047f0:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80047f4:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	785b      	ldrb	r3, [r3, #1]
 80047fc:	4619      	mov	r1, r3
 80047fe:	460b      	mov	r3, r1
 8004800:	011b      	lsls	r3, r3, #4
 8004802:	1a5b      	subs	r3, r3, r1
 8004804:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8004806:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 8004808:	68ba      	ldr	r2, [r7, #8]
 800480a:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 800480c:	4413      	add	r3, r2
 800480e:	61fb      	str	r3, [r7, #28]
 8004810:	e045      	b.n	800489e <HAL_RTC_SetAlarm_IT+0x196>
  }
  else
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	781b      	ldrb	r3, [r3, #0]
 8004816:	4618      	mov	r0, r3
 8004818:	f000 f9e4 	bl	8004be4 <RTC_Bcd2ToByte>
 800481c:	4603      	mov	r3, r0
 800481e:	2b17      	cmp	r3, #23
 8004820:	d904      	bls.n	800482c <HAL_RTC_SetAlarm_IT+0x124>
 8004822:	f240 41cb 	movw	r1, #1227	; 0x4cb
 8004826:	483c      	ldr	r0, [pc, #240]	; (8004918 <HAL_RTC_SetAlarm_IT+0x210>)
 8004828:	f7fb fe48 	bl	80004bc <assert_failed>
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	785b      	ldrb	r3, [r3, #1]
 8004830:	4618      	mov	r0, r3
 8004832:	f000 f9d7 	bl	8004be4 <RTC_Bcd2ToByte>
 8004836:	4603      	mov	r3, r0
 8004838:	2b3b      	cmp	r3, #59	; 0x3b
 800483a:	d904      	bls.n	8004846 <HAL_RTC_SetAlarm_IT+0x13e>
 800483c:	f240 41cc 	movw	r1, #1228	; 0x4cc
 8004840:	4835      	ldr	r0, [pc, #212]	; (8004918 <HAL_RTC_SetAlarm_IT+0x210>)
 8004842:	f7fb fe3b 	bl	80004bc <assert_failed>
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	789b      	ldrb	r3, [r3, #2]
 800484a:	4618      	mov	r0, r3
 800484c:	f000 f9ca 	bl	8004be4 <RTC_Bcd2ToByte>
 8004850:	4603      	mov	r3, r0
 8004852:	2b3b      	cmp	r3, #59	; 0x3b
 8004854:	d904      	bls.n	8004860 <HAL_RTC_SetAlarm_IT+0x158>
 8004856:	f240 41cd 	movw	r1, #1229	; 0x4cd
 800485a:	482f      	ldr	r0, [pc, #188]	; (8004918 <HAL_RTC_SetAlarm_IT+0x210>)
 800485c:	f7fb fe2e 	bl	80004bc <assert_failed>

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	781b      	ldrb	r3, [r3, #0]
 8004864:	4618      	mov	r0, r3
 8004866:	f000 f9bd 	bl	8004be4 <RTC_Bcd2ToByte>
 800486a:	4603      	mov	r3, r0
 800486c:	461a      	mov	r2, r3
 800486e:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8004872:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	785b      	ldrb	r3, [r3, #1]
 800487a:	4618      	mov	r0, r3
 800487c:	f000 f9b2 	bl	8004be4 <RTC_Bcd2ToByte>
 8004880:	4603      	mov	r3, r0
 8004882:	461a      	mov	r2, r3
 8004884:	4613      	mov	r3, r2
 8004886:	011b      	lsls	r3, r3, #4
 8004888:	1a9b      	subs	r3, r3, r2
 800488a:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 800488c:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	789b      	ldrb	r3, [r3, #2]
 8004892:	4618      	mov	r0, r3
 8004894:	f000 f9a6 	bl	8004be4 <RTC_Bcd2ToByte>
 8004898:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 800489a:	4423      	add	r3, r4
 800489c:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 800489e:	69fa      	ldr	r2, [r7, #28]
 80048a0:	69bb      	ldr	r3, [r7, #24]
 80048a2:	429a      	cmp	r2, r3
 80048a4:	d205      	bcs.n	80048b2 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 80048a6:	69fb      	ldr	r3, [r7, #28]
 80048a8:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80048ac:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80048b0:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80048b2:	69f9      	ldr	r1, [r7, #28]
 80048b4:	68f8      	ldr	r0, [r7, #12]
 80048b6:	f000 f901 	bl	8004abc <RTC_WriteAlarmCounter>
 80048ba:	4603      	mov	r3, r0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d007      	beq.n	80048d0 <HAL_RTC_SetAlarm_IT+0x1c8>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2204      	movs	r2, #4
 80048c4:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2200      	movs	r2, #0
 80048ca:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	e01f      	b.n	8004910 <HAL_RTC_SetAlarm_IT+0x208>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f06f 0202 	mvn.w	r2, #2
 80048d8:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f042 0202 	orr.w	r2, r2, #2
 80048e8:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80048ea:	4b0c      	ldr	r3, [pc, #48]	; (800491c <HAL_RTC_SetAlarm_IT+0x214>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a0b      	ldr	r2, [pc, #44]	; (800491c <HAL_RTC_SetAlarm_IT+0x214>)
 80048f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80048f4:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80048f6:	4b09      	ldr	r3, [pc, #36]	; (800491c <HAL_RTC_SetAlarm_IT+0x214>)
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	4a08      	ldr	r2, [pc, #32]	; (800491c <HAL_RTC_SetAlarm_IT+0x214>)
 80048fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004900:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2201      	movs	r2, #1
 8004906:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2200      	movs	r2, #0
 800490c:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 800490e:	2300      	movs	r3, #0
  }
}
 8004910:	4618      	mov	r0, r3
 8004912:	3724      	adds	r7, #36	; 0x24
 8004914:	46bd      	mov	sp, r7
 8004916:	bd90      	pop	{r4, r7, pc}
 8004918:	0800510c 	.word	0x0800510c
 800491c:	40010400 	.word	0x40010400

08004920 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b082      	sub	sp, #8
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 0302 	and.w	r3, r3, #2
 8004932:	2b00      	cmp	r3, #0
 8004934:	d00e      	beq.n	8004954 <HAL_RTC_AlarmIRQHandler+0x34>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	f003 0302 	and.w	r3, r3, #2
 8004940:	2b00      	cmp	r3, #0
 8004942:	d007      	beq.n	8004954 <HAL_RTC_AlarmIRQHandler+0x34>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004944:	6878      	ldr	r0, [r7, #4]
 8004946:	f000 f813 	bl	8004970 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f06f 0202 	mvn.w	r2, #2
 8004952:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8004954:	4b05      	ldr	r3, [pc, #20]	; (800496c <HAL_RTC_AlarmIRQHandler+0x4c>)
 8004956:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800495a:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	745a      	strb	r2, [r3, #17]
}
 8004962:	bf00      	nop
 8004964:	3708      	adds	r7, #8
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}
 800496a:	bf00      	nop
 800496c:	40010400 	.word	0x40010400

08004970 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004970:	b480      	push	{r7}
 8004972:	b083      	sub	sp, #12
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8004978:	bf00      	nop
 800497a:	370c      	adds	r7, #12
 800497c:	46bd      	mov	sp, r7
 800497e:	bc80      	pop	{r7}
 8004980:	4770      	bx	lr

08004982 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004982:	b580      	push	{r7, lr}
 8004984:	b084      	sub	sp, #16
 8004986:	af00      	add	r7, sp, #0
 8004988:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800498a:	2300      	movs	r3, #0
 800498c:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d101      	bne.n	8004998 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e01d      	b.n	80049d4 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	685a      	ldr	r2, [r3, #4]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f022 0208 	bic.w	r2, r2, #8
 80049a6:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80049a8:	f7fb ff7e 	bl	80008a8 <HAL_GetTick>
 80049ac:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80049ae:	e009      	b.n	80049c4 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80049b0:	f7fb ff7a 	bl	80008a8 <HAL_GetTick>
 80049b4:	4602      	mov	r2, r0
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80049be:	d901      	bls.n	80049c4 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	e007      	b.n	80049d4 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	f003 0308 	and.w	r3, r3, #8
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d0ee      	beq.n	80049b0 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80049d2:	2300      	movs	r3, #0
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3710      	adds	r7, #16
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}

080049dc <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 80049dc:	b480      	push	{r7}
 80049de:	b087      	sub	sp, #28
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 80049e4:	2300      	movs	r3, #0
 80049e6:	827b      	strh	r3, [r7, #18]
 80049e8:	2300      	movs	r3, #0
 80049ea:	823b      	strh	r3, [r7, #16]
 80049ec:	2300      	movs	r3, #0
 80049ee:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 80049f0:	2300      	movs	r3, #0
 80049f2:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	699b      	ldr	r3, [r3, #24]
 80049fa:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	69db      	ldr	r3, [r3, #28]
 8004a02:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	699b      	ldr	r3, [r3, #24]
 8004a0a:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8004a0c:	8a7a      	ldrh	r2, [r7, #18]
 8004a0e:	8a3b      	ldrh	r3, [r7, #16]
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d008      	beq.n	8004a26 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8004a14:	8a3b      	ldrh	r3, [r7, #16]
 8004a16:	041a      	lsls	r2, r3, #16
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	69db      	ldr	r3, [r3, #28]
 8004a1e:	b29b      	uxth	r3, r3
 8004a20:	4313      	orrs	r3, r2
 8004a22:	617b      	str	r3, [r7, #20]
 8004a24:	e004      	b.n	8004a30 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8004a26:	8a7b      	ldrh	r3, [r7, #18]
 8004a28:	041a      	lsls	r2, r3, #16
 8004a2a:	89fb      	ldrh	r3, [r7, #14]
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8004a30:	697b      	ldr	r3, [r7, #20]
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	371c      	adds	r7, #28
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bc80      	pop	{r7}
 8004a3a:	4770      	bx	lr

08004a3c <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b084      	sub	sp, #16
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
 8004a44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a46:	2300      	movs	r3, #0
 8004a48:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f000 f85d 	bl	8004b0a <RTC_EnterInitMode>
 8004a50:	4603      	mov	r3, r0
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d002      	beq.n	8004a5c <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	73fb      	strb	r3, [r7, #15]
 8004a5a:	e011      	b.n	8004a80 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	683a      	ldr	r2, [r7, #0]
 8004a62:	0c12      	lsrs	r2, r2, #16
 8004a64:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	683a      	ldr	r2, [r7, #0]
 8004a6c:	b292      	uxth	r2, r2
 8004a6e:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f000 f872 	bl	8004b5a <RTC_ExitInitMode>
 8004a76:	4603      	mov	r3, r0
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d001      	beq.n	8004a80 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004a80:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	3710      	adds	r7, #16
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}

08004a8a <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8004a8a:	b480      	push	{r7}
 8004a8c:	b085      	sub	sp, #20
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8004a92:	2300      	movs	r3, #0
 8004a94:	81fb      	strh	r3, [r7, #14]
 8004a96:	2300      	movs	r3, #0
 8004a98:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	6a1b      	ldr	r3, [r3, #32]
 8004aa0:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa8:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8004aaa:	89fb      	ldrh	r3, [r7, #14]
 8004aac:	041a      	lsls	r2, r3, #16
 8004aae:	89bb      	ldrh	r3, [r7, #12]
 8004ab0:	4313      	orrs	r3, r2
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3714      	adds	r7, #20
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bc80      	pop	{r7}
 8004aba:	4770      	bx	lr

08004abc <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b084      	sub	sp, #16
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
 8004ac4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f000 f81d 	bl	8004b0a <RTC_EnterInitMode>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d002      	beq.n	8004adc <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	73fb      	strb	r3, [r7, #15]
 8004ada:	e011      	b.n	8004b00 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	683a      	ldr	r2, [r7, #0]
 8004ae2:	0c12      	lsrs	r2, r2, #16
 8004ae4:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	683a      	ldr	r2, [r7, #0]
 8004aec:	b292      	uxth	r2, r2
 8004aee:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004af0:	6878      	ldr	r0, [r7, #4]
 8004af2:	f000 f832 	bl	8004b5a <RTC_ExitInitMode>
 8004af6:	4603      	mov	r3, r0
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d001      	beq.n	8004b00 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3710      	adds	r7, #16
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}

08004b0a <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004b0a:	b580      	push	{r7, lr}
 8004b0c:	b084      	sub	sp, #16
 8004b0e:	af00      	add	r7, sp, #0
 8004b10:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b12:	2300      	movs	r3, #0
 8004b14:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8004b16:	f7fb fec7 	bl	80008a8 <HAL_GetTick>
 8004b1a:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004b1c:	e009      	b.n	8004b32 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004b1e:	f7fb fec3 	bl	80008a8 <HAL_GetTick>
 8004b22:	4602      	mov	r2, r0
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	1ad3      	subs	r3, r2, r3
 8004b28:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b2c:	d901      	bls.n	8004b32 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e00f      	b.n	8004b52 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	f003 0320 	and.w	r3, r3, #32
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d0ee      	beq.n	8004b1e <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	685a      	ldr	r2, [r3, #4]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f042 0210 	orr.w	r2, r2, #16
 8004b4e:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8004b50:	2300      	movs	r3, #0
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3710      	adds	r7, #16
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}

08004b5a <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004b5a:	b580      	push	{r7, lr}
 8004b5c:	b084      	sub	sp, #16
 8004b5e:	af00      	add	r7, sp, #0
 8004b60:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b62:	2300      	movs	r3, #0
 8004b64:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	685a      	ldr	r2, [r3, #4]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f022 0210 	bic.w	r2, r2, #16
 8004b74:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8004b76:	f7fb fe97 	bl	80008a8 <HAL_GetTick>
 8004b7a:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004b7c:	e009      	b.n	8004b92 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004b7e:	f7fb fe93 	bl	80008a8 <HAL_GetTick>
 8004b82:	4602      	mov	r2, r0
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	1ad3      	subs	r3, r2, r3
 8004b88:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b8c:	d901      	bls.n	8004b92 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	e007      	b.n	8004ba2 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	f003 0320 	and.w	r3, r3, #32
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d0ee      	beq.n	8004b7e <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3710      	adds	r7, #16
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}

08004baa <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004baa:	b480      	push	{r7}
 8004bac:	b085      	sub	sp, #20
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8004bb8:	e005      	b.n	8004bc6 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	3301      	adds	r3, #1
 8004bbe:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8004bc0:	79fb      	ldrb	r3, [r7, #7]
 8004bc2:	3b0a      	subs	r3, #10
 8004bc4:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8004bc6:	79fb      	ldrb	r3, [r7, #7]
 8004bc8:	2b09      	cmp	r3, #9
 8004bca:	d8f6      	bhi.n	8004bba <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	011b      	lsls	r3, r3, #4
 8004bd2:	b2da      	uxtb	r2, r3
 8004bd4:	79fb      	ldrb	r3, [r7, #7]
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	b2db      	uxtb	r3, r3
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	3714      	adds	r7, #20
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bc80      	pop	{r7}
 8004be2:	4770      	bx	lr

08004be4 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b085      	sub	sp, #20
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	4603      	mov	r3, r0
 8004bec:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8004bf2:	79fb      	ldrb	r3, [r7, #7]
 8004bf4:	091b      	lsrs	r3, r3, #4
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	4613      	mov	r3, r2
 8004bfc:	009b      	lsls	r3, r3, #2
 8004bfe:	4413      	add	r3, r2
 8004c00:	005b      	lsls	r3, r3, #1
 8004c02:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8004c04:	79fb      	ldrb	r3, [r7, #7]
 8004c06:	f003 030f 	and.w	r3, r3, #15
 8004c0a:	b2da      	uxtb	r2, r3
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	4413      	add	r3, r2
 8004c12:	b2db      	uxtb	r3, r3
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3714      	adds	r7, #20
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bc80      	pop	{r7}
 8004c1c:	4770      	bx	lr

08004c1e <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8004c1e:	b580      	push	{r7, lr}
 8004c20:	b086      	sub	sp, #24
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	6078      	str	r0, [r7, #4]
 8004c26:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	617b      	str	r3, [r7, #20]
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	613b      	str	r3, [r7, #16]
 8004c30:	2300      	movs	r3, #0
 8004c32:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8004c34:	2300      	movs	r3, #0
 8004c36:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	7bdb      	ldrb	r3, [r3, #15]
 8004c3c:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	7b5b      	ldrb	r3, [r3, #13]
 8004c42:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	7b9b      	ldrb	r3, [r3, #14]
 8004c48:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	60bb      	str	r3, [r7, #8]
 8004c4e:	e06f      	b.n	8004d30 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d011      	beq.n	8004c7a <RTC_DateUpdate+0x5c>
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	2b03      	cmp	r3, #3
 8004c5a:	d00e      	beq.n	8004c7a <RTC_DateUpdate+0x5c>
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	2b05      	cmp	r3, #5
 8004c60:	d00b      	beq.n	8004c7a <RTC_DateUpdate+0x5c>
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	2b07      	cmp	r3, #7
 8004c66:	d008      	beq.n	8004c7a <RTC_DateUpdate+0x5c>
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	2b08      	cmp	r3, #8
 8004c6c:	d005      	beq.n	8004c7a <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8004c6e:	693b      	ldr	r3, [r7, #16]
 8004c70:	2b0a      	cmp	r3, #10
 8004c72:	d002      	beq.n	8004c7a <RTC_DateUpdate+0x5c>
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	2b0c      	cmp	r3, #12
 8004c78:	d117      	bne.n	8004caa <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2b1e      	cmp	r3, #30
 8004c7e:	d803      	bhi.n	8004c88 <RTC_DateUpdate+0x6a>
      {
        day++;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	3301      	adds	r3, #1
 8004c84:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8004c86:	e050      	b.n	8004d2a <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8004c88:	693b      	ldr	r3, [r7, #16]
 8004c8a:	2b0c      	cmp	r3, #12
 8004c8c:	d005      	beq.n	8004c9a <RTC_DateUpdate+0x7c>
        {
          month++;
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	3301      	adds	r3, #1
 8004c92:	613b      	str	r3, [r7, #16]
          day = 1U;
 8004c94:	2301      	movs	r3, #1
 8004c96:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8004c98:	e047      	b.n	8004d2a <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	613b      	str	r3, [r7, #16]
          day = 1U;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	60fb      	str	r3, [r7, #12]
          year++;
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	3301      	adds	r3, #1
 8004ca6:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8004ca8:	e03f      	b.n	8004d2a <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	2b04      	cmp	r3, #4
 8004cae:	d008      	beq.n	8004cc2 <RTC_DateUpdate+0xa4>
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	2b06      	cmp	r3, #6
 8004cb4:	d005      	beq.n	8004cc2 <RTC_DateUpdate+0xa4>
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	2b09      	cmp	r3, #9
 8004cba:	d002      	beq.n	8004cc2 <RTC_DateUpdate+0xa4>
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	2b0b      	cmp	r3, #11
 8004cc0:	d10c      	bne.n	8004cdc <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2b1d      	cmp	r3, #29
 8004cc6:	d803      	bhi.n	8004cd0 <RTC_DateUpdate+0xb2>
      {
        day++;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	3301      	adds	r3, #1
 8004ccc:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8004cce:	e02c      	b.n	8004d2a <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	613b      	str	r3, [r7, #16]
        day = 1U;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8004cda:	e026      	b.n	8004d2a <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	2b02      	cmp	r3, #2
 8004ce0:	d123      	bne.n	8004d2a <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2b1b      	cmp	r3, #27
 8004ce6:	d803      	bhi.n	8004cf0 <RTC_DateUpdate+0xd2>
      {
        day++;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	3301      	adds	r3, #1
 8004cec:	60fb      	str	r3, [r7, #12]
 8004cee:	e01c      	b.n	8004d2a <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2b1c      	cmp	r3, #28
 8004cf4:	d111      	bne.n	8004d1a <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f000 f838 	bl	8004d70 <RTC_IsLeapYear>
 8004d00:	4603      	mov	r3, r0
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d003      	beq.n	8004d0e <RTC_DateUpdate+0xf0>
        {
          day++;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	3301      	adds	r3, #1
 8004d0a:	60fb      	str	r3, [r7, #12]
 8004d0c:	e00d      	b.n	8004d2a <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	3301      	adds	r3, #1
 8004d12:	613b      	str	r3, [r7, #16]
          day = 1U;
 8004d14:	2301      	movs	r3, #1
 8004d16:	60fb      	str	r3, [r7, #12]
 8004d18:	e007      	b.n	8004d2a <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2b1d      	cmp	r3, #29
 8004d1e:	d104      	bne.n	8004d2a <RTC_DateUpdate+0x10c>
      {
        month++;
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	3301      	adds	r3, #1
 8004d24:	613b      	str	r3, [r7, #16]
        day = 1U;
 8004d26:	2301      	movs	r3, #1
 8004d28:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	3301      	adds	r3, #1
 8004d2e:	60bb      	str	r3, [r7, #8]
 8004d30:	68ba      	ldr	r2, [r7, #8]
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d38b      	bcc.n	8004c50 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	b2da      	uxtb	r2, r3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	b2da      	uxtb	r2, r3
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	b2da      	uxtb	r2, r3
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	68fa      	ldr	r2, [r7, #12]
 8004d56:	b2d2      	uxtb	r2, r2
 8004d58:	4619      	mov	r1, r3
 8004d5a:	6978      	ldr	r0, [r7, #20]
 8004d5c:	f000 f83a 	bl	8004dd4 <RTC_WeekDayNum>
 8004d60:	4603      	mov	r3, r0
 8004d62:	461a      	mov	r2, r3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	731a      	strb	r2, [r3, #12]
}
 8004d68:	bf00      	nop
 8004d6a:	3718      	adds	r7, #24
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}

08004d70 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b083      	sub	sp, #12
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	4603      	mov	r3, r0
 8004d78:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8004d7a:	88fb      	ldrh	r3, [r7, #6]
 8004d7c:	f003 0303 	and.w	r3, r3, #3
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d001      	beq.n	8004d8a <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8004d86:	2300      	movs	r3, #0
 8004d88:	e01d      	b.n	8004dc6 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8004d8a:	88fb      	ldrh	r3, [r7, #6]
 8004d8c:	4a10      	ldr	r2, [pc, #64]	; (8004dd0 <RTC_IsLeapYear+0x60>)
 8004d8e:	fba2 1203 	umull	r1, r2, r2, r3
 8004d92:	0952      	lsrs	r2, r2, #5
 8004d94:	2164      	movs	r1, #100	; 0x64
 8004d96:	fb01 f202 	mul.w	r2, r1, r2
 8004d9a:	1a9b      	subs	r3, r3, r2
 8004d9c:	b29b      	uxth	r3, r3
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d001      	beq.n	8004da6 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8004da2:	2301      	movs	r3, #1
 8004da4:	e00f      	b.n	8004dc6 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8004da6:	88fb      	ldrh	r3, [r7, #6]
 8004da8:	4a09      	ldr	r2, [pc, #36]	; (8004dd0 <RTC_IsLeapYear+0x60>)
 8004daa:	fba2 1203 	umull	r1, r2, r2, r3
 8004dae:	09d2      	lsrs	r2, r2, #7
 8004db0:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8004db4:	fb01 f202 	mul.w	r2, r1, r2
 8004db8:	1a9b      	subs	r3, r3, r2
 8004dba:	b29b      	uxth	r3, r3
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d101      	bne.n	8004dc4 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e000      	b.n	8004dc6 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8004dc4:	2300      	movs	r3, #0
  }
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	370c      	adds	r7, #12
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bc80      	pop	{r7}
 8004dce:	4770      	bx	lr
 8004dd0:	51eb851f 	.word	0x51eb851f

08004dd4 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b085      	sub	sp, #20
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
 8004ddc:	460b      	mov	r3, r1
 8004dde:	70fb      	strb	r3, [r7, #3]
 8004de0:	4613      	mov	r3, r2
 8004de2:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8004de4:	2300      	movs	r3, #0
 8004de6:	60bb      	str	r3, [r7, #8]
 8004de8:	2300      	movs	r3, #0
 8004dea:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8004df2:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8004df4:	78fb      	ldrb	r3, [r7, #3]
 8004df6:	2b02      	cmp	r3, #2
 8004df8:	d82d      	bhi.n	8004e56 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8004dfa:	78fa      	ldrb	r2, [r7, #3]
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	005b      	lsls	r3, r3, #1
 8004e00:	4413      	add	r3, r2
 8004e02:	00db      	lsls	r3, r3, #3
 8004e04:	1a9b      	subs	r3, r3, r2
 8004e06:	4a2c      	ldr	r2, [pc, #176]	; (8004eb8 <RTC_WeekDayNum+0xe4>)
 8004e08:	fba2 2303 	umull	r2, r3, r2, r3
 8004e0c:	085a      	lsrs	r2, r3, #1
 8004e0e:	78bb      	ldrb	r3, [r7, #2]
 8004e10:	441a      	add	r2, r3
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	441a      	add	r2, r3
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	089b      	lsrs	r3, r3, #2
 8004e1c:	441a      	add	r2, r3
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	3b01      	subs	r3, #1
 8004e22:	4926      	ldr	r1, [pc, #152]	; (8004ebc <RTC_WeekDayNum+0xe8>)
 8004e24:	fba1 1303 	umull	r1, r3, r1, r3
 8004e28:	095b      	lsrs	r3, r3, #5
 8004e2a:	1ad2      	subs	r2, r2, r3
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	3b01      	subs	r3, #1
 8004e30:	4922      	ldr	r1, [pc, #136]	; (8004ebc <RTC_WeekDayNum+0xe8>)
 8004e32:	fba1 1303 	umull	r1, r3, r1, r3
 8004e36:	09db      	lsrs	r3, r3, #7
 8004e38:	4413      	add	r3, r2
 8004e3a:	1d1a      	adds	r2, r3, #4
 8004e3c:	4b20      	ldr	r3, [pc, #128]	; (8004ec0 <RTC_WeekDayNum+0xec>)
 8004e3e:	fba3 1302 	umull	r1, r3, r3, r2
 8004e42:	1ad1      	subs	r1, r2, r3
 8004e44:	0849      	lsrs	r1, r1, #1
 8004e46:	440b      	add	r3, r1
 8004e48:	0899      	lsrs	r1, r3, #2
 8004e4a:	460b      	mov	r3, r1
 8004e4c:	00db      	lsls	r3, r3, #3
 8004e4e:	1a5b      	subs	r3, r3, r1
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	60fb      	str	r3, [r7, #12]
 8004e54:	e029      	b.n	8004eaa <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8004e56:	78fa      	ldrb	r2, [r7, #3]
 8004e58:	4613      	mov	r3, r2
 8004e5a:	005b      	lsls	r3, r3, #1
 8004e5c:	4413      	add	r3, r2
 8004e5e:	00db      	lsls	r3, r3, #3
 8004e60:	1a9b      	subs	r3, r3, r2
 8004e62:	4a15      	ldr	r2, [pc, #84]	; (8004eb8 <RTC_WeekDayNum+0xe4>)
 8004e64:	fba2 2303 	umull	r2, r3, r2, r3
 8004e68:	085a      	lsrs	r2, r3, #1
 8004e6a:	78bb      	ldrb	r3, [r7, #2]
 8004e6c:	441a      	add	r2, r3
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	441a      	add	r2, r3
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	089b      	lsrs	r3, r3, #2
 8004e76:	441a      	add	r2, r3
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	4910      	ldr	r1, [pc, #64]	; (8004ebc <RTC_WeekDayNum+0xe8>)
 8004e7c:	fba1 1303 	umull	r1, r3, r1, r3
 8004e80:	095b      	lsrs	r3, r3, #5
 8004e82:	1ad2      	subs	r2, r2, r3
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	490d      	ldr	r1, [pc, #52]	; (8004ebc <RTC_WeekDayNum+0xe8>)
 8004e88:	fba1 1303 	umull	r1, r3, r1, r3
 8004e8c:	09db      	lsrs	r3, r3, #7
 8004e8e:	4413      	add	r3, r2
 8004e90:	1c9a      	adds	r2, r3, #2
 8004e92:	4b0b      	ldr	r3, [pc, #44]	; (8004ec0 <RTC_WeekDayNum+0xec>)
 8004e94:	fba3 1302 	umull	r1, r3, r3, r2
 8004e98:	1ad1      	subs	r1, r2, r3
 8004e9a:	0849      	lsrs	r1, r1, #1
 8004e9c:	440b      	add	r3, r1
 8004e9e:	0899      	lsrs	r1, r3, #2
 8004ea0:	460b      	mov	r3, r1
 8004ea2:	00db      	lsls	r3, r3, #3
 8004ea4:	1a5b      	subs	r3, r3, r1
 8004ea6:	1ad3      	subs	r3, r2, r3
 8004ea8:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	b2db      	uxtb	r3, r3
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3714      	adds	r7, #20
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bc80      	pop	{r7}
 8004eb6:	4770      	bx	lr
 8004eb8:	38e38e39 	.word	0x38e38e39
 8004ebc:	51eb851f 	.word	0x51eb851f
 8004ec0:	24924925 	.word	0x24924925

08004ec4 <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b082      	sub	sp, #8
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 0301 	and.w	r3, r3, #1
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d024      	beq.n	8004f24 <HAL_RTCEx_RTCIRQHandler+0x60>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	f003 0301 	and.w	r3, r3, #1
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d01d      	beq.n	8004f24 <HAL_RTCEx_RTCIRQHandler+0x60>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	f003 0304 	and.w	r3, r3, #4
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00b      	beq.n	8004f0e <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f000 f821 	bl	8004f3e <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f06f 0204 	mvn.w	r2, #4
 8004f04:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2204      	movs	r2, #4
 8004f0a:	745a      	strb	r2, [r3, #17]
 8004f0c:	e005      	b.n	8004f1a <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f000 f80c 	bl	8004f2c <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f06f 0201 	mvn.w	r2, #1
 8004f22:	605a      	str	r2, [r3, #4]
    }
  }
}
 8004f24:	bf00      	nop
 8004f26:	3708      	adds	r7, #8
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <HAL_RTCEx_RTCEventCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b083      	sub	sp, #12
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventCallback could be implemented in the user file
   */
}
 8004f34:	bf00      	nop
 8004f36:	370c      	adds	r7, #12
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bc80      	pop	{r7}
 8004f3c:	4770      	bx	lr

08004f3e <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 8004f3e:	b480      	push	{r7}
 8004f40:	b083      	sub	sp, #12
 8004f42:	af00      	add	r7, sp, #0
 8004f44:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 8004f46:	bf00      	nop
 8004f48:	370c      	adds	r7, #12
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bc80      	pop	{r7}
 8004f4e:	4770      	bx	lr

08004f50 <__libc_init_array>:
 8004f50:	b570      	push	{r4, r5, r6, lr}
 8004f52:	2500      	movs	r5, #0
 8004f54:	4e0c      	ldr	r6, [pc, #48]	; (8004f88 <__libc_init_array+0x38>)
 8004f56:	4c0d      	ldr	r4, [pc, #52]	; (8004f8c <__libc_init_array+0x3c>)
 8004f58:	1ba4      	subs	r4, r4, r6
 8004f5a:	10a4      	asrs	r4, r4, #2
 8004f5c:	42a5      	cmp	r5, r4
 8004f5e:	d109      	bne.n	8004f74 <__libc_init_array+0x24>
 8004f60:	f000 f822 	bl	8004fa8 <_init>
 8004f64:	2500      	movs	r5, #0
 8004f66:	4e0a      	ldr	r6, [pc, #40]	; (8004f90 <__libc_init_array+0x40>)
 8004f68:	4c0a      	ldr	r4, [pc, #40]	; (8004f94 <__libc_init_array+0x44>)
 8004f6a:	1ba4      	subs	r4, r4, r6
 8004f6c:	10a4      	asrs	r4, r4, #2
 8004f6e:	42a5      	cmp	r5, r4
 8004f70:	d105      	bne.n	8004f7e <__libc_init_array+0x2e>
 8004f72:	bd70      	pop	{r4, r5, r6, pc}
 8004f74:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004f78:	4798      	blx	r3
 8004f7a:	3501      	adds	r5, #1
 8004f7c:	e7ee      	b.n	8004f5c <__libc_init_array+0xc>
 8004f7e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004f82:	4798      	blx	r3
 8004f84:	3501      	adds	r5, #1
 8004f86:	e7f2      	b.n	8004f6e <__libc_init_array+0x1e>
 8004f88:	0800515c 	.word	0x0800515c
 8004f8c:	0800515c 	.word	0x0800515c
 8004f90:	0800515c 	.word	0x0800515c
 8004f94:	08005160 	.word	0x08005160

08004f98 <memset>:
 8004f98:	4603      	mov	r3, r0
 8004f9a:	4402      	add	r2, r0
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d100      	bne.n	8004fa2 <memset+0xa>
 8004fa0:	4770      	bx	lr
 8004fa2:	f803 1b01 	strb.w	r1, [r3], #1
 8004fa6:	e7f9      	b.n	8004f9c <memset+0x4>

08004fa8 <_init>:
 8004fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004faa:	bf00      	nop
 8004fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fae:	bc08      	pop	{r3}
 8004fb0:	469e      	mov	lr, r3
 8004fb2:	4770      	bx	lr

08004fb4 <_fini>:
 8004fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fb6:	bf00      	nop
 8004fb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fba:	bc08      	pop	{r3}
 8004fbc:	469e      	mov	lr, r3
 8004fbe:	4770      	bx	lr
