#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000008d4560 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0000000002c66220_0 .var "CLK", 0 0;
v0000000002c65780_0 .var "RST", 0 0;
v0000000002c64ba0_0 .var/i "count", 31 0;
S_0000000002c0c300 .scope module, "cpu" "Simple_Single_CPU" 2 12, 3 3 0, S_00000000008d4560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
v0000000002c62260_0 .net "ALUCtrl_o", 3 0, v0000000000906a40_0;  1 drivers
v0000000002c623a0_0 .net "MUX_jr_o", 31 0, v0000000002be0490_0;  1 drivers
v0000000002c63160_0 .net "adder2_pcsrc_o", 31 0, L_0000000002c66180;  1 drivers
v0000000002c624e0_0 .net "adder_o", 31 0, L_0000000002c65320;  1 drivers
v0000000002c61860_0 .net "aluop_o", 5 0, v0000000002be0530_0;  1 drivers
v0000000002c62580_0 .net "alusrc_o", 0 0, v0000000002be0990_0;  1 drivers
v0000000002c62da0_0 .net "branch", 0 0, v0000000002be1250_0;  1 drivers
v0000000002c63200_0 .net "clk_i", 0 0, v0000000002c66220_0;  1 drivers
v0000000002c61540_0 .net "greater_zero_o", 0 0, v0000000000906540_0;  1 drivers
v0000000002c61680_0 .net "instr", 31 0, v0000000002be0d50_0;  1 drivers
v0000000002c617c0_0 .net "j_addr_o", 31 0, v0000000002c62b20_0;  1 drivers
v0000000002c61900_0 .net "j_jal_o", 31 0, v0000000002be1c50_0;  1 drivers
v0000000002c619a0_0 .net "jump_o", 0 0, v0000000002be1bb0_0;  1 drivers
v0000000002c64920_0 .net "jumpreg_o", 0 0, v00000000009076c0_0;  1 drivers
v0000000002c655a0_0 .net "leftright_o", 2 0, v00000000009069a0_0;  1 drivers
v0000000002c64740_0 .net "memread_o", 0 0, v0000000002be1070_0;  1 drivers
v0000000002c65000_0 .net "memwrite_o", 0 0, v0000000002be0350_0;  1 drivers
v0000000002c64600_0 .net "mux_adder_o", 31 0, v0000000002be0170_0;  1 drivers
v0000000002c65500_0 .net "mux_alusrc_o", 31 0, v0000000002be1a70_0;  1 drivers
v0000000002c647e0_0 .net "mux_pcsrc_o", 31 0, v0000000002be03f0_0;  1 drivers
v0000000002c65460_0 .net "mux_write_o", 4 0, v0000000002be1ed0_0;  1 drivers
v0000000002c65fa0_0 .net "pc_o", 31 0, v0000000002c61400_0;  1 drivers
v0000000002c65960_0 .net "rdata1_o", 31 0, L_00000000009013f0;  1 drivers
v0000000002c646a0_0 .net "rdata2_o", 31 0, L_00000000009012a0;  1 drivers
v0000000002c64880_0 .net "rdata_o", 31 0, v0000000002be0df0_0;  1 drivers
v0000000002c64380_0 .net "regdst", 1 0, v0000000002be0710_0;  1 drivers
v0000000002c656e0_0 .net "regwrite_o", 0 0, v0000000002be1d90_0;  1 drivers
v0000000002c65e60_0 .net "result_ctrl_o", 1 0, v0000000000907a80_0;  1 drivers
v0000000002c649c0_0 .net "result_o", 31 0, v0000000000906cc0_0;  1 drivers
v0000000002c64a60_0 .net "rst_i", 0 0, v0000000002c65780_0;  1 drivers
v0000000002c65280_0 .net "se_o", 31 0, v0000000002c62440_0;  1 drivers
v0000000002c64560_0 .net "shift_o", 31 0, v0000000002c61ae0_0;  1 drivers
v0000000002c64b00_0 .net "zero_o", 0 0, v00000000009078a0_0;  1 drivers
L_0000000002c65b40 .part v0000000002be0d50_0, 16, 5;
L_0000000002c64c40 .part v0000000002be0d50_0, 11, 5;
L_0000000002c64ec0 .part v0000000002be0d50_0, 21, 5;
L_0000000002c64d80 .part v0000000002be0d50_0, 16, 5;
L_0000000002c64420 .part v0000000002be0d50_0, 26, 6;
L_0000000002c64e20 .part v0000000002be0d50_0, 0, 6;
L_0000000002c65aa0 .part v0000000002be0d50_0, 0, 16;
L_0000000002c65820 .part v0000000002be0d50_0, 26, 6;
L_0000000002c66040 .part v0000000002be0d50_0, 6, 5;
L_0000000002cbe630 .part L_0000000002c65320, 28, 4;
L_0000000002cbf670 .part v0000000002be0d50_0, 0, 26;
S_0000000002c0c480 .scope module, "AC" "ALU_Ctrl" 3 104, 4 3 0, S_0000000002c0c300;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 6 "ALUOp_i"
    .port_info 2 /OUTPUT 4 "ALUCtrl_o"
    .port_info 3 /OUTPUT 3 "leftright_o"
    .port_info 4 /OUTPUT 1 "jump_reg_o"
    .port_info 5 /OUTPUT 2 "result_ctrl_o"
    .port_info 6 /NODIR 0 ""
v0000000000906a40_0 .var "ALUCtrl_o", 3 0;
v00000000009065e0_0 .net "ALUOp_i", 5 0, v0000000002be0530_0;  alias, 1 drivers
v0000000000907620_0 .net "funct_i", 5 0, L_0000000002c64e20;  1 drivers
v00000000009076c0_0 .var "jump_reg_o", 0 0;
v00000000009069a0_0 .var "leftright_o", 2 0;
v0000000000907a80_0 .var "result_ctrl_o", 1 0;
E_0000000002be24a0 .event edge, v00000000009065e0_0, v0000000000907620_0;
S_00000000008c7050 .scope module, "ALU" "ALU" 3 126, 5 4 0, S_0000000002c0c300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /INPUT 4 "ctrl_i"
    .port_info 3 /OUTPUT 32 "result_o"
    .port_info 4 /OUTPUT 1 "zero_o"
    .port_info 5 /OUTPUT 1 "greater_zero_o"
L_00000000009014d0 .functor BUFZ 32, L_00000000009013f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000000901540 .functor BUFZ 32, v0000000002be1a70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000000900c80 .functor AND 32, L_00000000009013f0, v0000000002be1a70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000000009015b0 .functor OR 32, L_00000000009013f0, v0000000002be1a70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000906360_0 .net "ADD", 31 0, L_0000000002c64f60;  1 drivers
v0000000000907440_0 .net "AND", 31 0, L_0000000000900c80;  1 drivers
v0000000000906c20_0 .net "OR", 31 0, L_00000000009015b0;  1 drivers
v0000000000906ea0_0 .net "SUB", 31 0, L_0000000002c658c0;  1 drivers
v0000000000906900_0 .net *"_s12", 0 0, L_0000000002c644c0;  1 drivers
L_0000000002c66468 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000000907260_0 .net/2s *"_s14", 31 0, L_0000000002c66468;  1 drivers
L_0000000002c664b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000906f40_0 .net/2s *"_s16", 31 0, L_0000000002c664b0;  1 drivers
v0000000000906400_0 .net *"_s20", 0 0, L_0000000002c65140;  1 drivers
L_0000000002c664f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000000907300_0 .net/2s *"_s22", 31 0, L_0000000002c664f8;  1 drivers
L_0000000002c66540 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000906ae0_0 .net/2s *"_s24", 31 0, L_0000000002c66540;  1 drivers
v00000000009067c0_0 .net/s *"_s28", 63 0, L_0000000002c65dc0;  1 drivers
v00000000009073a0_0 .net/s *"_s30", 63 0, L_0000000002c65a00;  1 drivers
L_0000000002c66588 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000009064a0_0 .net/2s *"_s34", 31 0, L_0000000002c66588;  1 drivers
v0000000000907d00_0 .net *"_s36", 0 0, L_0000000002c65be0;  1 drivers
L_0000000002c665d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000000009074e0_0 .net/2s *"_s38", 1 0, L_0000000002c665d0;  1 drivers
L_0000000002c66618 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000907da0_0 .net/2s *"_s40", 1 0, L_0000000002c66618;  1 drivers
v0000000000906680_0 .net *"_s42", 1 0, L_0000000002c65c80;  1 drivers
v0000000000907e40_0 .net "ctrl_i", 3 0, v0000000000906a40_0;  alias, 1 drivers
v0000000000906720_0 .net "greater_zero", 0 0, L_0000000002c65d20;  1 drivers
v0000000000906540_0 .var "greater_zero_o", 0 0;
v0000000000907b20_0 .net "lt", 31 0, L_0000000002c650a0;  1 drivers
v0000000000906b80_0 .net/s "mul", 63 0, L_0000000002c65640;  1 drivers
v0000000000906cc0_0 .var "result_o", 31 0;
v0000000000907ee0_0 .net "src1_i", 31 0, L_00000000009013f0;  alias, 1 drivers
v0000000000907580_0 .net "src2_i", 31 0, v0000000002be1a70_0;  alias, 1 drivers
v00000000009060e0_0 .net/s "ssrc1_i", 31 0, L_00000000009014d0;  1 drivers
v0000000000907800_0 .net/s "ssrc2_i", 31 0, L_0000000000901540;  1 drivers
v0000000000906040_0 .net "ult", 31 0, L_0000000002c653c0;  1 drivers
v00000000009078a0_0 .var "zero_o", 0 0;
E_0000000002be2120/0 .event edge, v0000000000906a40_0, v0000000000907440_0, v0000000000906c20_0, v0000000000906360_0;
E_0000000002be2120/1 .event edge, v0000000000906ea0_0, v0000000000907b20_0, v0000000000906040_0, v0000000000906b80_0;
E_0000000002be2120/2 .event edge, v0000000000906720_0;
E_0000000002be2120 .event/or E_0000000002be2120/0, E_0000000002be2120/1, E_0000000002be2120/2;
L_0000000002c64f60 .arith/sum 32, L_00000000009013f0, v0000000002be1a70_0;
L_0000000002c658c0 .arith/sub 32, L_00000000009013f0, v0000000002be1a70_0;
L_0000000002c644c0 .cmp/gt.s 32, L_0000000000901540, L_00000000009014d0;
L_0000000002c650a0 .functor MUXZ 32, L_0000000002c664b0, L_0000000002c66468, L_0000000002c644c0, C4<>;
L_0000000002c65140 .cmp/gt 32, v0000000002be1a70_0, L_00000000009013f0;
L_0000000002c653c0 .functor MUXZ 32, L_0000000002c66540, L_0000000002c664f8, L_0000000002c65140, C4<>;
L_0000000002c65dc0 .extend/s 64, L_00000000009014d0;
L_0000000002c65a00 .extend/s 64, L_0000000000901540;
L_0000000002c65640 .arith/mult 64, L_0000000002c65dc0, L_0000000002c65a00;
L_0000000002c65be0 .cmp/gt.s 32, L_00000000009014d0, L_0000000002c66588;
L_0000000002c65c80 .functor MUXZ 2, L_0000000002c66618, L_0000000002c665d0, L_0000000002c65be0, C4<>;
L_0000000002c65d20 .part L_0000000002c65c80, 0, 1;
S_00000000008ba800 .scope module, "Adder1" "Adder" 3 51, 6 3 0, S_0000000002c0c300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0000000000907940_0 .net "src1_i", 31 0, v0000000002c61400_0;  alias, 1 drivers
v00000000009079e0_0 .net "src2_i", 31 0, v0000000002be0170_0;  alias, 1 drivers
v0000000000907bc0_0 .net "sum_o", 31 0, L_0000000002c65320;  alias, 1 drivers
L_0000000002c65320 .arith/sum 32, v0000000002c61400_0, v0000000002be0170_0;
S_00000000008ba980 .scope module, "Data_Memory" "Data_Memory" 3 178, 7 1 0, S_0000000002c0c300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "data_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0000000000883b30 .array "Mem", 127 0, 7 0;
v0000000002be0fd0_0 .net "MemRead_i", 0 0, v0000000002be1070_0;  alias, 1 drivers
v0000000002be1570_0 .net "MemWrite_i", 0 0, v0000000002be0350_0;  alias, 1 drivers
v0000000002be0850_0 .net "addr_i", 31 0, v0000000000906cc0_0;  alias, 1 drivers
v0000000002be08f0_0 .net "clk_i", 0 0, v0000000002c66220_0;  alias, 1 drivers
v0000000002be12f0_0 .net "data_i", 31 0, L_00000000009012a0;  alias, 1 drivers
v0000000002be0df0_0 .var "data_o", 31 0;
v0000000002be02b0_0 .var/i "i", 31 0;
v0000000002be1610 .array "memory", 31 0;
v0000000002be1610_0 .net v0000000002be1610 0, 31 0, L_0000000002cbf210; 1 drivers
v0000000002be1610_1 .net v0000000002be1610 1, 31 0, L_0000000002cbef90; 1 drivers
v0000000002be1610_2 .net v0000000002be1610 2, 31 0, L_0000000002cbe450; 1 drivers
v0000000002be1610_3 .net v0000000002be1610 3, 31 0, L_0000000002cbf710; 1 drivers
v0000000002be1610_4 .net v0000000002be1610 4, 31 0, L_0000000002cbf2b0; 1 drivers
v0000000002be1610_5 .net v0000000002be1610 5, 31 0, L_0000000002cbf5d0; 1 drivers
v0000000002be1610_6 .net v0000000002be1610 6, 31 0, L_0000000002cbf3f0; 1 drivers
v0000000002be1610_7 .net v0000000002be1610 7, 31 0, L_0000000002cbff30; 1 drivers
v0000000002be1610_8 .net v0000000002be1610 8, 31 0, L_0000000002cbec70; 1 drivers
v0000000002be1610_9 .net v0000000002be1610 9, 31 0, L_0000000002cbe950; 1 drivers
v0000000002be1610_10 .net v0000000002be1610 10, 31 0, L_0000000002cbe810; 1 drivers
v0000000002be1610_11 .net v0000000002be1610 11, 31 0, L_0000000002cbf030; 1 drivers
v0000000002be1610_12 .net v0000000002be1610 12, 31 0, L_0000000002cbfa30; 1 drivers
v0000000002be1610_13 .net v0000000002be1610 13, 31 0, L_0000000002cbe6d0; 1 drivers
v0000000002be1610_14 .net v0000000002be1610 14, 31 0, L_0000000002cbeb30; 1 drivers
v0000000002be1610_15 .net v0000000002be1610 15, 31 0, L_0000000002cbed10; 1 drivers
v0000000002be1610_16 .net v0000000002be1610 16, 31 0, L_0000000002cbf350; 1 drivers
v0000000002be1610_17 .net v0000000002be1610 17, 31 0, L_0000000002cbfd50; 1 drivers
v0000000002be1610_18 .net v0000000002be1610 18, 31 0, L_0000000002cbf530; 1 drivers
v0000000002be1610_19 .net v0000000002be1610 19, 31 0, L_0000000002cbffd0; 1 drivers
v0000000002be1610_20 .net v0000000002be1610 20, 31 0, L_0000000002cbe8b0; 1 drivers
v0000000002be1610_21 .net v0000000002be1610 21, 31 0, L_0000000002cbfdf0; 1 drivers
v0000000002be1610_22 .net v0000000002be1610 22, 31 0, L_0000000002cbf490; 1 drivers
v0000000002be1610_23 .net v0000000002be1610 23, 31 0, L_0000000002cbf0d0; 1 drivers
v0000000002be1610_24 .net v0000000002be1610 24, 31 0, L_0000000002cbee50; 1 drivers
v0000000002be1610_25 .net v0000000002be1610 25, 31 0, L_0000000002cbfcb0; 1 drivers
v0000000002be1610_26 .net v0000000002be1610 26, 31 0, L_0000000002cbe770; 1 drivers
v0000000002be1610_27 .net v0000000002be1610 27, 31 0, L_0000000002cbf170; 1 drivers
v0000000002be1610_28 .net v0000000002be1610 28, 31 0, L_0000000002cc0070; 1 drivers
v0000000002be1610_29 .net v0000000002be1610 29, 31 0, L_0000000002cbf850; 1 drivers
v0000000002be1610_30 .net v0000000002be1610 30, 31 0, L_0000000002cc0110; 1 drivers
v0000000002be1610_31 .net v0000000002be1610 31, 31 0, L_0000000002cbf8f0; 1 drivers
E_0000000002be2fa0 .event edge, v0000000002be0fd0_0, v0000000000906cc0_0;
E_0000000002be2260 .event posedge, v0000000002be08f0_0;
v0000000000883b30_0 .array/port v0000000000883b30, 0;
v0000000000883b30_1 .array/port v0000000000883b30, 1;
v0000000000883b30_2 .array/port v0000000000883b30, 2;
v0000000000883b30_3 .array/port v0000000000883b30, 3;
L_0000000002cbf210 .concat [ 8 8 8 8], v0000000000883b30_0, v0000000000883b30_1, v0000000000883b30_2, v0000000000883b30_3;
v0000000000883b30_4 .array/port v0000000000883b30, 4;
v0000000000883b30_5 .array/port v0000000000883b30, 5;
v0000000000883b30_6 .array/port v0000000000883b30, 6;
v0000000000883b30_7 .array/port v0000000000883b30, 7;
L_0000000002cbef90 .concat [ 8 8 8 8], v0000000000883b30_4, v0000000000883b30_5, v0000000000883b30_6, v0000000000883b30_7;
v0000000000883b30_8 .array/port v0000000000883b30, 8;
v0000000000883b30_9 .array/port v0000000000883b30, 9;
v0000000000883b30_10 .array/port v0000000000883b30, 10;
v0000000000883b30_11 .array/port v0000000000883b30, 11;
L_0000000002cbe450 .concat [ 8 8 8 8], v0000000000883b30_8, v0000000000883b30_9, v0000000000883b30_10, v0000000000883b30_11;
v0000000000883b30_12 .array/port v0000000000883b30, 12;
v0000000000883b30_13 .array/port v0000000000883b30, 13;
v0000000000883b30_14 .array/port v0000000000883b30, 14;
v0000000000883b30_15 .array/port v0000000000883b30, 15;
L_0000000002cbf710 .concat [ 8 8 8 8], v0000000000883b30_12, v0000000000883b30_13, v0000000000883b30_14, v0000000000883b30_15;
v0000000000883b30_16 .array/port v0000000000883b30, 16;
v0000000000883b30_17 .array/port v0000000000883b30, 17;
v0000000000883b30_18 .array/port v0000000000883b30, 18;
v0000000000883b30_19 .array/port v0000000000883b30, 19;
L_0000000002cbf2b0 .concat [ 8 8 8 8], v0000000000883b30_16, v0000000000883b30_17, v0000000000883b30_18, v0000000000883b30_19;
v0000000000883b30_20 .array/port v0000000000883b30, 20;
v0000000000883b30_21 .array/port v0000000000883b30, 21;
v0000000000883b30_22 .array/port v0000000000883b30, 22;
v0000000000883b30_23 .array/port v0000000000883b30, 23;
L_0000000002cbf5d0 .concat [ 8 8 8 8], v0000000000883b30_20, v0000000000883b30_21, v0000000000883b30_22, v0000000000883b30_23;
v0000000000883b30_24 .array/port v0000000000883b30, 24;
v0000000000883b30_25 .array/port v0000000000883b30, 25;
v0000000000883b30_26 .array/port v0000000000883b30, 26;
v0000000000883b30_27 .array/port v0000000000883b30, 27;
L_0000000002cbf3f0 .concat [ 8 8 8 8], v0000000000883b30_24, v0000000000883b30_25, v0000000000883b30_26, v0000000000883b30_27;
v0000000000883b30_28 .array/port v0000000000883b30, 28;
v0000000000883b30_29 .array/port v0000000000883b30, 29;
v0000000000883b30_30 .array/port v0000000000883b30, 30;
v0000000000883b30_31 .array/port v0000000000883b30, 31;
L_0000000002cbff30 .concat [ 8 8 8 8], v0000000000883b30_28, v0000000000883b30_29, v0000000000883b30_30, v0000000000883b30_31;
v0000000000883b30_32 .array/port v0000000000883b30, 32;
v0000000000883b30_33 .array/port v0000000000883b30, 33;
v0000000000883b30_34 .array/port v0000000000883b30, 34;
v0000000000883b30_35 .array/port v0000000000883b30, 35;
L_0000000002cbec70 .concat [ 8 8 8 8], v0000000000883b30_32, v0000000000883b30_33, v0000000000883b30_34, v0000000000883b30_35;
v0000000000883b30_36 .array/port v0000000000883b30, 36;
v0000000000883b30_37 .array/port v0000000000883b30, 37;
v0000000000883b30_38 .array/port v0000000000883b30, 38;
v0000000000883b30_39 .array/port v0000000000883b30, 39;
L_0000000002cbe950 .concat [ 8 8 8 8], v0000000000883b30_36, v0000000000883b30_37, v0000000000883b30_38, v0000000000883b30_39;
v0000000000883b30_40 .array/port v0000000000883b30, 40;
v0000000000883b30_41 .array/port v0000000000883b30, 41;
v0000000000883b30_42 .array/port v0000000000883b30, 42;
v0000000000883b30_43 .array/port v0000000000883b30, 43;
L_0000000002cbe810 .concat [ 8 8 8 8], v0000000000883b30_40, v0000000000883b30_41, v0000000000883b30_42, v0000000000883b30_43;
v0000000000883b30_44 .array/port v0000000000883b30, 44;
v0000000000883b30_45 .array/port v0000000000883b30, 45;
v0000000000883b30_46 .array/port v0000000000883b30, 46;
v0000000000883b30_47 .array/port v0000000000883b30, 47;
L_0000000002cbf030 .concat [ 8 8 8 8], v0000000000883b30_44, v0000000000883b30_45, v0000000000883b30_46, v0000000000883b30_47;
v0000000000883b30_48 .array/port v0000000000883b30, 48;
v0000000000883b30_49 .array/port v0000000000883b30, 49;
v0000000000883b30_50 .array/port v0000000000883b30, 50;
v0000000000883b30_51 .array/port v0000000000883b30, 51;
L_0000000002cbfa30 .concat [ 8 8 8 8], v0000000000883b30_48, v0000000000883b30_49, v0000000000883b30_50, v0000000000883b30_51;
v0000000000883b30_52 .array/port v0000000000883b30, 52;
v0000000000883b30_53 .array/port v0000000000883b30, 53;
v0000000000883b30_54 .array/port v0000000000883b30, 54;
v0000000000883b30_55 .array/port v0000000000883b30, 55;
L_0000000002cbe6d0 .concat [ 8 8 8 8], v0000000000883b30_52, v0000000000883b30_53, v0000000000883b30_54, v0000000000883b30_55;
v0000000000883b30_56 .array/port v0000000000883b30, 56;
v0000000000883b30_57 .array/port v0000000000883b30, 57;
v0000000000883b30_58 .array/port v0000000000883b30, 58;
v0000000000883b30_59 .array/port v0000000000883b30, 59;
L_0000000002cbeb30 .concat [ 8 8 8 8], v0000000000883b30_56, v0000000000883b30_57, v0000000000883b30_58, v0000000000883b30_59;
v0000000000883b30_60 .array/port v0000000000883b30, 60;
v0000000000883b30_61 .array/port v0000000000883b30, 61;
v0000000000883b30_62 .array/port v0000000000883b30, 62;
v0000000000883b30_63 .array/port v0000000000883b30, 63;
L_0000000002cbed10 .concat [ 8 8 8 8], v0000000000883b30_60, v0000000000883b30_61, v0000000000883b30_62, v0000000000883b30_63;
v0000000000883b30_64 .array/port v0000000000883b30, 64;
v0000000000883b30_65 .array/port v0000000000883b30, 65;
v0000000000883b30_66 .array/port v0000000000883b30, 66;
v0000000000883b30_67 .array/port v0000000000883b30, 67;
L_0000000002cbf350 .concat [ 8 8 8 8], v0000000000883b30_64, v0000000000883b30_65, v0000000000883b30_66, v0000000000883b30_67;
v0000000000883b30_68 .array/port v0000000000883b30, 68;
v0000000000883b30_69 .array/port v0000000000883b30, 69;
v0000000000883b30_70 .array/port v0000000000883b30, 70;
v0000000000883b30_71 .array/port v0000000000883b30, 71;
L_0000000002cbfd50 .concat [ 8 8 8 8], v0000000000883b30_68, v0000000000883b30_69, v0000000000883b30_70, v0000000000883b30_71;
v0000000000883b30_72 .array/port v0000000000883b30, 72;
v0000000000883b30_73 .array/port v0000000000883b30, 73;
v0000000000883b30_74 .array/port v0000000000883b30, 74;
v0000000000883b30_75 .array/port v0000000000883b30, 75;
L_0000000002cbf530 .concat [ 8 8 8 8], v0000000000883b30_72, v0000000000883b30_73, v0000000000883b30_74, v0000000000883b30_75;
v0000000000883b30_76 .array/port v0000000000883b30, 76;
v0000000000883b30_77 .array/port v0000000000883b30, 77;
v0000000000883b30_78 .array/port v0000000000883b30, 78;
v0000000000883b30_79 .array/port v0000000000883b30, 79;
L_0000000002cbffd0 .concat [ 8 8 8 8], v0000000000883b30_76, v0000000000883b30_77, v0000000000883b30_78, v0000000000883b30_79;
v0000000000883b30_80 .array/port v0000000000883b30, 80;
v0000000000883b30_81 .array/port v0000000000883b30, 81;
v0000000000883b30_82 .array/port v0000000000883b30, 82;
v0000000000883b30_83 .array/port v0000000000883b30, 83;
L_0000000002cbe8b0 .concat [ 8 8 8 8], v0000000000883b30_80, v0000000000883b30_81, v0000000000883b30_82, v0000000000883b30_83;
v0000000000883b30_84 .array/port v0000000000883b30, 84;
v0000000000883b30_85 .array/port v0000000000883b30, 85;
v0000000000883b30_86 .array/port v0000000000883b30, 86;
v0000000000883b30_87 .array/port v0000000000883b30, 87;
L_0000000002cbfdf0 .concat [ 8 8 8 8], v0000000000883b30_84, v0000000000883b30_85, v0000000000883b30_86, v0000000000883b30_87;
v0000000000883b30_88 .array/port v0000000000883b30, 88;
v0000000000883b30_89 .array/port v0000000000883b30, 89;
v0000000000883b30_90 .array/port v0000000000883b30, 90;
v0000000000883b30_91 .array/port v0000000000883b30, 91;
L_0000000002cbf490 .concat [ 8 8 8 8], v0000000000883b30_88, v0000000000883b30_89, v0000000000883b30_90, v0000000000883b30_91;
v0000000000883b30_92 .array/port v0000000000883b30, 92;
v0000000000883b30_93 .array/port v0000000000883b30, 93;
v0000000000883b30_94 .array/port v0000000000883b30, 94;
v0000000000883b30_95 .array/port v0000000000883b30, 95;
L_0000000002cbf0d0 .concat [ 8 8 8 8], v0000000000883b30_92, v0000000000883b30_93, v0000000000883b30_94, v0000000000883b30_95;
v0000000000883b30_96 .array/port v0000000000883b30, 96;
v0000000000883b30_97 .array/port v0000000000883b30, 97;
v0000000000883b30_98 .array/port v0000000000883b30, 98;
v0000000000883b30_99 .array/port v0000000000883b30, 99;
L_0000000002cbee50 .concat [ 8 8 8 8], v0000000000883b30_96, v0000000000883b30_97, v0000000000883b30_98, v0000000000883b30_99;
v0000000000883b30_100 .array/port v0000000000883b30, 100;
v0000000000883b30_101 .array/port v0000000000883b30, 101;
v0000000000883b30_102 .array/port v0000000000883b30, 102;
v0000000000883b30_103 .array/port v0000000000883b30, 103;
L_0000000002cbfcb0 .concat [ 8 8 8 8], v0000000000883b30_100, v0000000000883b30_101, v0000000000883b30_102, v0000000000883b30_103;
v0000000000883b30_104 .array/port v0000000000883b30, 104;
v0000000000883b30_105 .array/port v0000000000883b30, 105;
v0000000000883b30_106 .array/port v0000000000883b30, 106;
v0000000000883b30_107 .array/port v0000000000883b30, 107;
L_0000000002cbe770 .concat [ 8 8 8 8], v0000000000883b30_104, v0000000000883b30_105, v0000000000883b30_106, v0000000000883b30_107;
v0000000000883b30_108 .array/port v0000000000883b30, 108;
v0000000000883b30_109 .array/port v0000000000883b30, 109;
v0000000000883b30_110 .array/port v0000000000883b30, 110;
v0000000000883b30_111 .array/port v0000000000883b30, 111;
L_0000000002cbf170 .concat [ 8 8 8 8], v0000000000883b30_108, v0000000000883b30_109, v0000000000883b30_110, v0000000000883b30_111;
v0000000000883b30_112 .array/port v0000000000883b30, 112;
v0000000000883b30_113 .array/port v0000000000883b30, 113;
v0000000000883b30_114 .array/port v0000000000883b30, 114;
v0000000000883b30_115 .array/port v0000000000883b30, 115;
L_0000000002cc0070 .concat [ 8 8 8 8], v0000000000883b30_112, v0000000000883b30_113, v0000000000883b30_114, v0000000000883b30_115;
v0000000000883b30_116 .array/port v0000000000883b30, 116;
v0000000000883b30_117 .array/port v0000000000883b30, 117;
v0000000000883b30_118 .array/port v0000000000883b30, 118;
v0000000000883b30_119 .array/port v0000000000883b30, 119;
L_0000000002cbf850 .concat [ 8 8 8 8], v0000000000883b30_116, v0000000000883b30_117, v0000000000883b30_118, v0000000000883b30_119;
v0000000000883b30_120 .array/port v0000000000883b30, 120;
v0000000000883b30_121 .array/port v0000000000883b30, 121;
v0000000000883b30_122 .array/port v0000000000883b30, 122;
v0000000000883b30_123 .array/port v0000000000883b30, 123;
L_0000000002cc0110 .concat [ 8 8 8 8], v0000000000883b30_120, v0000000000883b30_121, v0000000000883b30_122, v0000000000883b30_123;
v0000000000883b30_124 .array/port v0000000000883b30, 124;
v0000000000883b30_125 .array/port v0000000000883b30, 125;
v0000000000883b30_126 .array/port v0000000000883b30, 126;
v0000000000883b30_127 .array/port v0000000000883b30, 127;
L_0000000002cbf8f0 .concat [ 8 8 8 8], v0000000000883b30_124, v0000000000883b30_125, v0000000000883b30_126, v0000000000883b30_127;
S_00000000008b5fe0 .scope module, "Decoder" "Decoder" 3 89, 8 3 0, S_0000000002c0c300;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_op_i"
    .port_info 1 /INPUT 1 "zero_i"
    .port_info 2 /INPUT 1 "greater_zero_i"
    .port_info 3 /INPUT 1 "jump_reg_i"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
    .port_info 5 /OUTPUT 6 "ALU_op_o"
    .port_info 6 /OUTPUT 1 "ALUSrc_o"
    .port_info 7 /OUTPUT 2 "RegDst_o"
    .port_info 8 /OUTPUT 1 "branch_o"
    .port_info 9 /OUTPUT 1 "jump_o"
    .port_info 10 /OUTPUT 1 "memwrite_o"
    .port_info 11 /OUTPUT 1 "memread_o"
v0000000002be0990_0 .var "ALUSrc_o", 0 0;
v0000000002be0530_0 .var "ALU_op_o", 5 0;
v0000000002be0710_0 .var "RegDst_o", 1 0;
v0000000002be1d90_0 .var "RegWrite_o", 0 0;
v0000000002be1250_0 .var "branch_o", 0 0;
v0000000002be14d0_0 .net "greater_zero_i", 0 0, v0000000000906540_0;  alias, 1 drivers
v0000000002be16b0_0 .net "instr_op_i", 5 0, L_0000000002c64420;  1 drivers
v0000000002be1bb0_0 .var "jump_o", 0 0;
v0000000002be00d0_0 .net "jump_reg_i", 0 0, v00000000009076c0_0;  alias, 1 drivers
v0000000002be1070_0 .var "memread_o", 0 0;
v0000000002be0350_0 .var "memwrite_o", 0 0;
v0000000002be0b70_0 .net "zero_i", 0 0, v00000000009078a0_0;  alias, 1 drivers
E_0000000002be2420 .event edge, v0000000002be16b0_0, v00000000009076c0_0, v00000000009078a0_0, v0000000000906540_0;
S_00000000008b6160 .scope module, "IM" "Instr_Memory" 3 64, 9 1 0, S_0000000002c0c300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
v0000000002be0ad0 .array "Instr_Mem", 31 0, 31 0;
v0000000002be1890_0 .var/i "i", 31 0;
v0000000002be0d50_0 .var "instr_o", 31 0;
v0000000002be1750_0 .net "pc_addr_i", 31 0, v0000000002c61400_0;  alias, 1 drivers
E_0000000002be2620 .event edge, v0000000000907940_0;
S_00000000008b3bd0 .scope module, "Mux_ALUSrc" "MUX_2to1" 3 119, 10 3 0, S_0000000002c0c300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
P_0000000002be2160 .param/l "size" 0 10 10, +C4<00000000000000000000000000100000>;
v0000000002be1110_0 .net "data0_i", 31 0, L_00000000009012a0;  alias, 1 drivers
v0000000002be11b0_0 .net "data1_i", 31 0, v0000000002c62440_0;  alias, 1 drivers
v0000000002be1a70_0 .var "data_o", 31 0;
v0000000002be1390_0 .net "select_i", 0 0, v0000000002be0990_0;  alias, 1 drivers
E_0000000002be2d60 .event edge, v0000000002be0990_0, v0000000002be11b0_0, v0000000002be12f0_0;
S_00000000008b3d50 .scope module, "Mux_Adder" "MUX_2to1" 3 57, 10 3 0, S_0000000002c0c300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
P_0000000002be29a0 .param/l "size" 0 10 10, +C4<00000000000000000000000000100000>;
L_0000000002c66348 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002be0a30_0 .net "data0_i", 31 0, L_0000000002c66348;  1 drivers
v0000000002be05d0_0 .net "data1_i", 31 0, L_0000000002c66180;  alias, 1 drivers
v0000000002be0170_0 .var "data_o", 31 0;
v0000000002be1f70_0 .net "select_i", 0 0, v0000000002be1250_0;  alias, 1 drivers
E_0000000002be2b60 .event edge, v0000000002be1250_0, v0000000002be05d0_0, v0000000002be0a30_0;
S_00000000008a5cb0 .scope module, "Mux_PC_Source" "MUX_4to1" 3 152, 11 3 0, S_0000000002c0c300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 32 "data3_i"
    .port_info 4 /INPUT 2 "select_i"
    .port_info 5 /OUTPUT 32 "data_o"
P_0000000002be26e0 .param/l "size" 0 11 12, +C4<00000000000000000000000000100000>;
v0000000002be1430_0 .net "data0_i", 31 0, v0000000000906cc0_0;  alias, 1 drivers
v0000000002be0210_0 .net "data1_i", 31 0, v0000000002c61ae0_0;  alias, 1 drivers
v0000000002be0c10_0 .net "data2_i", 31 0, v0000000002be0df0_0;  alias, 1 drivers
v0000000002be19d0_0 .net "data3_i", 31 0, L_0000000002c65320;  alias, 1 drivers
v0000000002be03f0_0 .var "data_o", 31 0;
v0000000002be0cb0_0 .net "select_i", 1 0, v0000000000907a80_0;  alias, 1 drivers
E_0000000002be2ba0/0 .event edge, v0000000000907a80_0, v0000000002be0210_0, v0000000002be0df0_0, v0000000000907bc0_0;
E_0000000002be2ba0/1 .event edge, v0000000000906cc0_0;
E_0000000002be2ba0 .event/or E_0000000002be2ba0/0, E_0000000002be2ba0/1;
S_00000000008a5e30 .scope module, "Mux_Write_Reg" "MUX_3to1" 3 69, 12 3 0, S_0000000002c0c300;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data0_i"
    .port_info 1 /INPUT 5 "data1_i"
    .port_info 2 /INPUT 5 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 5 "data_o"
P_0000000002be21a0 .param/l "size" 0 12 11, +C4<00000000000000000000000000000101>;
v0000000002be0e90_0 .net "data0_i", 4 0, L_0000000002c65b40;  1 drivers
v0000000002be1e30_0 .net "data1_i", 4 0, L_0000000002c64c40;  1 drivers
L_0000000002c66390 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000000002be0f30_0 .net "data2_i", 4 0, L_0000000002c66390;  1 drivers
v0000000002be1ed0_0 .var "data_o", 4 0;
v0000000002be07b0_0 .net "select_i", 1 0, v0000000002be0710_0;  alias, 1 drivers
E_0000000002be2ca0 .event edge, v0000000002be0710_0, v0000000002be1e30_0, v0000000002be0f30_0, v0000000002be0e90_0;
S_00000000008a48a0 .scope module, "Mux_j_jal" "MUX_2to1" 3 160, 10 3 0, S_0000000002c0c300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
P_0000000002be2ce0 .param/l "size" 0 10 10, +C4<00000000000000000000000000100000>;
v0000000002be17f0_0 .net "data0_i", 31 0, L_0000000002c65320;  alias, 1 drivers
v0000000002be1930_0 .net "data1_i", 31 0, v0000000002c62b20_0;  alias, 1 drivers
v0000000002be1c50_0 .var "data_o", 31 0;
v0000000002be1b10_0 .net "select_i", 0 0, v0000000002be1bb0_0;  alias, 1 drivers
E_0000000002be2da0 .event edge, v0000000002be1bb0_0, v0000000002be1930_0, v0000000000907bc0_0;
S_00000000008a4a20 .scope module, "Mux_jr" "MUX_2to1" 3 166, 10 3 0, S_0000000002c0c300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
P_0000000002be2de0 .param/l "size" 0 10 10, +C4<00000000000000000000000000100000>;
v0000000002be0670_0 .net "data0_i", 31 0, v0000000002be1c50_0;  alias, 1 drivers
v0000000002be1cf0_0 .net "data1_i", 31 0, L_00000000009013f0;  alias, 1 drivers
v0000000002be0490_0 .var "data_o", 31 0;
v0000000002c62300_0 .net "select_i", 0 0, v00000000009076c0_0;  alias, 1 drivers
E_0000000002be38a0 .event edge, v00000000009076c0_0, v0000000000907ee0_0, v0000000002be1c50_0;
S_000000000089bea0 .scope module, "PC" "ProgramCounter" 3 44, 13 1 0, S_0000000002c0c300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "pc_in_i"
    .port_info 3 /OUTPUT 32 "pc_out_o"
v0000000002c61c20_0 .net "clk_i", 0 0, v0000000002c66220_0;  alias, 1 drivers
v0000000002c63020_0 .net "pc_in_i", 31 0, v0000000002be0490_0;  alias, 1 drivers
v0000000002c61400_0 .var "pc_out_o", 31 0;
v0000000002c61360_0 .net "rst_i", 0 0, v0000000002c65780_0;  alias, 1 drivers
S_000000000089c020 .scope module, "RF" "Reg_File" 3 77, 14 1 0, S_0000000002c0c300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 5 "RSaddr_i"
    .port_info 3 /INPUT 5 "RTaddr_i"
    .port_info 4 /INPUT 5 "RDaddr_i"
    .port_info 5 /INPUT 32 "RDdata_i"
    .port_info 6 /INPUT 1 "RegWrite_i"
    .port_info 7 /OUTPUT 32 "RSdata_o"
    .port_info 8 /OUTPUT 32 "RTdata_o"
L_00000000009013f0 .functor BUFZ 32, L_0000000002c651e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000009012a0 .functor BUFZ 32, L_0000000002c65f00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000002c629e0_0 .net "RDaddr_i", 4 0, v0000000002be1ed0_0;  alias, 1 drivers
v0000000002c61f40_0 .net "RDdata_i", 31 0, v0000000002be03f0_0;  alias, 1 drivers
v0000000002c61d60_0 .net "RSaddr_i", 4 0, L_0000000002c64ec0;  1 drivers
v0000000002c628a0_0 .net "RSdata_o", 31 0, L_00000000009013f0;  alias, 1 drivers
v0000000002c62760_0 .net "RTaddr_i", 4 0, L_0000000002c64d80;  1 drivers
v0000000002c61e00_0 .net "RTdata_o", 31 0, L_00000000009012a0;  alias, 1 drivers
v0000000002c62bc0_0 .net "RegWrite_i", 0 0, v0000000002be1d90_0;  alias, 1 drivers
v0000000002c62620 .array/s "Reg_File", 31 0, 31 0;
v0000000002c62080_0 .net *"_s0", 31 0, L_0000000002c651e0;  1 drivers
v0000000002c62800_0 .net *"_s10", 6 0, L_0000000002c660e0;  1 drivers
L_0000000002c66420 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002c62c60_0 .net *"_s13", 1 0, L_0000000002c66420;  1 drivers
v0000000002c62d00_0 .net *"_s2", 6 0, L_0000000002c64ce0;  1 drivers
L_0000000002c663d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002c62e40_0 .net *"_s5", 1 0, L_0000000002c663d8;  1 drivers
v0000000002c62940_0 .net *"_s8", 31 0, L_0000000002c65f00;  1 drivers
v0000000002c626c0_0 .net "clk_i", 0 0, v0000000002c66220_0;  alias, 1 drivers
v0000000002c61ea0_0 .net "rst_i", 0 0, v0000000002c65780_0;  alias, 1 drivers
E_0000000002be3ca0 .event posedge, v0000000002be08f0_0, v0000000002c61360_0;
L_0000000002c651e0 .array/port v0000000002c62620, L_0000000002c64ce0;
L_0000000002c64ce0 .concat [ 5 2 0 0], L_0000000002c64ec0, L_0000000002c663d8;
L_0000000002c65f00 .array/port v0000000002c62620, L_0000000002c660e0;
L_0000000002c660e0 .concat [ 5 2 0 0], L_0000000002c64d80, L_0000000002c66420;
S_000000000088a210 .scope module, "SE" "Sign_Extend" 3 113, 15 4 0, S_0000000002c0c300;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /INPUT 6 "opcode_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0000000002c61fe0_0 .net "data_i", 15 0, L_0000000002c65aa0;  1 drivers
v0000000002c62440_0 .var "data_o", 31 0;
v0000000002c61cc0_0 .net "opcode_i", 5 0, L_0000000002c65820;  1 drivers
E_0000000002be3f20 .event edge, v0000000002c61cc0_0, v0000000002c61fe0_0;
S_0000000002c63370 .scope module, "Shifter" "Shift_Left_Two_32" 3 135, 16 4 0, S_0000000002c0c300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "se_i"
    .port_info 1 /INPUT 5 "shamt_i"
    .port_info 2 /INPUT 32 "data1_i"
    .port_info 3 /INPUT 32 "data2_i"
    .port_info 4 /INPUT 3 "leftright_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0000000002c61a40_0 .net "data1_i", 31 0, L_00000000009013f0;  alias, 1 drivers
v0000000002c614a0_0 .net "data2_i", 31 0, L_00000000009012a0;  alias, 1 drivers
v0000000002c61ae0_0 .var "data_o", 31 0;
v0000000002c62f80_0 .net "leftright_i", 2 0, v00000000009069a0_0;  alias, 1 drivers
v0000000002c62120_0 .net "se_i", 31 0, v0000000002c62440_0;  alias, 1 drivers
v0000000002c62ee0_0 .net "shamt_i", 4 0, L_0000000002c66040;  1 drivers
E_0000000002be4020/0 .event edge, v00000000009069a0_0, v0000000002be11b0_0, v0000000002be12f0_0, v0000000002c62ee0_0;
E_0000000002be4020/1 .event edge, v0000000000907ee0_0;
E_0000000002be4020 .event/or E_0000000002be4020/0, E_0000000002be4020/1;
S_0000000002c63f70 .scope module, "adder2" "Adder" 3 146, 6 3 0, S_0000000002c0c300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
L_0000000002c66660 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002c621c0_0 .net "src1_i", 31 0, L_0000000002c66660;  1 drivers
v0000000002c61720_0 .net "src2_i", 31 0, v0000000002be03f0_0;  alias, 1 drivers
v0000000002c62a80_0 .net "sum_o", 31 0, L_0000000002c66180;  alias, 1 drivers
L_0000000002c66180 .arith/sum 32, L_0000000002c66660, v0000000002be03f0_0;
S_0000000002c637f0 .scope module, "combine" "Combine" 3 172, 17 3 0, S_0000000002c0c300;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "PC_addr"
    .port_info 1 /INPUT 26 "instr"
    .port_info 2 /OUTPUT 32 "j_addr"
v0000000002c61b80_0 .net "PC_addr", 3 0, L_0000000002cbe630;  1 drivers
v0000000002c630c0_0 .net "instr", 25 0, L_0000000002cbf670;  1 drivers
v0000000002c62b20_0 .var "j_addr", 31 0;
E_0000000002be3120 .event edge, v0000000002c61b80_0, v0000000002c630c0_0;
    .scope S_000000000089bea0;
T_0 ;
    %wait E_0000000002be2260;
    %load/vec4 v0000000002c61360_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002c61400_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000002c63020_0;
    %assign/vec4 v0000000002c61400_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000008b3d50;
T_1 ;
    %wait E_0000000002be2b60;
    %load/vec4 v0000000002be1f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000002be05d0_0;
    %assign/vec4 v0000000002be0170_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000002be0a30_0;
    %assign/vec4 v0000000002be0170_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000008b6160;
T_2 ;
    %wait E_0000000002be2620;
    %load/vec4 v0000000002be1750_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0000000002be0ad0, 4;
    %store/vec4 v0000000002be0d50_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000008b6160;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002be1890_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000000002be1890_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000000002be1890_0;
    %store/vec4a v0000000002be0ad0, 4, 0;
    %load/vec4 v0000000002be1890_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002be1890_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_00000000008a5e30;
T_4 ;
    %wait E_0000000002be2ca0;
    %load/vec4 v0000000002be07b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000000002be1e30_0;
    %assign/vec4 v0000000002be1ed0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000002be07b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000000002be0f30_0;
    %assign/vec4 v0000000002be1ed0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000000002be0e90_0;
    %assign/vec4 v0000000002be1ed0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000089c020;
T_5 ;
    %wait E_0000000002be3ca0;
    %load/vec4 v0000000002c61ea0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 4294967294, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 128, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000002c62bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000000002c61f40_0;
    %load/vec4 v0000000002c629e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000000002c629e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002c62620, 4;
    %load/vec4 v0000000002c629e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002c62620, 0, 4;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000008b5fe0;
T_6 ;
    %wait E_0000000002be2420;
    %load/vec4 v0000000002be16b0_0;
    %assign/vec4 v0000000002be0530_0, 0;
    %load/vec4 v0000000002be16b0_0;
    %parti/s 3, 3, 3;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0000000002be00d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be0350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1bb0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be0350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1070_0, 0;
    %load/vec4 v0000000002be16b0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %jmp T_6.11;
T_6.4 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000002be0710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be0990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002be1d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1bb0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002be0710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be0990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1bb0_0, 0;
    %load/vec4 v0000000002be0b70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002be1250_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1250_0, 0;
T_6.13 ;
    %jmp T_6.11;
T_6.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002be0710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be0990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1bb0_0, 0;
    %load/vec4 v0000000002be0b70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002be1250_0, 0;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1250_0, 0;
T_6.15 ;
    %jmp T_6.11;
T_6.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002be0710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be0990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002be1bb0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000002be0710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be0990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002be1d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002be1bb0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002be0710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be0990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1bb0_0, 0;
    %load/vec4 v0000000002be14d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002be1250_0, 0;
    %jmp T_6.17;
T_6.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1250_0, 0;
T_6.17 ;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002be0710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be0990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1bb0_0, 0;
    %load/vec4 v0000000002be14d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002be1250_0, 0;
    %jmp T_6.19;
T_6.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1250_0, 0;
T_6.19 ;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000002be16b0_0;
    %parti/s 3, 3, 3;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_6.20, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002be0710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002be0990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002be1d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be0350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1070_0, 0;
    %jmp T_6.21;
T_6.20 ;
    %load/vec4 v0000000002be16b0_0;
    %parti/s 3, 3, 3;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_6.22, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002be0710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002be0990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002be1d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002be1070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be0350_0, 0;
    %jmp T_6.23;
T_6.22 ;
    %load/vec4 v0000000002be16b0_0;
    %parti/s 3, 3, 3;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_6.24, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002be0710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002be0990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be1070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002be0350_0, 0;
T_6.24 ;
T_6.23 ;
T_6.21 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000002c0c480;
T_7 ;
    %wait E_0000000002be24a0;
    %load/vec4 v00000000009065e0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0000000000907620_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %jmp T_7.12;
T_7.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000009069a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000000907a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009076c0_0, 0;
    %jmp T_7.12;
T_7.3 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000009069a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000000907a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009076c0_0, 0;
    %jmp T_7.12;
T_7.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000000906a40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000907a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009076c0_0, 0;
    %jmp T_7.12;
T_7.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000000906a40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000907a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009076c0_0, 0;
    %jmp T_7.12;
T_7.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000906a40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000907a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009076c0_0, 0;
    %jmp T_7.12;
T_7.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000000906a40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000907a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009076c0_0, 0;
    %jmp T_7.12;
T_7.8 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000000000906a40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000907a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009076c0_0, 0;
    %jmp T_7.12;
T_7.9 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000009069a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000000907a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009076c0_0, 0;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000000000906a40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000907a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009076c0_0, 0;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009076c0_0, 0;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000009065e0_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v00000000009065e0_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000000009065e0_0;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000000009065e0_0;
    %cmpi/e 7, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_7.13, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000009069a0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000000906a40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000000907a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009076c0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v00000000009065e0_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_7.15, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000009069a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000000907a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009076c0_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v00000000009065e0_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000906a40_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000000907a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009076c0_0, 0;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v00000000009065e0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.19, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000906a40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009076c0_0, 0;
    %jmp T_7.20;
T_7.19 ;
    %load/vec4 v00000000009065e0_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_7.21, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000000000907a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009076c0_0, 0;
    %jmp T_7.22;
T_7.21 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000907a80_0, 0;
    %load/vec4 v00000000009065e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %jmp T_7.26;
T_7.23 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000906a40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009076c0_0, 0;
    %jmp T_7.26;
T_7.24 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000000906a40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009076c0_0, 0;
    %jmp T_7.26;
T_7.25 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000000000906a40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009076c0_0, 0;
    %jmp T_7.26;
T_7.26 ;
    %pop/vec4 1;
T_7.22 ;
T_7.20 ;
T_7.18 ;
T_7.16 ;
T_7.14 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000088a210;
T_8 ;
    %wait E_0000000002be3f20;
    %load/vec4 v0000000002c61cc0_0;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000000002c61fe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002c62440_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000002c61fe0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000000002c61fe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002c62440_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000008b3bd0;
T_9 ;
    %wait E_0000000002be2d60;
    %load/vec4 v0000000002be1390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000000002be11b0_0;
    %assign/vec4 v0000000002be1a70_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000002be1110_0;
    %assign/vec4 v0000000002be1a70_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000008c7050;
T_10 ;
    %wait E_0000000002be2120;
    %load/vec4 v0000000000907e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0000000000907440_0;
    %assign/vec4 v0000000000906cc0_0, 0;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0000000000906c20_0;
    %assign/vec4 v0000000000906cc0_0, 0;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0000000000906360_0;
    %assign/vec4 v0000000000906cc0_0, 0;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0000000000906ea0_0;
    %assign/vec4 v0000000000906cc0_0, 0;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0000000000907b20_0;
    %assign/vec4 v0000000000906cc0_0, 0;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0000000000906040_0;
    %assign/vec4 v0000000000906cc0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0000000000906b80_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000000000906cc0_0, 0;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %load/vec4 v0000000000906ea0_0;
    %nor/r;
    %assign/vec4 v00000000009078a0_0, 0;
    %load/vec4 v0000000000906720_0;
    %assign/vec4 v0000000000906540_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000002c63370;
T_11 ;
    %wait E_0000000002be4020;
    %load/vec4 v0000000002c62f80_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0000000002c62120_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000000002c61ae0_0, 0;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0000000002c62120_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000000002c61ae0_0, 0;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0000000002c614a0_0;
    %ix/getv 4, v0000000002c62ee0_0;
    %shiftr/s 4;
    %assign/vec4 v0000000002c61ae0_0, 0;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0000000002c614a0_0;
    %ix/getv 4, v0000000002c61a40_0;
    %shiftr/s 4;
    %assign/vec4 v0000000002c61ae0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0000000002c614a0_0;
    %ix/getv 4, v0000000002c62ee0_0;
    %shiftl 4;
    %assign/vec4 v0000000002c61ae0_0, 0;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000008a5cb0;
T_12 ;
    %wait E_0000000002be2ba0;
    %load/vec4 v0000000002be0cb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0000000002be0210_0;
    %assign/vec4 v0000000002be03f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000000002be0cb0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0000000002be0c10_0;
    %assign/vec4 v0000000002be03f0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000000002be0cb0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0000000002be19d0_0;
    %assign/vec4 v0000000002be03f0_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0000000002be1430_0;
    %assign/vec4 v0000000002be03f0_0, 0;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000000008a48a0;
T_13 ;
    %wait E_0000000002be2da0;
    %load/vec4 v0000000002be1b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000002be1930_0;
    %assign/vec4 v0000000002be1c50_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000000002be17f0_0;
    %assign/vec4 v0000000002be1c50_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000008a4a20;
T_14 ;
    %wait E_0000000002be38a0;
    %load/vec4 v0000000002c62300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000000002be1cf0_0;
    %assign/vec4 v0000000002be0490_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000002be0670_0;
    %assign/vec4 v0000000002be0490_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000002c637f0;
T_15 ;
    %wait E_0000000002be3120;
    %load/vec4 v0000000002c61b80_0;
    %load/vec4 v0000000002c630c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000002c62b20_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000008ba980;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002be02b0_0, 0, 32;
T_16.0 ;
    %load/vec4 v0000000002be02b0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000000002be02b0_0;
    %store/vec4a v0000000000883b30, 4, 0;
    %load/vec4 v0000000002be02b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002be02b0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000883b30, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000883b30, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000883b30, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000883b30, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000883b30, 4, 0;
    %pushi/vec4 9, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000883b30, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000883b30, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000883b30, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000883b30, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000883b30, 4, 0;
    %end;
    .thread T_16;
    .scope S_00000000008ba980;
T_17 ;
    %wait E_0000000002be2260;
    %load/vec4 v0000000002be1570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000002be12f0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000000002be0850_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000883b30, 0, 4;
    %load/vec4 v0000000002be12f0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002be0850_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000883b30, 0, 4;
    %load/vec4 v0000000002be12f0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002be0850_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000883b30, 0, 4;
    %load/vec4 v0000000002be12f0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0000000002be0850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000883b30, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000000008ba980;
T_18 ;
    %wait E_0000000002be2fa0;
    %load/vec4 v0000000002be0fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000000002be0850_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000883b30, 4;
    %load/vec4 v0000000002be0850_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000883b30, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002be0850_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000883b30, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000000002be0850_0;
    %load/vec4a v0000000000883b30, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002be0df0_0, 0, 32;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000000008d4560;
T_19 ;
    %delay 5, 0;
    %load/vec4 v0000000002c66220_0;
    %inv;
    %store/vec4 v0000000002c66220_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_00000000008d4560;
T_20 ;
    %vpi_call 2 22 "$readmemb", "_CO_Lab3_test_data_function_call.txt", v0000000002be0ad0 {0 0 0};
    %vpi_call 2 23 "$dumpfile", "lab3_cpu.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000002c0c300 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002c66220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002c65780_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002c64ba0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002c65780_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_00000000008d4560;
T_21 ;
    %wait E_0000000002be2260;
    %load/vec4 v0000000002c64ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002c64ba0_0, 0, 32;
    %load/vec4 v0000000002c64ba0_0;
    %cmpi/e 600, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 36 "$display", "r0 =%d | r1 =%d | r2 =%d | r3 =%d\012r4 =%d | r5 =%d | r6 =%d | r7 =%d\012r8 =%d | r9 =%d | r10=%d | r11=%d\012r29=%d | r31=%d\012", &A<v0000000002c62620, 0>, &A<v0000000002c62620, 1>, &A<v0000000002c62620, 2>, &A<v0000000002c62620, 3>, &A<v0000000002c62620, 4>, &A<v0000000002c62620, 5>, &A<v0000000002c62620, 6>, &A<v0000000002c62620, 7>, &A<v0000000002c62620, 8>, &A<v0000000002c62620, 9>, &A<v0000000002c62620, 10>, &A<v0000000002c62620, 11>, &A<v0000000002c62620, 29>, &A<v0000000002c62620, 31> {0 0 0};
    %vpi_call 2 42 "$display", "0x0  =%d | 0x4  =%d | 0x8  =%d | 0xc  =%d", v0000000002be1610_0, v0000000002be1610_1, v0000000002be1610_2, v0000000002be1610_3 {0 0 0};
    %vpi_call 2 44 "$display", "0x10 =%d | 0x14 =%d | 0x18 =%d | 0x1c =%d", v0000000002be1610_4, v0000000002be1610_5, v0000000002be1610_6, v0000000002be1610_7 {0 0 0};
    %vpi_call 2 46 "$display", "0x20 =%d | 0x24 =%d | 0x28 =%d | 0x2c =%d", v0000000002be1610_8, v0000000002be1610_9, v0000000002be1610_10, v0000000002be1610_11 {0 0 0};
    %vpi_call 2 48 "$finish" {0 0 0};
T_21.0 ;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "Test_Bench.v";
    "Simple_Single_CPU.v";
    "ALU_Ctrl.v";
    "ALU.v";
    "Adder.v";
    "Data_Memory.v";
    "Decoder.v";
    "Instr_Memory.v";
    "MUX_2to1.v";
    "MUX_4to1.v";
    "MUX_3to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Sign_Extend.v";
    "Shift_Left_Two_32.v";
    "Combine.v";
