{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 20:18:45 2016 " "Info: Processing started: Sun Nov 27 20:18:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xiyiji -c xiyiji " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off xiyiji -c xiyiji" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SetingTime.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SetingTime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SetingTime-behav " "Info: Found design unit 1: SetingTime-behav" {  } { { "SetingTime.vhd" "" { Text "F:/quartus/xiyiji/SetingTime.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SetingTime " "Info: Found entity 1: SetingTime" {  } { { "SetingTime.vhd" "" { Text "F:/quartus/xiyiji/SetingTime.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_dounce.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file key_dounce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 key_dounce " "Info: Found entity 1: key_dounce" {  } { { "key_dounce.bdf" "" { Schematic "F:/quartus/xiyiji/key_dounce.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard4_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file keyboard4_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard4_4-keyboard4_4_arch " "Info: Found design unit 1: keyboard4_4-keyboard4_4_arch" {  } { { "keyboard4_4.vhd" "" { Text "F:/quartus/xiyiji/keyboard4_4.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keyboard4_4 " "Info: Found entity 1: keyboard4_4" {  } { { "keyboard4_4.vhd" "" { Text "F:/quartus/xiyiji/keyboard4_4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key4_4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file key4_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 key4_4 " "Info: Found entity 1: key4_4" {  } { { "key4_4.bdf" "" { Schematic "F:/quartus/xiyiji/key4_4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_bus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_bus-behav " "Info: Found design unit 1: data_bus-behav" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 data_bus " "Info: Found entity 1: data_bus" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-behav " "Info: Found design unit 1: Counter-behav" {  } { { "counter.vhd" "" { Text "F:/quartus/xiyiji/counter.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Info: Found entity 1: Counter" {  } { { "counter.vhd" "" { Text "F:/quartus/xiyiji/counter.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_led.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file scan_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCAN_LED-BEHAVE " "Info: Found design unit 1: SCAN_LED-BEHAVE" {  } { { "scan_led.vhd" "" { Text "F:/quartus/xiyiji/scan_led.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SCAN_LED " "Info: Found entity 1: SCAN_LED" {  } { { "scan_led.vhd" "" { Text "F:/quartus/xiyiji/scan_led.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file buzzer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Info: Found entity 1: buzzer" {  } { { "buzzer.bdf" "" { Schematic "F:/quartus/xiyiji/buzzer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "top.bdf" "" { Schematic "F:/quartus/xiyiji/top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "buzzer inst " "Warning: Block or symbol \"buzzer\" of instance \"inst\" overlaps another block or symbol" {  } { { "top.bdf" "" { Schematic "F:/quartus/xiyiji/top.bdf" { { 8 776 928 104 "inst" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer:inst " "Info: Elaborating entity \"buzzer\" for hierarchy \"buzzer:inst\"" {  } { { "top.bdf" "inst" { Schematic "F:/quartus/xiyiji/top.bdf" { { 8 776 928 104 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:inst12 " "Info: Elaborating entity \"Counter\" for hierarchy \"Counter:inst12\"" {  } { { "top.bdf" "inst12" { Schematic "F:/quartus/xiyiji/top.bdf" { { 120 376 616 280 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_bus data_bus:inst2 " "Info: Elaborating entity \"data_bus\" for hierarchy \"data_bus:inst2\"" {  } { { "top.bdf" "inst2" { Schematic "F:/quartus/xiyiji/top.bdf" { { -104 408 592 56 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mtemp data_bus.vhd(50) " "Warning (10631): VHDL Process Statement warning at data_bus.vhd(50): inferring latch(es) for signal or variable \"Mtemp\", which holds its previous value in one or more paths through the process" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SWtemp data_bus.vhd(63) " "Warning (10631): VHDL Process Statement warning at data_bus.vhd(63): inferring latch(es) for signal or variable \"SWtemp\", which holds its previous value in one or more paths through the process" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PBtemp data_bus.vhd(63) " "Warning (10631): VHDL Process Statement warning at data_bus.vhd(63): inferring latch(es) for signal or variable \"PBtemp\", which holds its previous value in one or more paths through the process" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ROWtemp data_bus.vhd(63) " "Warning (10631): VHDL Process Statement warning at data_bus.vhd(63): inferring latch(es) for signal or variable \"ROWtemp\", which holds its previous value in one or more paths through the process" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A data_bus.vhd(63) " "Warning (10631): VHDL Process Statement warning at data_bus.vhd(63): inferring latch(es) for signal or variable \"A\", which holds its previous value in one or more paths through the process" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"A\[1\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"A\[2\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"A\[3\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[4\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"A\[4\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWtemp\[0\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"ROWtemp\[0\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWtemp\[1\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"ROWtemp\[1\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWtemp\[2\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"ROWtemp\[2\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWtemp\[3\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"ROWtemp\[3\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PBtemp\[1\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"PBtemp\[1\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PBtemp\[2\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"PBtemp\[2\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PBtemp\[3\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"PBtemp\[3\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PBtemp\[4\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"PBtemp\[4\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PBtemp\[5\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"PBtemp\[5\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PBtemp\[6\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"PBtemp\[6\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PBtemp\[7\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"PBtemp\[7\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PBtemp\[8\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"PBtemp\[8\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PBtemp\[9\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"PBtemp\[9\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PBtemp\[10\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"PBtemp\[10\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PBtemp\[11\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"PBtemp\[11\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PBtemp\[12\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"PBtemp\[12\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PBtemp\[13\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"PBtemp\[13\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PBtemp\[14\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"PBtemp\[14\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PBtemp\[15\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"PBtemp\[15\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PBtemp\[16\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"PBtemp\[16\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWtemp\[1\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"SWtemp\[1\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWtemp\[2\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"SWtemp\[2\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWtemp\[3\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"SWtemp\[3\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWtemp\[4\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"SWtemp\[4\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWtemp\[5\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"SWtemp\[5\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWtemp\[6\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"SWtemp\[6\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWtemp\[7\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"SWtemp\[7\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWtemp\[8\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"SWtemp\[8\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWtemp\[9\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"SWtemp\[9\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWtemp\[10\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"SWtemp\[10\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWtemp\[11\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"SWtemp\[11\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWtemp\[12\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"SWtemp\[12\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWtemp\[13\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"SWtemp\[13\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWtemp\[14\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"SWtemp\[14\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWtemp\[15\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"SWtemp\[15\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWtemp\[16\] data_bus.vhd(63) " "Info (10041): Inferred latch for \"SWtemp\[16\]\" at data_bus.vhd(63)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mtemp\[0\] data_bus.vhd(50) " "Info (10041): Inferred latch for \"Mtemp\[0\]\" at data_bus.vhd(50)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mtemp\[1\] data_bus.vhd(50) " "Info (10041): Inferred latch for \"Mtemp\[1\]\" at data_bus.vhd(50)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mtemp\[2\] data_bus.vhd(50) " "Info (10041): Inferred latch for \"Mtemp\[2\]\" at data_bus.vhd(50)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mtemp\[3\] data_bus.vhd(50) " "Info (10041): Inferred latch for \"Mtemp\[3\]\" at data_bus.vhd(50)" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCAN_LED SCAN_LED:inst4 " "Info: Elaborating entity \"SCAN_LED\" for hierarchy \"SCAN_LED:inst4\"" {  } { { "top.bdf" "inst4" { Schematic "F:/quartus/xiyiji/top.bdf" { { 288 416 560 416 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DOUT scan_led.vhd(33) " "Warning (10492): VHDL Process Statement warning at scan_led.vhd(33): signal \"DOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scan_led.vhd" "" { Text "F:/quartus/xiyiji/scan_led.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DP scan_led.vhd(33) " "Warning (10492): VHDL Process Statement warning at scan_led.vhd(33): signal \"DP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scan_led.vhd" "" { Text "F:/quartus/xiyiji/scan_led.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DOUT scan_led.vhd(34) " "Warning (10492): VHDL Process Statement warning at scan_led.vhd(34): signal \"DOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scan_led.vhd" "" { Text "F:/quartus/xiyiji/scan_led.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DP scan_led.vhd(34) " "Warning (10492): VHDL Process Statement warning at scan_led.vhd(34): signal \"DP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scan_led.vhd" "" { Text "F:/quartus/xiyiji/scan_led.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DOUT scan_led.vhd(35) " "Warning (10492): VHDL Process Statement warning at scan_led.vhd(35): signal \"DOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scan_led.vhd" "" { Text "F:/quartus/xiyiji/scan_led.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DP scan_led.vhd(35) " "Warning (10492): VHDL Process Statement warning at scan_led.vhd(35): signal \"DP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scan_led.vhd" "" { Text "F:/quartus/xiyiji/scan_led.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DOUT scan_led.vhd(36) " "Warning (10492): VHDL Process Statement warning at scan_led.vhd(36): signal \"DOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scan_led.vhd" "" { Text "F:/quartus/xiyiji/scan_led.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DP scan_led.vhd(36) " "Warning (10492): VHDL Process Statement warning at scan_led.vhd(36): signal \"DP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scan_led.vhd" "" { Text "F:/quartus/xiyiji/scan_led.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SetingTime SetingTime:inst11 " "Info: Elaborating entity \"SetingTime\" for hierarchy \"SetingTime:inst11\"" {  } { { "top.bdf" "inst11" { Schematic "F:/quartus/xiyiji/top.bdf" { { 168 64 264 264 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Info: Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Counter:inst12\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Counter:inst12\|Div2\"" {  } { { "counter.vhd" "Div2" { Text "F:/quartus/xiyiji/counter.vhd" 110 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Counter:inst12\|Mod4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Counter:inst12\|Mod4\"" {  } { { "counter.vhd" "Mod4" { Text "F:/quartus/xiyiji/counter.vhd" 110 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Counter:inst12\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Counter:inst12\|Div1\"" {  } { { "counter.vhd" "Div1" { Text "F:/quartus/xiyiji/counter.vhd" 95 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Counter:inst12\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Counter:inst12\|Mod2\"" {  } { { "counter.vhd" "Mod2" { Text "F:/quartus/xiyiji/counter.vhd" 95 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Counter:inst12\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Counter:inst12\|Mod1\"" {  } { { "counter.vhd" "Mod1" { Text "F:/quartus/xiyiji/counter.vhd" 78 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Counter:inst12\|Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Counter:inst12\|Mod3\"" {  } { { "counter.vhd" "Mod3" { Text "F:/quartus/xiyiji/counter.vhd" 96 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Counter:inst12\|Mod5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Counter:inst12\|Mod5\"" {  } { { "counter.vhd" "Mod5" { Text "F:/quartus/xiyiji/counter.vhd" 111 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Counter:inst12\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Counter:inst12\|Div0\"" {  } { { "counter.vhd" "Div0" { Text "F:/quartus/xiyiji/counter.vhd" 77 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Counter:inst12\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Counter:inst12\|Mod0\"" {  } { { "counter.vhd" "Mod0" { Text "F:/quartus/xiyiji/counter.vhd" 77 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Counter:inst12\|lpm_divide:Div2 " "Info: Elaborated megafunction instantiation \"Counter:inst12\|lpm_divide:Div2\"" {  } { { "counter.vhd" "" { Text "F:/quartus/xiyiji/counter.vhd" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Counter:inst12\|lpm_divide:Div2 " "Info: Instantiated megafunction \"Counter:inst12\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "counter.vhd" "" { Text "F:/quartus/xiyiji/counter.vhd" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_agm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_agm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_agm " "Info: Found entity 1: lpm_divide_agm" {  } { { "db/lpm_divide_agm.tdf" "" { Text "F:/quartus/xiyiji/db/lpm_divide_agm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Info: Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "F:/quartus/xiyiji/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Info: Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "F:/quartus/xiyiji/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "F:/quartus/xiyiji/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "F:/quartus/xiyiji/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Counter:inst12\|lpm_divide:Mod4 " "Info: Elaborated megafunction instantiation \"Counter:inst12\|lpm_divide:Mod4\"" {  } { { "counter.vhd" "" { Text "F:/quartus/xiyiji/counter.vhd" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Counter:inst12\|lpm_divide:Mod4 " "Info: Instantiated megafunction \"Counter:inst12\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "counter.vhd" "" { Text "F:/quartus/xiyiji/counter.vhd" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h8m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_h8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h8m " "Info: Found entity 1: lpm_divide_h8m" {  } { { "db/lpm_divide_h8m.tdf" "" { Text "F:/quartus/xiyiji/db/lpm_divide_h8m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Info: Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "F:/quartus/xiyiji/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_93f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_93f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_93f " "Info: Found entity 1: alt_u_div_93f" {  } { { "db/alt_u_div_93f.tdf" "" { Text "F:/quartus/xiyiji/db/alt_u_div_93f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Counter:inst12\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"Counter:inst12\|lpm_divide:Mod1\"" {  } { { "counter.vhd" "" { Text "F:/quartus/xiyiji/counter.vhd" 78 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Counter:inst12\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"Counter:inst12\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Info: Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "counter.vhd" "" { Text "F:/quartus/xiyiji/counter.vhd" 78 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_98m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_98m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_98m " "Info: Found entity 1: lpm_divide_98m" {  } { { "db/lpm_divide_98m.tdf" "" { Text "F:/quartus/xiyiji/db/lpm_divide_98m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Info: Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "F:/quartus/xiyiji/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Info: Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "F:/quartus/xiyiji/db/alt_u_div_p2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Counter:inst12\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"Counter:inst12\|lpm_divide:Div0\"" {  } { { "counter.vhd" "" { Text "F:/quartus/xiyiji/counter.vhd" 77 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Counter:inst12\|lpm_divide:Div0 " "Info: Instantiated megafunction \"Counter:inst12\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Info: Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "counter.vhd" "" { Text "F:/quartus/xiyiji/counter.vhd" 77 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6gm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_6gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6gm " "Info: Found entity 1: lpm_divide_6gm" {  } { { "db/lpm_divide_6gm.tdf" "" { Text "F:/quartus/xiyiji/db/lpm_divide_6gm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_bus:inst2\|Mtemp\[2\] " "Warning: Latch data_bus:inst2\|Mtemp\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_bus:inst2\|CQI\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal data_bus:inst2\|CQI\[2\]" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 50 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_bus:inst2\|Mtemp\[1\] " "Warning: Latch data_bus:inst2\|Mtemp\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_bus:inst2\|CQI\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal data_bus:inst2\|CQI\[1\]" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 50 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_bus:inst2\|Mtemp\[0\] " "Warning: Latch data_bus:inst2\|Mtemp\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_bus:inst2\|CQI\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal data_bus:inst2\|CQI\[2\]" {  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "data_bus.vhd" "" { Text "F:/quartus/xiyiji/data_bus.vhd" 50 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "counter.vhd" "" { Text "F:/quartus/xiyiji/counter.vhd" 34 -1 0 } } { "counter.vhd" "" { Text "F:/quartus/xiyiji/counter.vhd" 32 -1 0 } } { "counter.vhd" "" { Text "F:/quartus/xiyiji/counter.vhd" 33 -1 0 } } { "counter.vhd" "" { Text "F:/quartus/xiyiji/counter.vhd" 35 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst12\|time_set_v\[3\] Counter:inst12\|time_set_v\[3\]~_emulated Counter:inst12\|time_set_v\[3\]~latch " "Warning (13310): Register \"Counter:inst12\|time_set_v\[3\]\" is converted into an equivalent circuit using register \"Counter:inst12\|time_set_v\[3\]~_emulated\" and latch \"Counter:inst12\|time_set_v\[3\]~latch\"" {  } { { "counter.vhd" "" { Text "F:/quartus/xiyiji/counter.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst12\|time_set_v\[2\] Counter:inst12\|time_set_v\[2\]~_emulated Counter:inst12\|time_set_v\[2\]~latch " "Warning (13310): Register \"Counter:inst12\|time_set_v\[2\]\" is converted into an equivalent circuit using register \"Counter:inst12\|time_set_v\[2\]~_emulated\" and latch \"Counter:inst12\|time_set_v\[2\]~latch\"" {  } { { "counter.vhd" "" { Text "F:/quartus/xiyiji/counter.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst12\|time_set_v\[1\] Counter:inst12\|time_set_v\[1\]~_emulated Counter:inst12\|time_set_v\[1\]~latch " "Warning (13310): Register \"Counter:inst12\|time_set_v\[1\]\" is converted into an equivalent circuit using register \"Counter:inst12\|time_set_v\[1\]~_emulated\" and latch \"Counter:inst12\|time_set_v\[1\]~latch\"" {  } { { "counter.vhd" "" { Text "F:/quartus/xiyiji/counter.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst12\|time_set_v\[0\] Counter:inst12\|time_set_v\[0\]~_emulated Counter:inst12\|time_set_v\[0\]~latch " "Warning (13310): Register \"Counter:inst12\|time_set_v\[0\]\" is converted into an equivalent circuit using register \"Counter:inst12\|time_set_v\[0\]~_emulated\" and latch \"Counter:inst12\|time_set_v\[0\]~latch\"" {  } { { "counter.vhd" "" { Text "F:/quartus/xiyiji/counter.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "A\[4\] GND " "Warning (13410): Pin \"A\[4\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "F:/quartus/xiyiji/top.bdf" { { 0 608 784 16 "A\[4..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "A\[3\] GND " "Warning (13410): Pin \"A\[3\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "F:/quartus/xiyiji/top.bdf" { { 0 608 784 16 "A\[4..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "A\[2\] GND " "Warning (13410): Pin \"A\[2\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "F:/quartus/xiyiji/top.bdf" { { 0 608 784 16 "A\[4..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "A\[1\] GND " "Warning (13410): Pin \"A\[1\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "F:/quartus/xiyiji/top.bdf" { { 0 608 784 16 "A\[4..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M\[3\] GND " "Warning (13410): Pin \"M\[3\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "F:/quartus/xiyiji/top.bdf" { { -32 664 840 -16 "M\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Counter:inst12\|lpm_divide:Mod2\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_7_result_int\[0\]~0 " "Info (17048): Logic cell \"Counter:inst12\|lpm_divide:Mod2\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_93f.tdf" "add_sub_7_result_int\[0\]~0" { Text "F:/quartus/xiyiji/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Counter:inst12\|lpm_divide:Mod2\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_6_result_int\[0\]~14 " "Info (17048): Logic cell \"Counter:inst12\|lpm_divide:Mod2\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_93f.tdf" "add_sub_6_result_int\[0\]~14" { Text "F:/quartus/xiyiji/db/alt_u_div_93f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Counter:inst12\|lpm_divide:Mod4\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_7_result_int\[0\]~0 " "Info (17048): Logic cell \"Counter:inst12\|lpm_divide:Mod4\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_93f.tdf" "add_sub_7_result_int\[0\]~0" { Text "F:/quartus/xiyiji/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Counter:inst12\|lpm_divide:Mod4\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_6_result_int\[0\]~14 " "Info (17048): Logic cell \"Counter:inst12\|lpm_divide:Mod4\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_93f.tdf" "add_sub_6_result_int\[0\]~14" { Text "F:/quartus/xiyiji/db/alt_u_div_93f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "xiyiji " "Warning: Ignored assignments for entity \"xiyiji\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity xiyiji -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity xiyiji -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity xiyiji -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity xiyiji -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "558 " "Info: Implemented 558 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "526 " "Info: Implemented 526 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 27 20:18:47 2016 " "Info: Processing ended: Sun Nov 27 20:18:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
