--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf
-ucf mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 578729 paths analyzed, 4287 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.185ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_id_30 (SLICE_X64Y52.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.042ns (Levels of Logic = 1)
  Clock Path Skew:      -0.580ns (3.849 - 4.429)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y13.AQ     Tcko                  0.223   BTN_X_4_OBUF
                                                       BTN_SCAN/result_16
    SLICE_X94Y46.B2      net (fanout=4)        2.029   btn<16>
    SLICE_X94Y46.BMUX    Tilo                  0.146   MIPS/MIPS_CORE/exe_en
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst13
    SLICE_X64Y52.SR      net (fanout=25)       1.340   MIPS/MIPS_CORE/id_rst
    SLICE_X64Y52.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<31>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_30
    -------------------------------------------------  ---------------------------
    Total                                      4.042ns (0.673ns logic, 3.369ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_30 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.229ns (Levels of Logic = 1)
  Clock Path Skew:      -0.426ns (0.985 - 1.411)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_all to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y1.AQ      Tcko                  0.223   rst_all
                                                       rst_all
    SLICE_X94Y46.B1      net (fanout=126)      2.216   rst_all
    SLICE_X94Y46.BMUX    Tilo                  0.146   MIPS/MIPS_CORE/exe_en
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst13
    SLICE_X64Y52.SR      net (fanout=25)       1.340   MIPS/MIPS_CORE/id_rst
    SLICE_X64Y52.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<31>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_30
    -------------------------------------------------  ---------------------------
    Total                                      4.229ns (0.673ns logic, 3.556ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_30 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.075ns (Levels of Logic = 4)
  Clock Path Skew:      -0.291ns (0.985 - 1.276)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_0 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y45.BQ      Tcko                  0.259   MIPS/MIPS_CORE/inst_data_ctrl<0>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_0
    SLICE_X61Y46.C4      net (fanout=9)        0.742   MIPS/MIPS_CORE/inst_data_ctrl<0>
    SLICE_X61Y46.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/exe_alu_oper_exe<0>
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst111111
    SLICE_X61Y46.B6      net (fanout=2)        0.105   MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst11111
    SLICE_X61Y46.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/exe_alu_oper_exe<0>
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst11
    SLICE_X94Y46.A2      net (fanout=1)        0.889   MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst1
    SLICE_X94Y46.A       Tilo                  0.043   MIPS/MIPS_CORE/exe_en
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst12
    SLICE_X94Y46.B5      net (fanout=1)        0.161   MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst11
    SLICE_X94Y46.BMUX    Tilo                  0.146   MIPS/MIPS_CORE/exe_en
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst13
    SLICE_X64Y52.SR      net (fanout=25)       1.340   MIPS/MIPS_CORE/id_rst
    SLICE_X64Y52.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<31>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_30
    -------------------------------------------------  ---------------------------
    Total                                      4.075ns (0.838ns logic, 3.237ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_id_31 (SLICE_X64Y52.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.042ns (Levels of Logic = 1)
  Clock Path Skew:      -0.580ns (3.849 - 4.429)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y13.AQ     Tcko                  0.223   BTN_X_4_OBUF
                                                       BTN_SCAN/result_16
    SLICE_X94Y46.B2      net (fanout=4)        2.029   btn<16>
    SLICE_X94Y46.BMUX    Tilo                  0.146   MIPS/MIPS_CORE/exe_en
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst13
    SLICE_X64Y52.SR      net (fanout=25)       1.340   MIPS/MIPS_CORE/id_rst
    SLICE_X64Y52.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<31>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_31
    -------------------------------------------------  ---------------------------
    Total                                      4.042ns (0.673ns logic, 3.369ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_31 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.229ns (Levels of Logic = 1)
  Clock Path Skew:      -0.426ns (0.985 - 1.411)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_all to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y1.AQ      Tcko                  0.223   rst_all
                                                       rst_all
    SLICE_X94Y46.B1      net (fanout=126)      2.216   rst_all
    SLICE_X94Y46.BMUX    Tilo                  0.146   MIPS/MIPS_CORE/exe_en
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst13
    SLICE_X64Y52.SR      net (fanout=25)       1.340   MIPS/MIPS_CORE/id_rst
    SLICE_X64Y52.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<31>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_31
    -------------------------------------------------  ---------------------------
    Total                                      4.229ns (0.673ns logic, 3.556ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_31 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.075ns (Levels of Logic = 4)
  Clock Path Skew:      -0.291ns (0.985 - 1.276)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_0 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y45.BQ      Tcko                  0.259   MIPS/MIPS_CORE/inst_data_ctrl<0>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_0
    SLICE_X61Y46.C4      net (fanout=9)        0.742   MIPS/MIPS_CORE/inst_data_ctrl<0>
    SLICE_X61Y46.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/exe_alu_oper_exe<0>
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst111111
    SLICE_X61Y46.B6      net (fanout=2)        0.105   MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst11111
    SLICE_X61Y46.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/exe_alu_oper_exe<0>
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst11
    SLICE_X94Y46.A2      net (fanout=1)        0.889   MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst1
    SLICE_X94Y46.A       Tilo                  0.043   MIPS/MIPS_CORE/exe_en
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst12
    SLICE_X94Y46.B5      net (fanout=1)        0.161   MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst11
    SLICE_X94Y46.BMUX    Tilo                  0.146   MIPS/MIPS_CORE/exe_en
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst13
    SLICE_X64Y52.SR      net (fanout=25)       1.340   MIPS/MIPS_CORE/id_rst
    SLICE_X64Y52.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<31>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_31
    -------------------------------------------------  ---------------------------
    Total                                      4.075ns (0.838ns logic, 3.237ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_26 (SLICE_X62Y53.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.800ns (Levels of Logic = 1)
  Clock Path Skew:      -0.580ns (3.849 - 4.429)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y13.AQ     Tcko                  0.223   BTN_X_4_OBUF
                                                       BTN_SCAN/result_16
    SLICE_X94Y46.B2      net (fanout=4)        2.029   btn<16>
    SLICE_X94Y46.BMUX    Tilo                  0.146   MIPS/MIPS_CORE/exe_en
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst13
    SLICE_X62Y53.SR      net (fanout=25)       1.121   MIPS/MIPS_CORE/id_rst
    SLICE_X62Y53.CLK     Tsrck                 0.281   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id<29>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_26
    -------------------------------------------------  ---------------------------
    Total                                      3.800ns (0.650ns logic, 3.150ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_26 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.987ns (Levels of Logic = 1)
  Clock Path Skew:      -0.426ns (0.985 - 1.411)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_all to MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y1.AQ      Tcko                  0.223   rst_all
                                                       rst_all
    SLICE_X94Y46.B1      net (fanout=126)      2.216   rst_all
    SLICE_X94Y46.BMUX    Tilo                  0.146   MIPS/MIPS_CORE/exe_en
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst13
    SLICE_X62Y53.SR      net (fanout=25)       1.121   MIPS/MIPS_CORE/id_rst
    SLICE_X62Y53.CLK     Tsrck                 0.281   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id<29>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_26
    -------------------------------------------------  ---------------------------
    Total                                      3.987ns (0.650ns logic, 3.337ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_26 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.833ns (Levels of Logic = 4)
  Clock Path Skew:      -0.291ns (0.985 - 1.276)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_0 to MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y45.BQ      Tcko                  0.259   MIPS/MIPS_CORE/inst_data_ctrl<0>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_0
    SLICE_X61Y46.C4      net (fanout=9)        0.742   MIPS/MIPS_CORE/inst_data_ctrl<0>
    SLICE_X61Y46.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/exe_alu_oper_exe<0>
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst111111
    SLICE_X61Y46.B6      net (fanout=2)        0.105   MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst11111
    SLICE_X61Y46.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/exe_alu_oper_exe<0>
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst11
    SLICE_X94Y46.A2      net (fanout=1)        0.889   MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst1
    SLICE_X94Y46.A       Tilo                  0.043   MIPS/MIPS_CORE/exe_en
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst12
    SLICE_X94Y46.B5      net (fanout=1)        0.161   MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst11
    SLICE_X94Y46.BMUX    Tilo                  0.146   MIPS/MIPS_CORE/exe_en
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_id_rst13
    SLICE_X62Y53.SR      net (fanout=25)       1.121   MIPS/MIPS_CORE/id_rst
    SLICE_X62Y53.CLK     Tsrck                 0.281   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id<29>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_26
    -------------------------------------------------  ---------------------------
    Total                                      3.833ns (0.815ns logic, 3.018ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_id_14 (SLICE_X66Y49.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_14 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      0.262ns (0.746 - 0.484)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_14 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y50.AQ      Tcko                  0.100   MIPS/inst_addr<15>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_14
    SLICE_X66Y49.AX      net (fanout=4)        0.216   MIPS/inst_addr<14>
    SLICE_X66Y49.CLK     Tckdi       (-Th)     0.042   MIPS/MIPS_CORE/inst_data_ctrl<14>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_14
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.058ns logic, 0.216ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rt_mem_14 (SLICE_X50Y50.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/data_rt_exe_14 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rt_mem_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (0.676 - 0.537)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/data_rt_exe_14 to MIPS/MIPS_CORE/DATAPATH/data_rt_mem_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y49.DQ      Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<14>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_exe_14
    SLICE_X50Y50.C6      net (fanout=2)        0.115   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<14>
    SLICE_X50Y50.CLK     Tah         (-Th)     0.059   MIPS/mem_data_w<15>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_fwdb_exe61
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_mem_14
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.041ns logic, 0.115ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_data_mem_12 (SLICE_X61Y49.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_exe_12 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_mem_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 0)
  Clock Path Skew:      0.263ns (0.747 - 0.484)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_exe_12 to MIPS/MIPS_CORE/DATAPATH/inst_data_mem_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y50.DQ      Tcko                  0.118   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<12>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_12
    SLICE_X61Y49.AX      net (fanout=10)       0.207   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<12>
    SLICE_X61Y49.CLK     Tckdi       (-Th)     0.040   MIPS/MIPS_CORE/DATAPATH/inst_data_mem<15>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_mem_12
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.078ns logic, 0.207ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Location pin: RAMB18_X2Y20.RDCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Location pin: RAMB18_X2Y20.WRCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>/CLK
  Logical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA/CLK
  Location pin: SLICE_X42Y49.CLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 132842 paths analyzed, 1347 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.492ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf2_RAMA (SLICE_X46Y54.AI), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.454ns (Levels of Logic = 2)
  Clock Path Skew:      -0.454ns (3.909 - 4.363)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA to VGA_DEBUG/Mram_data_buf2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y49.AMUX    Tshcko                0.804   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA
    SLICE_X57Y51.C4      net (fanout=1)        0.687   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<6>
    SLICE_X57Y51.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/exe_b_src_exe<1>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data291
    SLICE_X57Y51.D4      net (fanout=1)        0.236   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<6>
    SLICE_X57Y51.D       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/exe_b_src_exe<1>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data291
    SLICE_X46Y54.AI      net (fanout=1)        0.545   debug_data<6>
    SLICE_X46Y54.CLK     Tds                   0.096   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.454ns (0.986ns logic, 1.468ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_6 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.612ns (Levels of Logic = 1)
  Clock Path Skew:      -0.392ns (3.909 - 4.301)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_6 to VGA_DEBUG/Mram_data_buf2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y45.AQ      Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<9>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_6
    SLICE_X57Y51.D1      net (fanout=1)        0.669   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
    SLICE_X57Y51.D       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/exe_b_src_exe<1>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data291
    SLICE_X46Y54.AI      net (fanout=1)        0.545   debug_data<6>
    SLICE_X46Y54.CLK     Tds                   0.096   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.612ns (0.398ns logic, 1.214ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.035ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.606 - 0.660)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to VGA_DEBUG/Mram_data_buf2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y57.BQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_1
    SLICE_X55Y53.B2      net (fanout=11)       1.072   vga_v_count<1>
    SLICE_X55Y53.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<0>
                                                       VGA_DEBUG/Msub_char_index_row_xor<1>11
    SLICE_X42Y49.A4      net (fanout=152)      0.905   debug_addr<3>
    SLICE_X42Y49.AMUX    Tilo                  0.142   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA
    SLICE_X57Y51.C4      net (fanout=1)        0.687   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<6>
    SLICE_X57Y51.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/exe_b_src_exe<1>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data291
    SLICE_X57Y51.D4      net (fanout=1)        0.236   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<6>
    SLICE_X57Y51.D       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/exe_b_src_exe<1>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data291
    SLICE_X46Y54.AI      net (fanout=1)        0.545   debug_data<6>
    SLICE_X46Y54.CLK     Tds                   0.096   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.035ns (0.590ns logic, 3.445ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMC_D1 (SLICE_X42Y55.CX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.340ns (Levels of Logic = 2)
  Clock Path Skew:      -0.450ns (3.911 - 4.361)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1 to VGA_DEBUG/Mram_data_buf1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y48.C       Tshcko                0.700   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1
    SLICE_X57Y51.B6      net (fanout=1)        0.486   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
    SLICE_X57Y51.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/exe_b_src_exe<1>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data281
    SLICE_X57Y51.D5      net (fanout=1)        0.243   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<5>
    SLICE_X57Y51.DMUX    Tilo                  0.142   MIPS/MIPS_CORE/DATAPATH/exe_b_src_exe<1>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data281
    SLICE_X42Y55.CX      net (fanout=1)        0.579   debug_data<5>
    SLICE_X42Y55.CLK     Tds                   0.147   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.340ns (1.032ns logic, 1.308ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.671ns (Levels of Logic = 1)
  Clock Path Skew:      -0.389ns (3.911 - 4.300)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 to VGA_DEBUG/Mram_data_buf1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y44.AQ      Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<4>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    SLICE_X57Y51.D3      net (fanout=1)        0.577   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
    SLICE_X57Y51.DMUX    Tilo                  0.145   MIPS/MIPS_CORE/DATAPATH/exe_b_src_exe<1>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data281
    SLICE_X42Y55.CX      net (fanout=1)        0.579   debug_data<5>
    SLICE_X42Y55.CLK     Tds                   0.147   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (0.515ns logic, 1.156ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.990ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.608 - 0.660)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to VGA_DEBUG/Mram_data_buf1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y57.BQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_1
    SLICE_X55Y53.B2      net (fanout=11)       1.072   vga_v_count<1>
    SLICE_X55Y53.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<0>
                                                       VGA_DEBUG/Msub_char_index_row_xor<1>11
    SLICE_X46Y48.C4      net (fanout=152)      0.969   debug_addr<3>
    SLICE_X46Y48.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1
    SLICE_X57Y51.B6      net (fanout=1)        0.486   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
    SLICE_X57Y51.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/exe_b_src_exe<1>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data281
    SLICE_X57Y51.D5      net (fanout=1)        0.243   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<5>
    SLICE_X57Y51.DMUX    Tilo                  0.142   MIPS/MIPS_CORE/DATAPATH/exe_b_src_exe<1>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data281
    SLICE_X42Y55.CX      net (fanout=1)        0.579   debug_data<5>
    SLICE_X42Y55.CLK     Tds                   0.147   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.990ns (0.641ns logic, 3.349ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMB (SLICE_X42Y55.BI), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.286ns (Levels of Logic = 2)
  Clock Path Skew:      -0.450ns (3.911 - 4.361)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y48.BMUX    Tshcko                0.812   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB
    SLICE_X49Y56.B1      net (fanout=1)        0.669   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<2>
    SLICE_X49Y56.B       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data231
    SLICE_X49Y56.C5      net (fanout=1)        0.245   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<2>
    SLICE_X49Y56.C       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X42Y55.BI      net (fanout=1)        0.363   debug_data<2>
    SLICE_X42Y55.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.286ns (1.009ns logic, 1.277ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.642ns (Levels of Logic = 1)
  Clock Path Skew:      -0.389ns (3.911 - 4.300)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y48.CQ      Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<2>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2
    SLICE_X49Y56.C3      net (fanout=1)        0.902   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<2>
    SLICE_X49Y56.C       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X42Y55.BI      net (fanout=1)        0.363   debug_data<2>
    SLICE_X42Y55.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.642ns (0.377ns logic, 1.265ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.929ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.608 - 0.660)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y57.BQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_1
    SLICE_X55Y53.B2      net (fanout=11)       1.072   vga_v_count<1>
    SLICE_X55Y53.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<0>
                                                       VGA_DEBUG/Msub_char_index_row_xor<1>11
    SLICE_X46Y48.B4      net (fanout=152)      0.969   debug_addr<3>
    SLICE_X46Y48.BMUX    Tilo                  0.148   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB
    SLICE_X49Y56.B1      net (fanout=1)        0.669   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<2>
    SLICE_X49Y56.B       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data231
    SLICE_X49Y56.C5      net (fanout=1)        0.245   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<2>
    SLICE_X49Y56.C       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X42Y55.BI      net (fanout=1)        0.363   debug_data<2>
    SLICE_X42Y55.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.929ns (0.611ns logic, 3.318ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X1Y23.ADDRARDADDR13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_6 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.173ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.397 - 0.329)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_6 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X32Y59.DQ            Tcko                  0.100   VGA_DEBUG/ascii_code<6>
                                                             VGA_DEBUG/ascii_code_6
    RAMB18_X1Y23.ADDRARDADDR13 net (fanout=1)        0.256   VGA_DEBUG/ascii_code<6>
    RAMB18_X1Y23.CLKARDCLK     Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                             VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    -------------------------------------------------------  ---------------------------
    Total                                            0.173ns (-0.083ns logic, 0.256ns route)
                                                             (-48.0% logic, 148.0% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/data_count_5 (SLICE_X33Y81.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/P2S_SEG/data_count_3 (FF)
  Destination:          DISPLAY/P2S_SEG/data_count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.158ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DISPLAY/P2S_SEG/data_count_3 to DISPLAY/P2S_SEG/data_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y81.CQ      Tcko                  0.100   DISPLAY/P2S_SEG/data_count<4>
                                                       DISPLAY/P2S_SEG/data_count_3
    SLICE_X33Y81.B6      net (fanout=5)        0.090   DISPLAY/P2S_SEG/data_count<3>
    SLICE_X33Y81.CLK     Tah         (-Th)     0.032   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/Mcount_data_count51
                                                       DISPLAY/P2S_SEG/data_count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.158ns (0.068ns logic, 0.090ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X1Y23.ADDRARDADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_1 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.229ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.397 - 0.329)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_1 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X32Y58.CQ           Tcko                  0.100   VGA_DEBUG/ascii_code<1>
                                                            VGA_DEBUG/ascii_code_1
    RAMB18_X1Y23.ADDRARDADDR8 net (fanout=1)        0.312   VGA_DEBUG/ascii_code<1>
    RAMB18_X1Y23.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                            VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    ------------------------------------------------------  ---------------------------
    Total                                           0.229ns (-0.083ns logic, 0.312ns route)
                                                            (-36.2% logic, 136.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X1Y23.CLKARDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh51/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf4_RAMA/CLK
  Location pin: SLICE_X38Y55.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh51/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf4_RAMA/CLK
  Location pin: SLICE_X38Y55.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      1.562ns|            0|            0|            0|       711571|
| TS_CLK_GEN_clkout3            |    100.000ns|     24.185ns|          N/A|            0|            0|       578729|            0|
| TS_CLK_GEN_clkout2            |     40.000ns|     12.492ns|          N/A|            0|            0|       132842|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    7.453|    5.891|    2.975|         |
CLK_200M_P     |    7.453|    5.891|    2.975|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    7.453|    5.891|    2.975|         |
CLK_200M_P     |    7.453|    5.891|    2.975|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 711571 paths, 0 nets, and 8276 connections

Design statistics:
   Minimum period:  24.185ns{1}   (Maximum frequency:  41.348MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 01 19:48:12 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5284 MB



