INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/imports/archlabs/lab04again/lab04again.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/imports/archlabs/lab04again/lab04again.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/imports/archlabs/lab04again/lab04again.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
