INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramasDoctorado/PrimerIP/overlay/multiplexor/multiplexor.sim/sim_1/synth/timing/xsim/multiplexor_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexor
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ProgramasDoctorado/PrimerIP/overlay/multiplexor/multiplexor.srcs/sources_1/imports/src/Hogpack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ProgramasDoctorado/PrimerIP/overlay/multiplexor/multiplexor.srcs/sim_1/new/test_binariza.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplexor_tb'
