GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/carlos/Embedded/litex_work/femtorv/basic/gowin/femtorv32_quark.v'
Analyzing included file '/home/carlos/Embedded/litex_work/femtorv/basic/gowin/emitter_uart.v'("/home/carlos/Embedded/litex_work/femtorv/basic/gowin/femtorv32_quark.v":36)
Back to file '/home/carlos/Embedded/litex_work/femtorv/basic/gowin/femtorv32_quark.v'("/home/carlos/Embedded/litex_work/femtorv/basic/gowin/femtorv32_quark.v":36)
Compiling module 'SOC'("/home/carlos/Embedded/litex_work/femtorv/basic/gowin/femtorv32_quark.v":423)
Compiling module 'FemtoRV32'("/home/carlos/Embedded/litex_work/femtorv/basic/gowin/femtorv32_quark.v":37)
Extracting RAM for identifier 'registerFile'("/home/carlos/Embedded/litex_work/femtorv/basic/gowin/femtorv32_quark.v":101)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("/home/carlos/Embedded/litex_work/femtorv/basic/gowin/femtorv32_quark.v":175)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("/home/carlos/Embedded/litex_work/femtorv/basic/gowin/femtorv32_quark.v":201)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("/home/carlos/Embedded/litex_work/femtorv/basic/gowin/femtorv32_quark.v":343)
Compiling module 'Memory'("/home/carlos/Embedded/litex_work/femtorv/basic/gowin/femtorv32_quark.v":394)
Extracting RAM for identifier 'MEM'("/home/carlos/Embedded/litex_work/femtorv/basic/gowin/femtorv32_quark.v":403)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("/home/carlos/Embedded/litex_work/femtorv/basic/gowin/femtorv32_quark.v":473)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/carlos/Embedded/litex_work/femtorv/basic/gowin/femtorv32_quark.v":474)
Compiling module 'corescore_emitter_uart'("/home/carlos/Embedded/litex_work/femtorv/basic/gowin/emitter_uart.v":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("/home/carlos/Embedded/litex_work/femtorv/basic/gowin/emitter_uart.v":34)
NOTE  (EX0101) : Current top module is "SOC"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input RXD is unused("/home/carlos/Embedded/litex_work/femtorv/basic/gowin/femtorv32_quark.v":427)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/carlos/Embedded/litex_work/femtorv/basic/gowin/impl/gwsynthesis/project.vg" completed
[100%] Generate report file "/home/carlos/Embedded/litex_work/femtorv/basic/gowin/impl/gwsynthesis/project_syn.rpt.html" completed
GowinSynthesis finish
