<!-- í—¤ë” ì´ë¯¸ì§€ -->
<img src="https://capsule-render.vercel.app/api?type=waving&color=dfbcf7&height=120&section=header&fontSize=50&fontColor=FFFFFF" />

<!-- ì†Œê°œ -->
<h3 align="center">ğŸ‘‹ Â¡Hola! Yo Soy <strong>YounCheol</strong></h3>
<h4 align="center">I've Majored in Electronic Engineering at Hankuk University of Foreign Studies</h4>

<br>

<!-- ê¸°ìˆ  ìŠ¤íƒ -->
<h3 align="center">âš™ï¸ Tech Stack</h3> 
<p align="center">
  <img src="https://img.shields.io/badge/Verilog-1E90FF?style=for-the-badge&logo=verilog&logoColor=white" alt="Verilog" />
  <img src="https://img.shields.io/badge/SystemVerilog-7B68EE?style=for-the-badge&logo=verilog&logoColor=white" alt="SystemVerilog" />
  <img src="https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white" alt="C" />
  <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white" alt="Python" />
</p>
<p align="center">
  <img src="https://img.shields.io/badge/Verdi-003366?style=for-the-badge&logo=git&logoColor=white" alt="Verdi (VCS Tool)" />
  <img src="https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white" alt="MATLAB" />
  <img src="https://img.shields.io/badge/FPGA-6A1B9A?style=for-the-badge&logo=altiumdesigner&logoColor=white" alt="FPGA" />
  <img src="https://img.shields.io/badge/Jira-0052CC?style=for-the-badge&logo=jira&logoColor=white" alt="Jira" />
  <img src="https://img.shields.io/badge/Linear-5E6AD2?style=for-the-badge&logo=linear&logoColor=white" alt="Linear" />
</p>

<br>

<!-- í”„ë¡œì íŠ¸ -->
<div align="center">
  <h3>ğŸ“‚ My Projects</h3>

  | í”„ë¡œì íŠ¸ | ì„¤ëª… |
  | -------- | ---- |
  | ğŸ® [![**GAME_PROJECT**](https://img.shields.io/badge/Notion-000000?style=for-the-badge&logo=notion&logoColor=white)](https://www.notion.so/Embedded-SW-GAME-PROJECT-259a8b2400b080f7aa48e1d167635b0csource=copy_link)| STM32 ë³´ë“œ ê¸°ë°˜ì˜ ê²Œì„ í”„ë¡œì íŠ¸ (C ì–¸ì–´) |

  | ğŸ’¡ [**Verilog Project**](https://github.com/abcu7832/AI-SYSTEMSEMI_DESIGN_2nd/tree/AI%EC%8B%9C%EC%8A%A4%ED%85%9C%EB%B0%98%EB%8F%84%EC%B2%B4%EC%84%A4%EA%B3%842%EA%B8%B0/02_Semi_Design/project) | Verilogë¥¼ í™œìš©í•œ ë°˜ë„ì²´ ì„¤ê³„ í”„ë¡œì íŠ¸ |
  | ğŸ¤– [**AI Project**](https://github.com/abcu7832/AI-SYSTEMSEMI_DESIGN_2nd/tree/AI%EC%8B%9C%EC%8A%A4%ED%85%9C%EB%B0%98%EB%8F%84%EC%B2%B4%EC%84%A4%EA%B3%842%EA%B8%B0/05_AI_Algorithm%26structure/project) | Pythonì„ í™œìš©í•œ OnDevice AI í”„ë¡œì íŠ¸ |
  | [![Notion](https://img.shields.io/badge/CPU_Project-000000?style=for-the-badge&logo=notion&logoColor=white)](https://www.notion.so/RISC-V-CPU-RV32I-256a8b2400b080eaae8ffffbcf48dab4?source=copy_link) | RISC-V 32bit CPU í”„ë¡œì íŠ¸ |
  


</div>
<br>

---
