{:input (genetic.representation/genetic-representation "../tmp3/50384.35B0904.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8, wire1_17_74, wire2_40);\n  wire \\:missing_edge ;\n  input wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8;\n  wire wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8;\n  reg wire10;\n  reg wire11;\n  reg wire12;\n  reg wire13;\n  reg wire14;\n  reg wire15;\n  reg wire16;\n  reg wire17_18_73;\n  reg wire18_40;\n  reg wire19;\n  input wire1_17_74;\n  wire wire1_17_74;\n  reg wire20;\n  reg wire21;\n  reg wire22;\n  reg wire23;\n  reg wire24;\n  reg wire25;\n  reg wire26;\n  reg wire27;\n  reg wire28;\n  reg wire29;\n  output wire2_40;\n  wire wire2_40;\n  reg wire30;\n  reg wire31;\n  reg wire32;\n  reg wire33;\n  reg wire34;\n  reg wire35;\n  reg wire36;\n  reg wire37;\n  reg wire38;\n  reg wire39;\n  wire wire41;\n  wire wire42;\n  wire wire43;\n  wire wire44;\n  wire wire45;\n  wire wire46;\n  wire wire47;\n  wire wire48;\n  wire wire49;\n  wire wire4_20_42;\n  wire wire5;\n  wire wire50;\n  wire wire51;\n  wire wire52;\n  wire wire53;\n  wire wire54;\n  wire wire55;\n  wire wire56;\n  wire wire57;\n  wire wire58;\n  wire wire59;\n  reg wire6;\n  wire wire60;\n  wire wire61;\n  wire wire62;\n  wire wire63;\n  wire wire64;\n  wire wire65;\n  wire wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  wire wire66;\n  wire wire67;\n  wire wire68;\n  wire wire69;\n  reg wire7;\n  wire wire70;\n  wire wire71;\n  wire wire72;\n  wire wire73;\n  wire wire74;\n  reg wire8;\n  reg wire9;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire6 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire15 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire16 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire17_18_73 <= wire1_17_74;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire18_40 <= wire17_18_73;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire19 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire20 <= wire4_20_42;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire21 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire22 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire23 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire24 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire7 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire25 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire26 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire27 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire28 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire29 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire30 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire31 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire32 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire33 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire34 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire8 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire35 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire36 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire37 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire38 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire39 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire9 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire10 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire11 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire12 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire13 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire14 <= wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49 = 1'h0;\n  assign wire4_20_42 = 1'h1;\n  assign wire5 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire74 = wire1_17_74;\n  assign wire73 = wire17_18_73;\n  assign wire72 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire71 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire70 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire69 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire68 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire67 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire66 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire65 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire64 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire63 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire62 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire61 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire60 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire59 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire58 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire57 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire56 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire55 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire54 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire53 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire52 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire51 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire50 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire49 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire48 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire47 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire46 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire45 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire44 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire43 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire42 = wire4_20_42;\n  assign wire41 = wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  assign wire2_40 = wire18_40;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:3.1-189.10\" *)\nmodule postsynth(wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8, wire1_17_74, wire2_40);\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:5.9-5.112\" *)\n  input wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8;\n  wire wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:14.7-14.19\" *)\n  reg wire17_18_73;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:15.7-15.16\" *)\n  reg wire18_40;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:17.9-17.20\" *)\n  input wire1_17_74;\n  wire wire1_17_74;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:29.10-29.18\" *)\n  output wire2_40;\n  wire wire2_40;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:41.8-41.14\" *)\n  wire wire41;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:42.8-42.14\" *)\n  wire wire42;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:43.8-43.14\" *)\n  wire wire43;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:44.8-44.14\" *)\n  wire wire44;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:45.8-45.14\" *)\n  wire wire45;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:46.8-46.14\" *)\n  wire wire46;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:47.8-47.14\" *)\n  wire wire47;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:48.8-48.14\" *)\n  wire wire48;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:49.8-49.14\" *)\n  wire wire49;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:50.8-50.19\" *)\n  wire wire4_20_42;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:51.8-51.13\" *)\n  wire wire5;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:52.8-52.14\" *)\n  wire wire50;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:53.8-53.14\" *)\n  wire wire51;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:54.8-54.14\" *)\n  wire wire52;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:55.8-55.14\" *)\n  wire wire53;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:56.8-56.14\" *)\n  wire wire54;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:57.8-57.14\" *)\n  wire wire55;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:58.8-58.14\" *)\n  wire wire56;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:59.8-59.14\" *)\n  wire wire57;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:60.8-60.14\" *)\n  wire wire58;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:61.8-61.14\" *)\n  wire wire59;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:63.8-63.14\" *)\n  wire wire60;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:64.8-64.14\" *)\n  wire wire61;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:65.8-65.14\" *)\n  wire wire62;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:66.8-66.14\" *)\n  wire wire63;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:67.8-67.14\" *)\n  wire wire64;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:68.8-68.14\" *)\n  wire wire65;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:69.8-69.195\" *)\n  wire wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:70.8-70.14\" *)\n  wire wire66;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:71.8-71.14\" *)\n  wire wire67;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:72.8-72.14\" *)\n  wire wire68;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:73.8-73.14\" *)\n  wire wire69;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:75.8-75.14\" *)\n  wire wire70;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:76.8-76.14\" *)\n  wire wire71;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:77.8-77.14\" *)\n  wire wire72;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:78.8-78.14\" *)\n  wire wire73;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:79.8-79.14\" *)\n  wire wire74;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:90.3-91.31\" *)\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire18_40 <= wire17_18_73;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B24DFB08.v:88.3-89.33\" *)\n  always @(posedge wire0_7_20_27_24_39_15_21_31_32_33_13_22_36_29_6_28_25_34_17_12_23_35_19_11_9_14_26_16_38_30_10_18_37_8)\n    wire17_18_73 <= wire1_17_74;\n  assign \\:missing_edge  = 1'h0;\n  assign wire2_40 = wire18_40;\n  assign wire41 = 1'h0;\n  assign wire42 = 1'h1;\n  assign wire43 = 1'h0;\n  assign wire44 = 1'h0;\n  assign wire45 = 1'h0;\n  assign wire46 = 1'h0;\n  assign wire47 = 1'h0;\n  assign wire48 = 1'h0;\n  assign wire49 = 1'h0;\n  assign wire4_20_42 = 1'h1;\n  assign wire5 = 1'h0;\n  assign wire50 = 1'h0;\n  assign wire51 = 1'h0;\n  assign wire52 = 1'h0;\n  assign wire53 = 1'h0;\n  assign wire54 = 1'h0;\n  assign wire55 = 1'h0;\n  assign wire56 = 1'h0;\n  assign wire57 = 1'h0;\n  assign wire58 = 1'h0;\n  assign wire59 = 1'h0;\n  assign wire60 = 1'h0;\n  assign wire61 = 1'h0;\n  assign wire62 = 1'h0;\n  assign wire63 = 1'h0;\n  assign wire64 = 1'h0;\n  assign wire65 = 1'h0;\n  assign wire65_70_62_7_59_72_58_60_27_69_24_55_39_46_54_15_48_50_21_31_32_56_33_13_22_36_41_43_61_29_44_6_28_64_51_25_34_3_12_66_23_47_35_19_57_68_11_9_14_45_53_26_16_38_30_10_52_67_71_37_63_8_49 = 1'h0;\n  assign wire66 = 1'h0;\n  assign wire67 = 1'h0;\n  assign wire68 = 1'h0;\n  assign wire69 = 1'h0;\n  assign wire70 = 1'h0;\n  assign wire71 = 1'h0;\n  assign wire72 = 1'h0;\n  assign wire73 = wire17_18_73;\n  assign wire74 = wire1_17_74;\nendmodule\n", :proof {:exit 2, :out "", :err "python3.7: can't open file '../SymbiYosys/sbysrc/sby.py': [Errno 2] No such file or directory\n"}}}