 1 
製程變異性對無接面奈米線電晶體影響之研究（第二年） 
“Impact of process variation on junctionless nanowire transistors: simulation-based study (2st year)” 
計畫編號：NSC 100-2628-E-197 -003 -MY2 
執行期間：101 年 08 月 01 日 至 102 年 07月 31 日 
主持人：江孟學 國立宜蘭大學電子工程學系教授 
I. 中文摘要 
此專題研究計畫討論無接面式電晶體對製
程變異性的影響。我們首先根據 ITRS 規範的預
測尺寸規範下[2]，利用三維數值與二維數值模
擬軟體[1]，建立奈米線電晶體架構並討論其微
小區域的離散摻雜變動；接續在平面式雙閘極
架構，探討其製程參數氧化層厚度、金屬功函
數、矽薄膜厚度、延伸區與離散摻雜下，電晶
體特性的影響。其模擬成果將完整表述製程變
異性對無接面式電晶體影響之考量。 
II. 英文摘要 
A research project for variation issues of 
junctionless transistors is done. The nanowire 
transistor structure for three dimensional 
numerical simulation and junctionless double-gate 
transistor for two dimensional simulations [1] 
following the requirements of ITRS [2] have been 
established. We assess the variability impact of 
random dopant fluctuation on characteristics in 
conventional and junctionless nanometer scale 
metal-oxide-semiconductor field-effect transistors. 
We discuses manufacturing variation of oxide 
thickness, gate workfunction, silicon thickness, 
Source/Drain extension and random doping 
fluctuation in junctionless devices. The simulation 
result will apply to junctionless and nanowire 
device application.  
III. 奈米電晶體元件架構建立 
本次專題研究之奈米電晶體結構如圖 1 與
圖 2 所示，我們參考 ITRS roadmap[2]，其通道
長度(Lg)為 17 nm，閘極氧化層厚度(tox)為 0.77 
nm，奈米線通道薄膜直徑(body film thickness, 
diameter)為 8 nm，並採用 SOI基底。 
為了符合良好的漏電流 Ioff，我們設計奈米
線電晶體通道為無摻質(~1×1015cm-3)，並調整閘
極功函數(work function)來達到 ITRS 漏電流
(Ioff)的標準，圖 3為奈米線在 ITRS 規範下通道
長度為 17 nm時電氣特性，其中 J(Junctionless)
為無接面式，可以發現其電流在次臨界區時無
接面電晶體比傳統電晶體要有良好的特性，而
在奈米線也有相同的特性[4]。 
IV. 離散摻雜與區域分析 
傳統電晶體的離散掺雜分析如圖 4 所示，
其中離散原子數目常使用的公式為(1) 
3*lNN a             (1) 
其中N 為離散原子數目， aN 為通道摻雜濃度，
3l 為有效的體積，通常為有效閘極區域(λ)。然
而，持續微縮場效應電晶體，使的有效體積減
少，雖然離散原子跟著變少，但離散原子對於
臨界電壓(Vt)的影響增大。參考 ITRS 製成規範
所定的通道摻雜，傳統通道摻雜~1×1019cm-3，
在有效深度為 8 nm與通道長為 17nm下，傳統
電晶體約每個元件約有 1360( 1 × 1019 × 8 × 10-9 
× 17 × 10-9 × 1 × 10-6 × 106 )顆離散原子在通道中
如圖 4所示。為了降低 VT 的變動性，通道摻雜
 3 
知無接面式雙閘極離散原子影響比傳統奈米線
電晶體來的大。 
VIII. 計畫結果自評 
此計畫與原計畫大致相同，在第一年完成
了傳統奈米線與無接面式奈米線電晶體三維數
值模擬架構，並且將傳統奈米線元件在離散影
響下的特性分析完成。因製程演進，在第二年
所規劃之項目，完整的討論無接面式電晶體元
件對製程變異性研究，在製作過程代表的重要
參數如氧化層厚度、閘極功函數、延伸區長度、
矽薄膜厚度與離散摻雜影響無接面特性。 
此外我們並將其相關結果發表於國際研討
會共 10 篇[7]-[16]與期刊 2篇[17]-[18]，此外另
有 3 篇國際期刊論文正在送審及 1 篇國際期刊
論文待刊登，最後感謝國科會、國家奈米元件
實驗室、國家高速網路與計算中心與國家晶片
系統設計中心給予我們研究計畫上的幫助。 
References 
[1] Taurus-Device, User Guide, ver. X-2005.10, 
Synopsis, Inc., Oct. 2005. 
[2] International Technology Roadmap for 
Semiconductor, 2006 update [Available 
online: http://public.itrs.net/ ] 
[3] M. H. Chiang, J. N. Lin, K. Kim and C. T. 
Chuang, “Random dopant Fluctuation in 
Limited-Width FinFET Technologies,” IEEE 
Trans. Electron Device, vol. 54, No. 8, pp. 
2055-2059, Aug. 2007. 
[4] C. Y. Chen, J. T. Lin, M. H. Chiang and K. 
Kim, in Proc. 2010 IEEE Int. SOI Conf., pp. 
1-2. 
[5] S. Migita, Y. Morita, M. Masahara and H. 
Ota, IEEE INEC, pp. 132-135, 2013. 
[6] Y. Li, C. H. Hwang, T. Y. Li and M. H. Han, 
IEEE Trans. Electron Devices, vol. 57, pp. 
437-447, Feb. 2010. 
[7] Y.-B. Liao, M.-H. Chiang, K. Kim, and W.-C. 
Hsu, "Variability study for silicon nanowire 
FETs," Nanotechnology Conf., pp. 46-49, 
2011. 
[8] Y.-B. Liao, W.-C. Hsu, M.-H. Chiang, H. Li, 
C.-L. Lin, and Y.-S. Lai, "Optimal device 
design of FinFETs on a bulk substrate," IEEE 
INEC, pp. 1-2, 2011. 
[9] Y.-B. Liao, M.-H. Chiang, W.-C. Hsu, Y.-S. 
Lai, and H. Li, "Stack gate technique for 
feasible bulk FinFETs," SSDM, pp. P.3-13, 
2011. 
[10]  Y.-B. Liao, M.-H. Chiang, K. Kim, and W.-C. 
Hsu, "A high-density SRAM design 
technique using silicon nanowire FETs," 
IEEE ISDRS, pp. 1-2, 2011. 
[11] C.-Y. Chen, J.-T. Lin and M.-H. Chiang, 
“Capacitance Modeling for Silicon Nanowire 
MOSFETs,” in Proc. IEDMS, Nov. 2011, pp. 
1-2. 
[12] C.-Y. Chen, J.-T. Lin and M.-H. Chiang, 
“Impact of Discrete Random Dopant on 
“Undoped” Silicon Nanowire Transistors,” in 
Proc. IEDMS, Nov. 2012, pp. 1-2. 
[13] C.-Y. Chen, J.-T. Lin and M.-H. Chiang,, " 
Microscopic Study of Random Dopant 
Fluctuation in Silicon Nanowire Transistors 
Using 3D Simulation," IEEE Conf. on INEC, 
pp. 267-270, 2013. 
[14] Y.-B. Liao, M.-H. Chiang, N. Damrongplasit, 
T.-J. King Liu, and W.-C. Hsu, "6-T SRAM 
cell design with gate-all-around silicon 
nanowire MOSFETs," IEEE Conf. on 
VLSI-TSA, pp. 1-2, 2013. 
[15] Y.-B. Liao, M.-H. Chiang, and W.-C. Hsu, 
"Performance comparison of non-planar 
MOSFETs," Conf. on Nanotechnology, pp. 
9-12, 2013. 
[16] C.-Y. Chen, J.-T. Lin and M.-H. Chiang,, 
"Comparative Study of Process Variations in 
Junctionless and Conventional Double-Gate 
MOSFETs," IEEE NMDC, 2013. 
[17] Y.-B. Liao, M.-H. Chiang, Y.-S. Lai, and 
W.-C. Hsu, "A pragmatic design 
methodology using proper isolation and 
doping for bulk FinFETs," Solid-State 
Electronics, pp. 48-53, 2013. 
[18] Y.-B. Liao, M.-H. Chiang, K. Kim, and W.-C. 
Hsu, "Assessment of structure variation in 
silicon nanowire FETs and impact on 
SRAM," Microelectronics Journal, Vol. 43, 
pp. 300-304, 2012. 
 
 5 
1140 1160 1180 1200 1220 1240 1260
5.00x10
-3
3.00x10
-2
5.50x10
-2
8.00x10
-2
 
 
I O
F
F
 (

A
/
m
)
I
ON
 (A/m)
Undoped
 
圖 9 629 個傳統奈米線受離散原子影響時 Ion與
Ioff特性曲線圖 
 
0.19 0.20 0.21 0.22 0.23 0.24 0.25 0.26
0
20
40
60
80
100
 
 
P
e
rc
e
n
ta
g
e
 (
%
)
V
T
 (V)
 
圖 10  629 個傳統奈米線之累積百分比影響
VT 特性曲線圖。 
 
圖 11 實做與模擬通道長 3 奈米無接式 IOFF與
ION特性[] 
2 3 4 5 6 7 8 9
-0.7
-0.5
-0.3
-0.1
0.1
0.3
0.5
0.7
T
h
re
s
h
o
ld
 (
V
)
Tsi (nm)
 JNMOS
 JPMOS
 NMOS
 PMOS
 
圖 12 臨界電壓變動與矽薄膜厚度(Tsi)之變化
在無接面式與傳統平面式雙閘電晶體。 
0.5 1.0 1.5 2.0 2.5 3.0 3.5
-0.5
-0.3
-0.1
0.1
0.3
0.5
T
h
re
s
h
o
ld
 (
V
)
Oxide Thickness(nm)
 JNMOS
 JPMOS
 NMOS
 PMOS
 
圖  13 臨界電壓變動與氧化層厚度之變化
(Oxide Thickness)在無接面式與傳統平面式雙
閘電晶體。 
200 400 600 800 1000 1200 1400 1600
10
-11
10
-10
10
-9
10
-8
10
-7
10
-6
10
-5
10
-4
I o
ff
(A
/
m
)
I
on
(A/m)
 JNMOS
 JPMOS
 NMOS
 PMOS
 
圖 14 IOFF/ION變動與閘極功函數(Work Function)
之變化在無接面式與傳統平面式雙閘電晶體。 
出席國際學術會議心得報告 
                                                             
計畫編號 NSC-100-2628-E-197-003-MY2 
計畫名稱 製程變異對無接面奈米線電晶體影響之研究（第 2 年） 
出國人員姓名 
服務機關及職稱 
江孟學 
國立宜蘭大學電子工程學系教授 
會議時間地點 民國一百一年十二月十七日至十二月十九日在美國奧蘭多 
會議名稱 2012國際微科學研討會(2012 International Conference on Small Science) 
發表論文題目 
超低功率奈米電晶體的元件設計技術 (Ultra-Low Power CMOS Device 
Design using Nanometer-Scale Transistors) 
 
一、參加會議經過： 
2012國際微科學研討會(2012 International Conference on Small Science)於民國一百一
年十二月十七日至十二月十九日在美國奧蘭多舉行，會議地點在 Walt Disney World 
Resort。該會議由 University of Electronic Science and Technology of China, University of 
Arkansas 與 Springer 共同主辦。討論的議題含括各項以微小尺度為基礎的科學進展與應
用，會議技術主題區分為三個主軸：(1) Nano，(2)  Micro，(3) General Topics。大會主席
為 Dr. Zhiming M. Wang, Dr. Kirk J. Ziegler及 Dr. Zongwen Liu，與會人士多為工業界及學
術界在科學領域的專家，包括來自於美、歐、亞、澳洲等國。 
筆者發表之論文係歸類於 General Topics，筆者受邀發表一篇有關於國科會計畫在非
平面型電晶體之研究成果，題目為「超低功率奈米電晶體的元件設計技術」(Ultra-Low 
Power CMOS Device Design using Nanometer-Scale Transistors)。此論文提出奈米線場效電
晶體在 SRAM 及加法器的應用，利用奈米線場效電晶體的微縮特性，此論文進一步證實
奈米線場效電晶體於功率效能的優點。而在 SRAM 的設計應用上，透過最佳化的尺寸調
整，可以大幅度減少電路的面積，進一步提高密度。許多在場人士提出製作上的問題等，
並希望能增加更多與鰭式電晶體的比較，隨著 3D電晶體的興起，這些問題將更熱門。 
 
Room A - International Conference on Small Science Dec.19,2012 - Abstracts 
48 
 
10:55 - 11:20 AM 
A33: Ultra-Low Power CMOS Device Design using Nanometer-Scale Transistors 
Meng-Hsueh Chiang1, Yi-Bo Liao2, Wei-Wen Ding1, Hsun Li1, and Wei-Chou Hsu2 
1Department of Electronic Engineering, Nation Ilan University, Taiwan 
 2Institute of Microelectronics, Department of Electrical Engineering, National Cheng 
Kung University, Taiwan 
 E-mail: mhchiang@niu.edu.tw, Tel: +886-3-935-7400 ext. 7339, Fax: 
+886-3-936-9507 
Design issues and insights of ultra-low power complementary 
metal–oxide–semiconductor (CMOS) devices are presented in this paper based on 
3-D numerical simulation. Design methodology using emerging nanometer-scale 
transistors aimed to reduce operation power is proposed.  
Following Moore’s law, CMOS technology development has never stopped 
while various transistor structures are being sought to further extend the technology 
roadmap [1] and to keep the common concept of CMOS alive. However, it has never 
been straight forward to resolve or to relieve the technological and physical 
limitations. Among emerging device options, ultra-thin body SOI, double-gate, and 
multi-gate MOS field-effect transistors (FETs) have been developed successfully for 
mass production. Beyond double-gate or triple-gate MOSFET structure, the 
gate-all-around (GAA) (or surrounding-gate) MOSFETs (Fig. 1), which in fact are of 
infinite gate, show superior electrostatic characteristics and gate control capability [2] 
even under some dimension variation [3]. As mobile computing is demanding, low 
power requirement has to be taken into account. However, whether these emerging 
transistors can keep advantages or even perform better for low-power applications 
in nanometer era is not yet known. In this work, device design for low-power 
applications using very low voltage is shown to be viable, as shown in Fig. 1 as an 
example. In addition, performance projection is presented as well.  
 
Fig. 1. 3-D view of the nanowire transistor device where y axis is in the 
direction along the channel between source and drain (not to scale). 
 
出席國際學術會議心得報告 
                                                             
計畫編號 NSC-100-2628-E-197-003-MY2 
計畫名稱 製程變異對無接面奈米線電晶體影響之研究（第 2 年） 
出國人員姓名 
服務機關及職稱 
江孟學 
國立宜蘭大學電子工程學系教授 
會議時間地點 民國一百零二年五月十二日至五月十六日在美國華盛頓特區 
會議名稱 2013奈米科技研討會(2013 Nanotechnology Conference and Expo) 
發表論文題目 
非平面場效電晶體的效能比較 (Performance Comparison of Non-planar 
MOSFETs) 
 
一、參加會議經過： 
2013奈米科技研討會(2013 Nanotechnology Conference and Expo)於民國一百零二年五
月十二日至五月十六日在美國華盛頓特區舉行，會議地點為 Gaylord National Hotel & 
Convention Center。該會議係屬於整個 TechConnect World 2013 之一的研討會，Nanotech 
2013 是目前國際上有關奈米科技的最大規模研討會，會議同時邀請來自世界各地的廠商
參展。討論的議題含括最新奈米技術的發展、材料的製作、及半導體方面的積體電路應
用，會議技術主題區分為十五個主軸、其中與筆者研究相關的主要包括 (1)Solar: 
Technologies & Devices、 (2)Nano Electronics Devices、 (3)NanoFab、 (4)Carbon Nano 
Structures & Devices、(5)Nanoscale Materials Characterization、(6) Micro & Nano Fluidics 
等。除了論文發表演講外，大會並邀請多位知名人士演講，與會人士多為工業界及學術界
在此領域的專家，包括來自於美、歐、日本及南韓等國。 
筆者發表之論文係歸類於 Nanoscale Materials Characterization，筆者發表一篇有關於
非平面場效電晶體之研究成果，題目為「非平面場效電晶體的效能比較」(Performance 
Comparison of Non-planar MOSFETs)。基於我們近幾年來對於多重閘極與奈米線電晶體研
究的基礎，本論文探討各種非平面場效電晶體實現高效能及低功率消耗的電路可行性，尤
其如果將操作電壓設在臨界電壓附近，這時耗能使用效率可以達到最高，達到降低功率消
耗的效果。從我們獲得的數據可以得知，奈米線場效電晶體的電流雖說最大，當與鰭式場
Performance Comparison of Non-planar MOSFETs 
Yi-Bo Liao*, Meng-Hsueh Chiang**, and Wei-Chou Hsu* 
*Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, 
Tainan 701, Taiwan 
**Department of Electronic Engineering, National Ilan University, I-Lan 260, Taiwan 
E-mail: mhchiang@niu.edu.tw, Tel: +886-3-9357400 ext. 7339, Fax: +886-3-936-9507 
 
ABSTRACT 
Three different non-planar MOSFETs including FinFET, 
and rectangular/circular gate-all-around (GAA) MOSFETs 
are compared based on the same electrostatic 
parameter-scale length. Device characteristics and intrinsic 
gate delay are predicted using 3-D numerical simulations. 
FinFET is found to have an advantage in speed though it is 
most sensitive to process variation on the fin width as 
compared with the GAA counterpart. Due to limited drive 
current of each GAA MOSFET, multiple wire or stack wire 
will be needed when performance is of concern. 
 
Keywords: Gate-all-around (GAA), FinFET 
1 INTRODUCTION 
Among emerging VLSI technologies, non-planar devices 
such as FinFETs have been mass produced [1]-[3]. While 
transistors continue to shrink, short channel effects (SCEs) 
result in channel leakage current and hence need to be 
overcome in order to achieve sufficient Ion/Ioff ratio. 
Gate-all-around (GAA) MOSFETs, which are in fact an 
infinite gate, provide excellent electrostatic characteristics 
regarding SCEs. However, it is not yet clear whether GAA 
can outperform FinFETs. Furthermore, unlike planar devices, 
the channel width cannot be arbitrarily defined and is 
actually quantized by the number of fins. In this work, we 
compare performances of non-planar MOSFETs based on 
same scale length and per single fin using 3-D TCAD 
numerical simulations [4]. Both device-level optimization 
and circuit-level simulation are included. 
 
Fig. 1. 2D cross-sectional views of (a) FinFET, (b) circular 
GAA FET, and (c) rectangular GAA FET. 
2 DEVICE DESIGN AND OPTIMIZATION 
2.1. Nominal device structure 
The 2D cross-sectional views of the FinFET and GAA 
FETs are shown in Fig. 1. Following ITRS [5] at 11.9 nm 
technology node, the gate work functions need to be 
adjusted to meet off-state leakage current (Ioff ≦ 100 nA/μm 
for VDD = 0.68V). The dimensions of nominal device are 
listed as follows: Lg = 10 nm, EOT = 0.62 nm, and with 
lightly-doped channel doping (Na = 1015 cm-3). Dimensions 
of channel such as WSi and HSi are optimized by electrostatic 
scale lengths (λ) which were proposed by Yan et al. [6] and 
Suzuki et al. [7] for double-gate structure as follows: 
λܦ݋ݑܾ݈݁  ݃ܽݐ݁ = ඨ
1
2
߳ܵ݅
߳݋ݔ ܹܵ ݅ +
1
8 ܹܵ ݅
2 
   (1) 
The scale length of GAA structure was proposed by 
Bangsaruntip et al. [8] as follows: 
λܩܣܣ =
λܹܵ݅ + λܪܵ݅
ටλܹܵ݅ 2 + λܪܵ݅ 2
 
    (2) 
where 
λܹܵ݅ = ඨ
1
2
߳ܵ݅
߳݋ݔ ܹܵ ݅ +
1
8 ܹܵ ݅
2 and λܪܵ݅ = ඨ
1
2
߳ܵ݅
߳݋ݔ ܪܵ݅ +
1
8 ܪܵ݅
2.
 
Fig. 2 shows the calculated HSi versus WSi plot where same λ 
of 3.3 nm was assumed. Based on 3D TCAD simulator [4], 
the Fermi-Dirac statics, drift-diffusion transport using 
Philips unified mobility model, and density gradient 
quantization model are included. 
0.3 0.4 0.5 0.6 0.7
0
4
8
12
16
20
24
28
0.3 0.4 0.5 0.6 0.7
0
1
2
3
4
5
6
7
8
9
10
 
 
I on
 (μ
A
)
VDD (V)
nMOS
 FinFET
 GAA (circular)
 GAA (rectangular)
(a) (b)
pMOS
 FinFET
 GAA (circular)
 GAA (rectangular)
 
 
 I D
lin
 (μ
A
)
VDD (V)  
Fig. 6. Predicted (a) Ion and (b) IDLIN vs. VDD scaling. 
Fig. 7 shows Cgg-VGS characteristics in different device 
structures. The FinFET and rectangular GAA show higher 
Cgg due to larger effective channel width. CV/I is commonly 
used to predict intrinsic gate delay. Fig. 8 shows the 
predicted gate delay using different drive currents: Ion and Ieff 
[8]. FinFETs shows significantly shorter intrinsic delays due 
to higher drive current than others. Furthermore, the intrinsic 
delays of circular GAA devices are lower than rectangular 
ones due to lower Cgg. 
-0.8 -0.6 -0.4 -0.2 0.0 0.2 0.4 0.6 0.8
5.0x10-18
1.0x10-17
1.5x10-17
2.0x10-17
2.5x10-17
3.0x10-17
nMOS
  FinFET
  GAA (circular)
  GAA (rectangular)
 
C
gg
 (F
)
VGS (V)
pMOS
 
Fig. 7. Predicted Cgg-VGS characteristics in different device 
structures. 
0.3 0.4 0.5 0.6 0.7
0.5
1.0
1.5
2.0
2.5
3.0
3.5
0.3 0.4 0.5 0.6 0.7
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
4.5
5.0
5.5
6.0
(a)
nMOS
  FinFET
  GAA (circular)
  GAA (rectangular)
 
 
C
V
/I o
n (
ps
)
VDD (V)
pMOS
pMOS
nMOS
C
V
/I e
ff (
ps
)
VDD (V)
(b)
 
Fig. 8. Predicted CV/Ion and CV/Ieff characteristics in 
different device structures and supply voltages. 
3.2. CMOS inverter comparison 
To further compare circuit performances, mixed-mode 
simulations (Fig. 9) were included in our work. FinFET case 
outperforms GAA counterparts in inverter delay, benefited 
from higher drive current, as shown in Fig. 10. For speed 
consideration, FinFET design is suggested to be the optimal 
approach whereas the GAA devices provide good immunity 
to fin width variation. Regarding power efficiency, Fig. 11, 
and Fig. 12 provide more information. At a fixed supply bias, 
the circular GAA inverter is most efficient, as shown in Fig. 
11 whereas the FinFET inverter is still the fastest design 
considering limited energy for mobile application, as shown 
in Fig. 12. 
 
Fig. 9. Inverter schematic used for intrinsic gate delay 
projection. 
0.55 0.60 0.65 0.70
1.15
1.20
1.25
1.30
1.35
1.40
1.45
1.50
1.55
1.60
 FinFET
 GAA (rectangular)
 GAA (circular)
 
 
t p 
(p
s)
VDD (V)  
Fig. 10. Predicted gate delays in different supply voltages. 
0.55 0.60 0.65 0.70
9
10
11
12
13
14
15
 
 
Po
w
er
 d
el
ay
 p
ro
du
ct
 (μ
W
×
ps
)
VDD (V)
 FinFET
 GAA (circular)
 GAA (rectangular)
 
Fig. 11. Predicted power delay product in different supply 
voltages. 
國科會補助計畫衍生研發成果推廣資料表
日期:2013/10/17
國科會補助計畫
計畫名稱: 製程變異對無接面奈米線電晶體影響之研究
計畫主持人: 江孟學
計畫編號: 100-2628-E-197-003-MY2 學門領域: 固態電子
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
配合此計畫的進行，已建立國際合作的機會，目前與美國柏克萊大學正合作相
關研究的進行。 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
