
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F5)
	S8= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F8)
	S11= FU.OutID1=>A_EX.In                                     Premise(F9)
	S12= A_MEM.Out=>A_WB.In                                     Premise(F10)
	S13= LIMMEXT.Out=>B_EX.In                                   Premise(F11)
	S14= B_MEM.Out=>B_WB.In                                     Premise(F12)
	S15= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F13)
	S16= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F14)
	S17= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F15)
	S18= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F16)
	S19= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F17)
	S20= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F18)
	S21= FU.Bub_ID=>CU_ID.Bub                                   Premise(F19)
	S22= FU.Halt_ID=>CU_ID.Halt                                 Premise(F20)
	S23= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F21)
	S24= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F22)
	S25= FU.Bub_IF=>CU_IF.Bub                                   Premise(F23)
	S26= FU.Halt_IF=>CU_IF.Halt                                 Premise(F24)
	S27= ICache.Hit=>CU_IF.ICacheHit                            Premise(F25)
	S28= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F26)
	S29= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F27)
	S30= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F28)
	S31= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F29)
	S32= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F30)
	S33= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F31)
	S34= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F32)
	S35= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F33)
	S36= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F34)
	S37= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F35)
	S38= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F36)
	S39= ICache.Hit=>FU.ICacheHit                               Premise(F37)
	S40= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F38)
	S41= IR_EX.Out=>FU.IR_EX                                    Premise(F39)
	S42= IR_ID.Out=>FU.IR_ID                                    Premise(F40)
	S43= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F41)
	S44= IR_MEM.Out=>FU.IR_MEM                                  Premise(F42)
	S45= IR_WB.Out=>FU.IR_WB                                    Premise(F43)
	S46= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F44)
	S47= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F45)
	S48= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F46)
	S49= ALU.Out=>FU.InEX                                       Premise(F47)
	S50= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F48)
	S51= GPR.Rdata1=>FU.InID1                                   Premise(F49)
	S52= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F50)
	S53= ALUOut_MEM.Out=>FU.InMEM                               Premise(F51)
	S54= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F52)
	S55= ALUOut_WB.Out=>FU.InWB                                 Premise(F53)
	S56= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F54)
	S57= IR_ID.Out25_21=>GPR.RReg1                              Premise(F55)
	S58= ALUOut_WB.Out=>GPR.WData                               Premise(F56)
	S59= IR_WB.Out20_16=>GPR.WReg                               Premise(F57)
	S60= IMMU.Addr=>IAddrReg.In                                 Premise(F58)
	S61= PC.Out=>ICache.IEA                                     Premise(F59)
	S62= ICache.IEA=addr                                        Path(S4,S61)
	S63= ICache.Hit=ICacheHit(addr)                             ICache-Search(S62)
	S64= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S63,S27)
	S65= FU.ICacheHit=ICacheHit(addr)                           Path(S63,S39)
	S66= PC.Out=>ICache.IEA                                     Premise(F60)
	S67= IMem.MEM8WordOut=>ICache.WData                         Premise(F61)
	S68= ICache.Out=>ICacheReg.In                               Premise(F62)
	S69= PC.Out=>IMMU.IEA                                       Premise(F63)
	S70= IMMU.IEA=addr                                          Path(S4,S69)
	S71= CP0.ASID=>IMMU.PID                                     Premise(F64)
	S72= IMMU.PID=pid                                           Path(S3,S71)
	S73= IMMU.Addr={pid,addr}                                   IMMU-Search(S72,S70)
	S74= IAddrReg.In={pid,addr}                                 Path(S73,S60)
	S75= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S72,S70)
	S76= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S75,S28)
	S77= IAddrReg.Out=>IMem.RAddr                               Premise(F65)
	S78= ICacheReg.Out=>IRMux.CacheData                         Premise(F66)
	S79= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F67)
	S80= IMem.Out=>IRMux.MemData                                Premise(F68)
	S81= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F69)
	S82= IR_MEM.Out=>IR_DMMU1.In                                Premise(F70)
	S83= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F71)
	S84= IR_ID.Out=>IR_EX.In                                    Premise(F72)
	S85= ICache.Out=>IR_ID.In                                   Premise(F73)
	S86= IRMux.Out=>IR_ID.In                                    Premise(F74)
	S87= ICache.Out=>IR_IMMU.In                                 Premise(F75)
	S88= IR_EX.Out=>IR_MEM.In                                   Premise(F76)
	S89= IR_MEM.Out=>IR_WB.In                                   Premise(F77)
	S90= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F78)
	S91= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F79)
	S92= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F80)
	S93= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F81)
	S94= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F82)
	S95= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F83)
	S96= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F84)
	S97= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F85)
	S98= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F86)
	S99= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F87)
	S100= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F88)
	S101= IR_EX.Out31_26=>CU_EX.Op                              Premise(F89)
	S102= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F90)
	S103= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F91)
	S104= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F92)
	S105= IR_ID.Out31_26=>CU_ID.Op                              Premise(F93)
	S106= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F94)
	S107= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F95)
	S108= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F96)
	S109= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F97)
	S110= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F98)
	S111= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F99)
	S112= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F100)
	S113= IR_WB.Out31_26=>CU_WB.Op                              Premise(F101)
	S114= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F102)
	S115= CtrlA_EX=0                                            Premise(F103)
	S116= CtrlB_EX=0                                            Premise(F104)
	S117= CtrlALUOut_MEM=0                                      Premise(F105)
	S118= CtrlALUOut_DMMU1=0                                    Premise(F106)
	S119= CtrlALUOut_DMMU2=0                                    Premise(F107)
	S120= CtrlALUOut_WB=0                                       Premise(F108)
	S121= CtrlA_MEM=0                                           Premise(F109)
	S122= CtrlA_WB=0                                            Premise(F110)
	S123= CtrlB_MEM=0                                           Premise(F111)
	S124= CtrlB_WB=0                                            Premise(F112)
	S125= CtrlICache=0                                          Premise(F113)
	S126= CtrlIMMU=0                                            Premise(F114)
	S127= CtrlIR_DMMU1=0                                        Premise(F115)
	S128= CtrlIR_DMMU2=0                                        Premise(F116)
	S129= CtrlIR_EX=0                                           Premise(F117)
	S130= CtrlIR_ID=0                                           Premise(F118)
	S131= CtrlIR_IMMU=1                                         Premise(F119)
	S132= CtrlIR_MEM=0                                          Premise(F120)
	S133= CtrlIR_WB=0                                           Premise(F121)
	S134= CtrlGPR=0                                             Premise(F122)
	S135= CtrlIAddrReg=1                                        Premise(F123)
	S136= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S74,S135)
	S137= CtrlPC=0                                              Premise(F124)
	S138= CtrlPCInc=0                                           Premise(F125)
	S139= PC[Out]=addr                                          PC-Hold(S1,S137,S138)
	S140= CtrlIMem=0                                            Premise(F126)
	S141= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S140)
	S142= CtrlICacheReg=1                                       Premise(F127)
	S143= CtrlASIDIn=0                                          Premise(F128)
	S144= CtrlCP0=0                                             Premise(F129)
	S145= CP0[ASID]=pid                                         CP0-Hold(S0,S144)
	S146= CtrlEPCIn=0                                           Premise(F130)
	S147= CtrlExCodeIn=0                                        Premise(F131)
	S148= CtrlIRMux=0                                           Premise(F132)
	S149= GPR[rS]=a                                             Premise(F133)

IMMU	S150= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S136)
	S151= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S136)
	S152= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S136)
	S153= PC.Out=addr                                           PC-Out(S139)
	S154= CP0.ASID=pid                                          CP0-Read-ASID(S145)
	S155= A_EX.Out=>ALU.A                                       Premise(F134)
	S156= B_EX.Out=>ALU.B                                       Premise(F135)
	S157= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F136)
	S158= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F137)
	S159= ALU.Out=>ALUOut_MEM.In                                Premise(F138)
	S160= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F139)
	S161= FU.OutID1=>A_EX.In                                    Premise(F140)
	S162= A_MEM.Out=>A_WB.In                                    Premise(F141)
	S163= LIMMEXT.Out=>B_EX.In                                  Premise(F142)
	S164= B_MEM.Out=>B_WB.In                                    Premise(F143)
	S165= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F144)
	S166= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F145)
	S167= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F146)
	S168= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F147)
	S169= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F148)
	S170= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F149)
	S171= FU.Bub_ID=>CU_ID.Bub                                  Premise(F150)
	S172= FU.Halt_ID=>CU_ID.Halt                                Premise(F151)
	S173= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F152)
	S174= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F153)
	S175= FU.Bub_IF=>CU_IF.Bub                                  Premise(F154)
	S176= FU.Halt_IF=>CU_IF.Halt                                Premise(F155)
	S177= ICache.Hit=>CU_IF.ICacheHit                           Premise(F156)
	S178= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F157)
	S179= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F158)
	S180= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F159)
	S181= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F160)
	S182= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F161)
	S183= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F162)
	S184= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F163)
	S185= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F164)
	S186= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F165)
	S187= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F166)
	S188= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F167)
	S189= ICache.Hit=>FU.ICacheHit                              Premise(F168)
	S190= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F169)
	S191= IR_EX.Out=>FU.IR_EX                                   Premise(F170)
	S192= IR_ID.Out=>FU.IR_ID                                   Premise(F171)
	S193= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F172)
	S194= IR_MEM.Out=>FU.IR_MEM                                 Premise(F173)
	S195= IR_WB.Out=>FU.IR_WB                                   Premise(F174)
	S196= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F175)
	S197= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F176)
	S198= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F177)
	S199= ALU.Out=>FU.InEX                                      Premise(F178)
	S200= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F179)
	S201= GPR.Rdata1=>FU.InID1                                  Premise(F180)
	S202= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F181)
	S203= ALUOut_MEM.Out=>FU.InMEM                              Premise(F182)
	S204= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F183)
	S205= ALUOut_WB.Out=>FU.InWB                                Premise(F184)
	S206= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F185)
	S207= IR_ID.Out25_21=>GPR.RReg1                             Premise(F186)
	S208= ALUOut_WB.Out=>GPR.WData                              Premise(F187)
	S209= IR_WB.Out20_16=>GPR.WReg                              Premise(F188)
	S210= IMMU.Addr=>IAddrReg.In                                Premise(F189)
	S211= PC.Out=>ICache.IEA                                    Premise(F190)
	S212= ICache.IEA=addr                                       Path(S153,S211)
	S213= ICache.Hit=ICacheHit(addr)                            ICache-Search(S212)
	S214= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S213,S177)
	S215= FU.ICacheHit=ICacheHit(addr)                          Path(S213,S189)
	S216= PC.Out=>ICache.IEA                                    Premise(F191)
	S217= IMem.MEM8WordOut=>ICache.WData                        Premise(F192)
	S218= ICache.Out=>ICacheReg.In                              Premise(F193)
	S219= PC.Out=>IMMU.IEA                                      Premise(F194)
	S220= IMMU.IEA=addr                                         Path(S153,S219)
	S221= CP0.ASID=>IMMU.PID                                    Premise(F195)
	S222= IMMU.PID=pid                                          Path(S154,S221)
	S223= IMMU.Addr={pid,addr}                                  IMMU-Search(S222,S220)
	S224= IAddrReg.In={pid,addr}                                Path(S223,S210)
	S225= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S222,S220)
	S226= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S225,S178)
	S227= IAddrReg.Out=>IMem.RAddr                              Premise(F196)
	S228= IMem.RAddr={pid,addr}                                 Path(S150,S227)
	S229= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S228,S141)
	S230= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S228,S141)
	S231= ICache.WData=IMemGet8Word({pid,addr})                 Path(S230,S217)
	S232= ICacheReg.Out=>IRMux.CacheData                        Premise(F197)
	S233= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F198)
	S234= IMem.Out=>IRMux.MemData                               Premise(F199)
	S235= IRMux.MemData={12,rS,rD,UIMM}                         Path(S229,S234)
	S236= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S235)
	S237= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F200)
	S238= IR_MEM.Out=>IR_DMMU1.In                               Premise(F201)
	S239= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F202)
	S240= IR_ID.Out=>IR_EX.In                                   Premise(F203)
	S241= ICache.Out=>IR_ID.In                                  Premise(F204)
	S242= IRMux.Out=>IR_ID.In                                   Premise(F205)
	S243= IR_ID.In={12,rS,rD,UIMM}                              Path(S236,S242)
	S244= ICache.Out=>IR_IMMU.In                                Premise(F206)
	S245= IR_EX.Out=>IR_MEM.In                                  Premise(F207)
	S246= IR_MEM.Out=>IR_WB.In                                  Premise(F208)
	S247= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F209)
	S248= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F210)
	S249= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F211)
	S250= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F212)
	S251= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F213)
	S252= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F214)
	S253= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F215)
	S254= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F216)
	S255= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F217)
	S256= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F218)
	S257= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F219)
	S258= IR_EX.Out31_26=>CU_EX.Op                              Premise(F220)
	S259= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F221)
	S260= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F222)
	S261= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F223)
	S262= IR_ID.Out31_26=>CU_ID.Op                              Premise(F224)
	S263= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F225)
	S264= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F226)
	S265= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F227)
	S266= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F228)
	S267= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F229)
	S268= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F230)
	S269= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F231)
	S270= IR_WB.Out31_26=>CU_WB.Op                              Premise(F232)
	S271= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F233)
	S272= CtrlA_EX=0                                            Premise(F234)
	S273= CtrlB_EX=0                                            Premise(F235)
	S274= CtrlALUOut_MEM=0                                      Premise(F236)
	S275= CtrlALUOut_DMMU1=0                                    Premise(F237)
	S276= CtrlALUOut_DMMU2=0                                    Premise(F238)
	S277= CtrlALUOut_WB=0                                       Premise(F239)
	S278= CtrlA_MEM=0                                           Premise(F240)
	S279= CtrlA_WB=0                                            Premise(F241)
	S280= CtrlB_MEM=0                                           Premise(F242)
	S281= CtrlB_WB=0                                            Premise(F243)
	S282= CtrlICache=1                                          Premise(F244)
	S283= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S212,S231,S282)
	S284= CtrlIMMU=0                                            Premise(F245)
	S285= CtrlIR_DMMU1=0                                        Premise(F246)
	S286= CtrlIR_DMMU2=0                                        Premise(F247)
	S287= CtrlIR_EX=0                                           Premise(F248)
	S288= CtrlIR_ID=1                                           Premise(F249)
	S289= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S243,S288)
	S290= CtrlIR_IMMU=0                                         Premise(F250)
	S291= CtrlIR_MEM=0                                          Premise(F251)
	S292= CtrlIR_WB=0                                           Premise(F252)
	S293= CtrlGPR=0                                             Premise(F253)
	S294= GPR[rS]=a                                             GPR-Hold(S149,S293)
	S295= CtrlIAddrReg=0                                        Premise(F254)
	S296= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S136,S295)
	S297= CtrlPC=0                                              Premise(F255)
	S298= CtrlPCInc=1                                           Premise(F256)
	S299= PC[Out]=addr+4                                        PC-Inc(S139,S297,S298)
	S300= PC[CIA]=addr                                          PC-Inc(S139,S297,S298)
	S301= CtrlIMem=0                                            Premise(F257)
	S302= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S141,S301)
	S303= CtrlICacheReg=0                                       Premise(F258)
	S304= CtrlASIDIn=0                                          Premise(F259)
	S305= CtrlCP0=0                                             Premise(F260)
	S306= CP0[ASID]=pid                                         CP0-Hold(S145,S305)
	S307= CtrlEPCIn=0                                           Premise(F261)
	S308= CtrlExCodeIn=0                                        Premise(F262)
	S309= CtrlIRMux=0                                           Premise(F263)

ID	S310= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S289)
	S311= IR_ID.Out31_26=12                                     IR-Out(S289)
	S312= IR_ID.Out25_21=rS                                     IR-Out(S289)
	S313= IR_ID.Out20_16=rD                                     IR-Out(S289)
	S314= IR_ID.Out15_0=UIMM                                    IR-Out(S289)
	S315= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S296)
	S316= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S296)
	S317= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S296)
	S318= PC.Out=addr+4                                         PC-Out(S299)
	S319= PC.CIA=addr                                           PC-Out(S300)
	S320= PC.CIA31_28=addr[31:28]                               PC-Out(S300)
	S321= CP0.ASID=pid                                          CP0-Read-ASID(S306)
	S322= A_EX.Out=>ALU.A                                       Premise(F264)
	S323= B_EX.Out=>ALU.B                                       Premise(F265)
	S324= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F266)
	S325= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F267)
	S326= ALU.Out=>ALUOut_MEM.In                                Premise(F268)
	S327= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F269)
	S328= FU.OutID1=>A_EX.In                                    Premise(F270)
	S329= A_MEM.Out=>A_WB.In                                    Premise(F271)
	S330= LIMMEXT.Out=>B_EX.In                                  Premise(F272)
	S331= B_MEM.Out=>B_WB.In                                    Premise(F273)
	S332= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F274)
	S333= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F275)
	S334= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F276)
	S335= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F277)
	S336= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F278)
	S337= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F279)
	S338= FU.Bub_ID=>CU_ID.Bub                                  Premise(F280)
	S339= FU.Halt_ID=>CU_ID.Halt                                Premise(F281)
	S340= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F282)
	S341= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F283)
	S342= FU.Bub_IF=>CU_IF.Bub                                  Premise(F284)
	S343= FU.Halt_IF=>CU_IF.Halt                                Premise(F285)
	S344= ICache.Hit=>CU_IF.ICacheHit                           Premise(F286)
	S345= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F287)
	S346= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F288)
	S347= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F289)
	S348= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F290)
	S349= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F291)
	S350= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F292)
	S351= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F293)
	S352= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F294)
	S353= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F295)
	S354= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F296)
	S355= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F297)
	S356= ICache.Hit=>FU.ICacheHit                              Premise(F298)
	S357= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F299)
	S358= IR_EX.Out=>FU.IR_EX                                   Premise(F300)
	S359= IR_ID.Out=>FU.IR_ID                                   Premise(F301)
	S360= FU.IR_ID={12,rS,rD,UIMM}                              Path(S310,S359)
	S361= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F302)
	S362= IR_MEM.Out=>FU.IR_MEM                                 Premise(F303)
	S363= IR_WB.Out=>FU.IR_WB                                   Premise(F304)
	S364= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F305)
	S365= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F306)
	S366= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F307)
	S367= ALU.Out=>FU.InEX                                      Premise(F308)
	S368= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F309)
	S369= GPR.Rdata1=>FU.InID1                                  Premise(F310)
	S370= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F311)
	S371= FU.InID1_RReg=rS                                      Path(S312,S370)
	S372= FU.InID2_RReg=5'b00000                                Premise(F312)
	S373= ALUOut_MEM.Out=>FU.InMEM                              Premise(F313)
	S374= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F314)
	S375= ALUOut_WB.Out=>FU.InWB                                Premise(F315)
	S376= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F316)
	S377= IR_ID.Out25_21=>GPR.RReg1                             Premise(F317)
	S378= GPR.RReg1=rS                                          Path(S312,S377)
	S379= GPR.Rdata1=a                                          GPR-Read(S378,S294)
	S380= FU.InID1=a                                            Path(S379,S369)
	S381= FU.OutID1=FU(a)                                       FU-Forward(S380)
	S382= A_EX.In=FU(a)                                         Path(S381,S328)
	S383= ALUOut_WB.Out=>GPR.WData                              Premise(F318)
	S384= IR_WB.Out20_16=>GPR.WReg                              Premise(F319)
	S385= IMMU.Addr=>IAddrReg.In                                Premise(F320)
	S386= PC.Out=>ICache.IEA                                    Premise(F321)
	S387= ICache.IEA=addr+4                                     Path(S318,S386)
	S388= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S387)
	S389= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S388,S344)
	S390= FU.ICacheHit=ICacheHit(addr+4)                        Path(S388,S356)
	S391= PC.Out=>ICache.IEA                                    Premise(F322)
	S392= IMem.MEM8WordOut=>ICache.WData                        Premise(F323)
	S393= ICache.Out=>ICacheReg.In                              Premise(F324)
	S394= PC.Out=>IMMU.IEA                                      Premise(F325)
	S395= IMMU.IEA=addr+4                                       Path(S318,S394)
	S396= CP0.ASID=>IMMU.PID                                    Premise(F326)
	S397= IMMU.PID=pid                                          Path(S321,S396)
	S398= IMMU.Addr={pid,addr+4}                                IMMU-Search(S397,S395)
	S399= IAddrReg.In={pid,addr+4}                              Path(S398,S385)
	S400= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S397,S395)
	S401= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S400,S345)
	S402= IAddrReg.Out=>IMem.RAddr                              Premise(F327)
	S403= IMem.RAddr={pid,addr}                                 Path(S315,S402)
	S404= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S403,S302)
	S405= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S403,S302)
	S406= ICache.WData=IMemGet8Word({pid,addr})                 Path(S405,S392)
	S407= ICacheReg.Out=>IRMux.CacheData                        Premise(F328)
	S408= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F329)
	S409= IMem.Out=>IRMux.MemData                               Premise(F330)
	S410= IRMux.MemData={12,rS,rD,UIMM}                         Path(S404,S409)
	S411= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S410)
	S412= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F331)
	S413= IR_MEM.Out=>IR_DMMU1.In                               Premise(F332)
	S414= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F333)
	S415= IR_ID.Out=>IR_EX.In                                   Premise(F334)
	S416= IR_EX.In={12,rS,rD,UIMM}                              Path(S310,S415)
	S417= ICache.Out=>IR_ID.In                                  Premise(F335)
	S418= IRMux.Out=>IR_ID.In                                   Premise(F336)
	S419= IR_ID.In={12,rS,rD,UIMM}                              Path(S411,S418)
	S420= ICache.Out=>IR_IMMU.In                                Premise(F337)
	S421= IR_EX.Out=>IR_MEM.In                                  Premise(F338)
	S422= IR_MEM.Out=>IR_WB.In                                  Premise(F339)
	S423= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F340)
	S424= LIMMEXT.In=UIMM                                       Path(S314,S423)
	S425= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S424)
	S426= B_EX.In={16{0},UIMM}                                  Path(S425,S330)
	S427= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F341)
	S428= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F342)
	S429= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F343)
	S430= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F344)
	S431= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F345)
	S432= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F346)
	S433= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F347)
	S434= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F348)
	S435= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F349)
	S436= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F350)
	S437= IR_EX.Out31_26=>CU_EX.Op                              Premise(F351)
	S438= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F352)
	S439= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F353)
	S440= CU_ID.IRFunc1=rD                                      Path(S313,S439)
	S441= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F354)
	S442= CU_ID.IRFunc2=rS                                      Path(S312,S441)
	S443= IR_ID.Out31_26=>CU_ID.Op                              Premise(F355)
	S444= CU_ID.Op=12                                           Path(S311,S443)
	S445= CU_ID.Func=alu_add                                    CU_ID(S444)
	S446= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F356)
	S447= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F357)
	S448= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F358)
	S449= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F359)
	S450= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F360)
	S451= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F361)
	S452= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F362)
	S453= IR_WB.Out31_26=>CU_WB.Op                              Premise(F363)
	S454= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F364)
	S455= CtrlA_EX=1                                            Premise(F365)
	S456= [A_EX]=FU(a)                                          A_EX-Write(S382,S455)
	S457= CtrlB_EX=1                                            Premise(F366)
	S458= [B_EX]={16{0},UIMM}                                   B_EX-Write(S426,S457)
	S459= CtrlALUOut_MEM=0                                      Premise(F367)
	S460= CtrlALUOut_DMMU1=0                                    Premise(F368)
	S461= CtrlALUOut_DMMU2=0                                    Premise(F369)
	S462= CtrlALUOut_WB=0                                       Premise(F370)
	S463= CtrlA_MEM=0                                           Premise(F371)
	S464= CtrlA_WB=0                                            Premise(F372)
	S465= CtrlB_MEM=0                                           Premise(F373)
	S466= CtrlB_WB=0                                            Premise(F374)
	S467= CtrlICache=0                                          Premise(F375)
	S468= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S283,S467)
	S469= CtrlIMMU=0                                            Premise(F376)
	S470= CtrlIR_DMMU1=0                                        Premise(F377)
	S471= CtrlIR_DMMU2=0                                        Premise(F378)
	S472= CtrlIR_EX=1                                           Premise(F379)
	S473= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S416,S472)
	S474= CtrlIR_ID=0                                           Premise(F380)
	S475= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S289,S474)
	S476= CtrlIR_IMMU=0                                         Premise(F381)
	S477= CtrlIR_MEM=0                                          Premise(F382)
	S478= CtrlIR_WB=0                                           Premise(F383)
	S479= CtrlGPR=0                                             Premise(F384)
	S480= GPR[rS]=a                                             GPR-Hold(S294,S479)
	S481= CtrlIAddrReg=0                                        Premise(F385)
	S482= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S296,S481)
	S483= CtrlPC=0                                              Premise(F386)
	S484= CtrlPCInc=0                                           Premise(F387)
	S485= PC[CIA]=addr                                          PC-Hold(S300,S484)
	S486= PC[Out]=addr+4                                        PC-Hold(S299,S483,S484)
	S487= CtrlIMem=0                                            Premise(F388)
	S488= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S302,S487)
	S489= CtrlICacheReg=0                                       Premise(F389)
	S490= CtrlASIDIn=0                                          Premise(F390)
	S491= CtrlCP0=0                                             Premise(F391)
	S492= CP0[ASID]=pid                                         CP0-Hold(S306,S491)
	S493= CtrlEPCIn=0                                           Premise(F392)
	S494= CtrlExCodeIn=0                                        Premise(F393)
	S495= CtrlIRMux=0                                           Premise(F394)

EX	S496= A_EX.Out=FU(a)                                        A_EX-Out(S456)
	S497= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S456)
	S498= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S456)
	S499= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S458)
	S500= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S458)
	S501= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S458)
	S502= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S473)
	S503= IR_EX.Out31_26=12                                     IR_EX-Out(S473)
	S504= IR_EX.Out25_21=rS                                     IR_EX-Out(S473)
	S505= IR_EX.Out20_16=rD                                     IR_EX-Out(S473)
	S506= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S473)
	S507= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S475)
	S508= IR_ID.Out31_26=12                                     IR-Out(S475)
	S509= IR_ID.Out25_21=rS                                     IR-Out(S475)
	S510= IR_ID.Out20_16=rD                                     IR-Out(S475)
	S511= IR_ID.Out15_0=UIMM                                    IR-Out(S475)
	S512= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S482)
	S513= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S482)
	S514= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S482)
	S515= PC.CIA=addr                                           PC-Out(S485)
	S516= PC.CIA31_28=addr[31:28]                               PC-Out(S485)
	S517= PC.Out=addr+4                                         PC-Out(S486)
	S518= CP0.ASID=pid                                          CP0-Read-ASID(S492)
	S519= A_EX.Out=>ALU.A                                       Premise(F395)
	S520= ALU.A=FU(a)                                           Path(S496,S519)
	S521= B_EX.Out=>ALU.B                                       Premise(F396)
	S522= ALU.B={16{0},UIMM}                                    Path(S499,S521)
	S523= ALU.Func=6'b000000                                    Premise(F397)
	S524= ALU.Out=FU(a)&{16{0},UIMM}                            ALU(S520,S522)
	S525= ALU.Out1_0={FU(a)&{16{0},UIMM}}[1:0]                  ALU(S520,S522)
	S526= ALU.CMP=Compare0(FU(a)&{16{0},UIMM})                  ALU(S520,S522)
	S527= ALU.OV=OverFlow(FU(a)&{16{0},UIMM})                   ALU(S520,S522)
	S528= ALU.CA=Carry(FU(a)&{16{0},UIMM})                      ALU(S520,S522)
	S529= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F398)
	S530= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F399)
	S531= ALU.Out=>ALUOut_MEM.In                                Premise(F400)
	S532= ALUOut_MEM.In=FU(a)&{16{0},UIMM}                      Path(S524,S531)
	S533= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F401)
	S534= FU.OutID1=>A_EX.In                                    Premise(F402)
	S535= A_MEM.Out=>A_WB.In                                    Premise(F403)
	S536= LIMMEXT.Out=>B_EX.In                                  Premise(F404)
	S537= B_MEM.Out=>B_WB.In                                    Premise(F405)
	S538= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F406)
	S539= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F407)
	S540= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F408)
	S541= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F409)
	S542= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F410)
	S543= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F411)
	S544= FU.Bub_ID=>CU_ID.Bub                                  Premise(F412)
	S545= FU.Halt_ID=>CU_ID.Halt                                Premise(F413)
	S546= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F414)
	S547= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F415)
	S548= FU.Bub_IF=>CU_IF.Bub                                  Premise(F416)
	S549= FU.Halt_IF=>CU_IF.Halt                                Premise(F417)
	S550= ICache.Hit=>CU_IF.ICacheHit                           Premise(F418)
	S551= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F419)
	S552= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F420)
	S553= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F421)
	S554= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F422)
	S555= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F423)
	S556= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F424)
	S557= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F425)
	S558= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F426)
	S559= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F427)
	S560= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F428)
	S561= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F429)
	S562= ICache.Hit=>FU.ICacheHit                              Premise(F430)
	S563= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F431)
	S564= IR_EX.Out=>FU.IR_EX                                   Premise(F432)
	S565= FU.IR_EX={12,rS,rD,UIMM}                              Path(S502,S564)
	S566= IR_ID.Out=>FU.IR_ID                                   Premise(F433)
	S567= FU.IR_ID={12,rS,rD,UIMM}                              Path(S507,S566)
	S568= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F434)
	S569= IR_MEM.Out=>FU.IR_MEM                                 Premise(F435)
	S570= IR_WB.Out=>FU.IR_WB                                   Premise(F436)
	S571= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F437)
	S572= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F438)
	S573= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F439)
	S574= ALU.Out=>FU.InEX                                      Premise(F440)
	S575= FU.InEX=FU(a)&{16{0},UIMM}                            Path(S524,S574)
	S576= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F441)
	S577= FU.InEX_WReg=rD                                       Path(S505,S576)
	S578= GPR.Rdata1=>FU.InID1                                  Premise(F442)
	S579= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F443)
	S580= FU.InID1_RReg=rS                                      Path(S509,S579)
	S581= ALUOut_MEM.Out=>FU.InMEM                              Premise(F444)
	S582= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F445)
	S583= ALUOut_WB.Out=>FU.InWB                                Premise(F446)
	S584= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F447)
	S585= IR_ID.Out25_21=>GPR.RReg1                             Premise(F448)
	S586= GPR.RReg1=rS                                          Path(S509,S585)
	S587= GPR.Rdata1=a                                          GPR-Read(S586,S480)
	S588= FU.InID1=a                                            Path(S587,S578)
	S589= FU.OutID1=FU(a)                                       FU-Forward(S588)
	S590= A_EX.In=FU(a)                                         Path(S589,S534)
	S591= ALUOut_WB.Out=>GPR.WData                              Premise(F449)
	S592= IR_WB.Out20_16=>GPR.WReg                              Premise(F450)
	S593= IMMU.Addr=>IAddrReg.In                                Premise(F451)
	S594= PC.Out=>ICache.IEA                                    Premise(F452)
	S595= ICache.IEA=addr+4                                     Path(S517,S594)
	S596= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S595)
	S597= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S596,S550)
	S598= FU.ICacheHit=ICacheHit(addr+4)                        Path(S596,S562)
	S599= PC.Out=>ICache.IEA                                    Premise(F453)
	S600= IMem.MEM8WordOut=>ICache.WData                        Premise(F454)
	S601= ICache.Out=>ICacheReg.In                              Premise(F455)
	S602= PC.Out=>IMMU.IEA                                      Premise(F456)
	S603= IMMU.IEA=addr+4                                       Path(S517,S602)
	S604= CP0.ASID=>IMMU.PID                                    Premise(F457)
	S605= IMMU.PID=pid                                          Path(S518,S604)
	S606= IMMU.Addr={pid,addr+4}                                IMMU-Search(S605,S603)
	S607= IAddrReg.In={pid,addr+4}                              Path(S606,S593)
	S608= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S605,S603)
	S609= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S608,S551)
	S610= IAddrReg.Out=>IMem.RAddr                              Premise(F458)
	S611= IMem.RAddr={pid,addr}                                 Path(S512,S610)
	S612= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S611,S488)
	S613= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S611,S488)
	S614= ICache.WData=IMemGet8Word({pid,addr})                 Path(S613,S600)
	S615= ICacheReg.Out=>IRMux.CacheData                        Premise(F459)
	S616= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F460)
	S617= IMem.Out=>IRMux.MemData                               Premise(F461)
	S618= IRMux.MemData={12,rS,rD,UIMM}                         Path(S612,S617)
	S619= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S618)
	S620= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F462)
	S621= IR_MEM.Out=>IR_DMMU1.In                               Premise(F463)
	S622= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F464)
	S623= IR_ID.Out=>IR_EX.In                                   Premise(F465)
	S624= IR_EX.In={12,rS,rD,UIMM}                              Path(S507,S623)
	S625= ICache.Out=>IR_ID.In                                  Premise(F466)
	S626= IRMux.Out=>IR_ID.In                                   Premise(F467)
	S627= IR_ID.In={12,rS,rD,UIMM}                              Path(S619,S626)
	S628= ICache.Out=>IR_IMMU.In                                Premise(F468)
	S629= IR_EX.Out=>IR_MEM.In                                  Premise(F469)
	S630= IR_MEM.In={12,rS,rD,UIMM}                             Path(S502,S629)
	S631= IR_MEM.Out=>IR_WB.In                                  Premise(F470)
	S632= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F471)
	S633= LIMMEXT.In=UIMM                                       Path(S511,S632)
	S634= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S633)
	S635= B_EX.In={16{0},UIMM}                                  Path(S634,S536)
	S636= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F472)
	S637= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F473)
	S638= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F474)
	S639= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F475)
	S640= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F476)
	S641= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F477)
	S642= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F478)
	S643= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F479)
	S644= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F480)
	S645= CU_EX.IRFunc1=rD                                      Path(S505,S644)
	S646= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F481)
	S647= CU_EX.IRFunc2=rS                                      Path(S504,S646)
	S648= IR_EX.Out31_26=>CU_EX.Op                              Premise(F482)
	S649= CU_EX.Op=12                                           Path(S503,S648)
	S650= CU_EX.Func=alu_add                                    CU_EX(S649)
	S651= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F483)
	S652= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F484)
	S653= CU_ID.IRFunc1=rD                                      Path(S510,S652)
	S654= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F485)
	S655= CU_ID.IRFunc2=rS                                      Path(S509,S654)
	S656= IR_ID.Out31_26=>CU_ID.Op                              Premise(F486)
	S657= CU_ID.Op=12                                           Path(S508,S656)
	S658= CU_ID.Func=alu_add                                    CU_ID(S657)
	S659= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F487)
	S660= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F488)
	S661= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F489)
	S662= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F490)
	S663= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F491)
	S664= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F492)
	S665= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F493)
	S666= IR_WB.Out31_26=>CU_WB.Op                              Premise(F494)
	S667= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F495)
	S668= CtrlA_EX=0                                            Premise(F496)
	S669= [A_EX]=FU(a)                                          A_EX-Hold(S456,S668)
	S670= CtrlB_EX=0                                            Premise(F497)
	S671= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S458,S670)
	S672= CtrlALUOut_MEM=1                                      Premise(F498)
	S673= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Write(S532,S672)
	S674= CtrlALUOut_DMMU1=0                                    Premise(F499)
	S675= CtrlALUOut_DMMU2=0                                    Premise(F500)
	S676= CtrlALUOut_WB=0                                       Premise(F501)
	S677= CtrlA_MEM=0                                           Premise(F502)
	S678= CtrlA_WB=0                                            Premise(F503)
	S679= CtrlB_MEM=0                                           Premise(F504)
	S680= CtrlB_WB=0                                            Premise(F505)
	S681= CtrlICache=0                                          Premise(F506)
	S682= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S468,S681)
	S683= CtrlIMMU=0                                            Premise(F507)
	S684= CtrlIR_DMMU1=0                                        Premise(F508)
	S685= CtrlIR_DMMU2=0                                        Premise(F509)
	S686= CtrlIR_EX=0                                           Premise(F510)
	S687= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S473,S686)
	S688= CtrlIR_ID=0                                           Premise(F511)
	S689= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S475,S688)
	S690= CtrlIR_IMMU=0                                         Premise(F512)
	S691= CtrlIR_MEM=1                                          Premise(F513)
	S692= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Write(S630,S691)
	S693= CtrlIR_WB=0                                           Premise(F514)
	S694= CtrlGPR=0                                             Premise(F515)
	S695= GPR[rS]=a                                             GPR-Hold(S480,S694)
	S696= CtrlIAddrReg=0                                        Premise(F516)
	S697= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S482,S696)
	S698= CtrlPC=0                                              Premise(F517)
	S699= CtrlPCInc=0                                           Premise(F518)
	S700= PC[CIA]=addr                                          PC-Hold(S485,S699)
	S701= PC[Out]=addr+4                                        PC-Hold(S486,S698,S699)
	S702= CtrlIMem=0                                            Premise(F519)
	S703= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S488,S702)
	S704= CtrlICacheReg=0                                       Premise(F520)
	S705= CtrlASIDIn=0                                          Premise(F521)
	S706= CtrlCP0=0                                             Premise(F522)
	S707= CP0[ASID]=pid                                         CP0-Hold(S492,S706)
	S708= CtrlEPCIn=0                                           Premise(F523)
	S709= CtrlExCodeIn=0                                        Premise(F524)
	S710= CtrlIRMux=0                                           Premise(F525)

MEM	S711= A_EX.Out=FU(a)                                        A_EX-Out(S669)
	S712= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S669)
	S713= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S669)
	S714= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S671)
	S715= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S671)
	S716= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S671)
	S717= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S673)
	S718= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S673)
	S719= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S673)
	S720= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S687)
	S721= IR_EX.Out31_26=12                                     IR_EX-Out(S687)
	S722= IR_EX.Out25_21=rS                                     IR_EX-Out(S687)
	S723= IR_EX.Out20_16=rD                                     IR_EX-Out(S687)
	S724= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S687)
	S725= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S689)
	S726= IR_ID.Out31_26=12                                     IR-Out(S689)
	S727= IR_ID.Out25_21=rS                                     IR-Out(S689)
	S728= IR_ID.Out20_16=rD                                     IR-Out(S689)
	S729= IR_ID.Out15_0=UIMM                                    IR-Out(S689)
	S730= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S692)
	S731= IR_MEM.Out31_26=12                                    IR_MEM-Out(S692)
	S732= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S692)
	S733= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S692)
	S734= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S692)
	S735= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S697)
	S736= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S697)
	S737= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S697)
	S738= PC.CIA=addr                                           PC-Out(S700)
	S739= PC.CIA31_28=addr[31:28]                               PC-Out(S700)
	S740= PC.Out=addr+4                                         PC-Out(S701)
	S741= CP0.ASID=pid                                          CP0-Read-ASID(S707)
	S742= A_EX.Out=>ALU.A                                       Premise(F526)
	S743= ALU.A=FU(a)                                           Path(S711,S742)
	S744= B_EX.Out=>ALU.B                                       Premise(F527)
	S745= ALU.B={16{0},UIMM}                                    Path(S714,S744)
	S746= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F528)
	S747= ALUOut_DMMU1.In=FU(a)&{16{0},UIMM}                    Path(S717,S746)
	S748= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F529)
	S749= ALU.Out=>ALUOut_MEM.In                                Premise(F530)
	S750= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F531)
	S751= ALUOut_WB.In=FU(a)&{16{0},UIMM}                       Path(S717,S750)
	S752= FU.OutID1=>A_EX.In                                    Premise(F532)
	S753= A_MEM.Out=>A_WB.In                                    Premise(F533)
	S754= LIMMEXT.Out=>B_EX.In                                  Premise(F534)
	S755= B_MEM.Out=>B_WB.In                                    Premise(F535)
	S756= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F536)
	S757= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F537)
	S758= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F538)
	S759= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F539)
	S760= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F540)
	S761= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F541)
	S762= FU.Bub_ID=>CU_ID.Bub                                  Premise(F542)
	S763= FU.Halt_ID=>CU_ID.Halt                                Premise(F543)
	S764= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F544)
	S765= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F545)
	S766= FU.Bub_IF=>CU_IF.Bub                                  Premise(F546)
	S767= FU.Halt_IF=>CU_IF.Halt                                Premise(F547)
	S768= ICache.Hit=>CU_IF.ICacheHit                           Premise(F548)
	S769= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F549)
	S770= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F550)
	S771= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F551)
	S772= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F552)
	S773= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F553)
	S774= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F554)
	S775= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F555)
	S776= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F556)
	S777= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F557)
	S778= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F558)
	S779= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F559)
	S780= ICache.Hit=>FU.ICacheHit                              Premise(F560)
	S781= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F561)
	S782= IR_EX.Out=>FU.IR_EX                                   Premise(F562)
	S783= FU.IR_EX={12,rS,rD,UIMM}                              Path(S720,S782)
	S784= IR_ID.Out=>FU.IR_ID                                   Premise(F563)
	S785= FU.IR_ID={12,rS,rD,UIMM}                              Path(S725,S784)
	S786= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F564)
	S787= IR_MEM.Out=>FU.IR_MEM                                 Premise(F565)
	S788= FU.IR_MEM={12,rS,rD,UIMM}                             Path(S730,S787)
	S789= IR_WB.Out=>FU.IR_WB                                   Premise(F566)
	S790= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F567)
	S791= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F568)
	S792= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F569)
	S793= ALU.Out=>FU.InEX                                      Premise(F570)
	S794= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F571)
	S795= FU.InEX_WReg=rD                                       Path(S723,S794)
	S796= GPR.Rdata1=>FU.InID1                                  Premise(F572)
	S797= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F573)
	S798= FU.InID1_RReg=rS                                      Path(S727,S797)
	S799= ALUOut_MEM.Out=>FU.InMEM                              Premise(F574)
	S800= FU.InMEM=FU(a)&{16{0},UIMM}                           Path(S717,S799)
	S801= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F575)
	S802= FU.InMEM_WReg=rD                                      Path(S733,S801)
	S803= ALUOut_WB.Out=>FU.InWB                                Premise(F576)
	S804= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F577)
	S805= IR_ID.Out25_21=>GPR.RReg1                             Premise(F578)
	S806= GPR.RReg1=rS                                          Path(S727,S805)
	S807= GPR.Rdata1=a                                          GPR-Read(S806,S695)
	S808= FU.InID1=a                                            Path(S807,S796)
	S809= FU.OutID1=FU(a)                                       FU-Forward(S808)
	S810= A_EX.In=FU(a)                                         Path(S809,S752)
	S811= ALUOut_WB.Out=>GPR.WData                              Premise(F579)
	S812= IR_WB.Out20_16=>GPR.WReg                              Premise(F580)
	S813= IMMU.Addr=>IAddrReg.In                                Premise(F581)
	S814= PC.Out=>ICache.IEA                                    Premise(F582)
	S815= ICache.IEA=addr+4                                     Path(S740,S814)
	S816= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S815)
	S817= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S816,S768)
	S818= FU.ICacheHit=ICacheHit(addr+4)                        Path(S816,S780)
	S819= PC.Out=>ICache.IEA                                    Premise(F583)
	S820= IMem.MEM8WordOut=>ICache.WData                        Premise(F584)
	S821= ICache.Out=>ICacheReg.In                              Premise(F585)
	S822= PC.Out=>IMMU.IEA                                      Premise(F586)
	S823= IMMU.IEA=addr+4                                       Path(S740,S822)
	S824= CP0.ASID=>IMMU.PID                                    Premise(F587)
	S825= IMMU.PID=pid                                          Path(S741,S824)
	S826= IMMU.Addr={pid,addr+4}                                IMMU-Search(S825,S823)
	S827= IAddrReg.In={pid,addr+4}                              Path(S826,S813)
	S828= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S825,S823)
	S829= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S828,S769)
	S830= IAddrReg.Out=>IMem.RAddr                              Premise(F588)
	S831= IMem.RAddr={pid,addr}                                 Path(S735,S830)
	S832= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S831,S703)
	S833= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S831,S703)
	S834= ICache.WData=IMemGet8Word({pid,addr})                 Path(S833,S820)
	S835= ICacheReg.Out=>IRMux.CacheData                        Premise(F589)
	S836= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F590)
	S837= IMem.Out=>IRMux.MemData                               Premise(F591)
	S838= IRMux.MemData={12,rS,rD,UIMM}                         Path(S832,S837)
	S839= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S838)
	S840= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F592)
	S841= IR_MEM.Out=>IR_DMMU1.In                               Premise(F593)
	S842= IR_DMMU1.In={12,rS,rD,UIMM}                           Path(S730,S841)
	S843= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F594)
	S844= IR_ID.Out=>IR_EX.In                                   Premise(F595)
	S845= IR_EX.In={12,rS,rD,UIMM}                              Path(S725,S844)
	S846= ICache.Out=>IR_ID.In                                  Premise(F596)
	S847= IRMux.Out=>IR_ID.In                                   Premise(F597)
	S848= IR_ID.In={12,rS,rD,UIMM}                              Path(S839,S847)
	S849= ICache.Out=>IR_IMMU.In                                Premise(F598)
	S850= IR_EX.Out=>IR_MEM.In                                  Premise(F599)
	S851= IR_MEM.In={12,rS,rD,UIMM}                             Path(S720,S850)
	S852= IR_MEM.Out=>IR_WB.In                                  Premise(F600)
	S853= IR_WB.In={12,rS,rD,UIMM}                              Path(S730,S852)
	S854= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F601)
	S855= LIMMEXT.In=UIMM                                       Path(S729,S854)
	S856= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S855)
	S857= B_EX.In={16{0},UIMM}                                  Path(S856,S754)
	S858= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F602)
	S859= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F603)
	S860= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F604)
	S861= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F605)
	S862= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F606)
	S863= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F607)
	S864= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F608)
	S865= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F609)
	S866= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F610)
	S867= CU_EX.IRFunc1=rD                                      Path(S723,S866)
	S868= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F611)
	S869= CU_EX.IRFunc2=rS                                      Path(S722,S868)
	S870= IR_EX.Out31_26=>CU_EX.Op                              Premise(F612)
	S871= CU_EX.Op=12                                           Path(S721,S870)
	S872= CU_EX.Func=alu_add                                    CU_EX(S871)
	S873= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F613)
	S874= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F614)
	S875= CU_ID.IRFunc1=rD                                      Path(S728,S874)
	S876= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F615)
	S877= CU_ID.IRFunc2=rS                                      Path(S727,S876)
	S878= IR_ID.Out31_26=>CU_ID.Op                              Premise(F616)
	S879= CU_ID.Op=12                                           Path(S726,S878)
	S880= CU_ID.Func=alu_add                                    CU_ID(S879)
	S881= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F617)
	S882= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F618)
	S883= CU_MEM.IRFunc1=rD                                     Path(S733,S882)
	S884= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F619)
	S885= CU_MEM.IRFunc2=rS                                     Path(S732,S884)
	S886= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F620)
	S887= CU_MEM.Op=12                                          Path(S731,S886)
	S888= CU_MEM.Func=alu_add                                   CU_MEM(S887)
	S889= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F621)
	S890= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F622)
	S891= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F623)
	S892= IR_WB.Out31_26=>CU_WB.Op                              Premise(F624)
	S893= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F625)
	S894= CtrlA_EX=0                                            Premise(F626)
	S895= [A_EX]=FU(a)                                          A_EX-Hold(S669,S894)
	S896= CtrlB_EX=0                                            Premise(F627)
	S897= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S671,S896)
	S898= CtrlALUOut_MEM=0                                      Premise(F628)
	S899= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S673,S898)
	S900= CtrlALUOut_DMMU1=1                                    Premise(F629)
	S901= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                     ALUOut_DMMU1-Write(S747,S900)
	S902= CtrlALUOut_DMMU2=0                                    Premise(F630)
	S903= CtrlALUOut_WB=1                                       Premise(F631)
	S904= [ALUOut_WB]=FU(a)&{16{0},UIMM}                        ALUOut_WB-Write(S751,S903)
	S905= CtrlA_MEM=0                                           Premise(F632)
	S906= CtrlA_WB=1                                            Premise(F633)
	S907= CtrlB_MEM=0                                           Premise(F634)
	S908= CtrlB_WB=1                                            Premise(F635)
	S909= CtrlICache=0                                          Premise(F636)
	S910= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S682,S909)
	S911= CtrlIMMU=0                                            Premise(F637)
	S912= CtrlIR_DMMU1=1                                        Premise(F638)
	S913= [IR_DMMU1]={12,rS,rD,UIMM}                            IR_DMMU1-Write(S842,S912)
	S914= CtrlIR_DMMU2=0                                        Premise(F639)
	S915= CtrlIR_EX=0                                           Premise(F640)
	S916= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S687,S915)
	S917= CtrlIR_ID=0                                           Premise(F641)
	S918= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S689,S917)
	S919= CtrlIR_IMMU=0                                         Premise(F642)
	S920= CtrlIR_MEM=0                                          Premise(F643)
	S921= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S692,S920)
	S922= CtrlIR_WB=1                                           Premise(F644)
	S923= [IR_WB]={12,rS,rD,UIMM}                               IR_WB-Write(S853,S922)
	S924= CtrlGPR=0                                             Premise(F645)
	S925= GPR[rS]=a                                             GPR-Hold(S695,S924)
	S926= CtrlIAddrReg=0                                        Premise(F646)
	S927= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S697,S926)
	S928= CtrlPC=0                                              Premise(F647)
	S929= CtrlPCInc=0                                           Premise(F648)
	S930= PC[CIA]=addr                                          PC-Hold(S700,S929)
	S931= PC[Out]=addr+4                                        PC-Hold(S701,S928,S929)
	S932= CtrlIMem=0                                            Premise(F649)
	S933= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S703,S932)
	S934= CtrlICacheReg=0                                       Premise(F650)
	S935= CtrlASIDIn=0                                          Premise(F651)
	S936= CtrlCP0=0                                             Premise(F652)
	S937= CP0[ASID]=pid                                         CP0-Hold(S707,S936)
	S938= CtrlEPCIn=0                                           Premise(F653)
	S939= CtrlExCodeIn=0                                        Premise(F654)
	S940= CtrlIRMux=0                                           Premise(F655)

WB	S941= A_EX.Out=FU(a)                                        A_EX-Out(S895)
	S942= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S895)
	S943= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S895)
	S944= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S897)
	S945= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S897)
	S946= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S897)
	S947= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S899)
	S948= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S899)
	S949= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S899)
	S950= ALUOut_DMMU1.Out=FU(a)&{16{0},UIMM}                   ALUOut_DMMU1-Out(S901)
	S951= ALUOut_DMMU1.Out1_0={FU(a)&{16{0},UIMM}}[1:0]         ALUOut_DMMU1-Out(S901)
	S952= ALUOut_DMMU1.Out4_0={FU(a)&{16{0},UIMM}}[4:0]         ALUOut_DMMU1-Out(S901)
	S953= ALUOut_WB.Out=FU(a)&{16{0},UIMM}                      ALUOut_WB-Out(S904)
	S954= ALUOut_WB.Out1_0={FU(a)&{16{0},UIMM}}[1:0]            ALUOut_WB-Out(S904)
	S955= ALUOut_WB.Out4_0={FU(a)&{16{0},UIMM}}[4:0]            ALUOut_WB-Out(S904)
	S956= IR_DMMU1.Out={12,rS,rD,UIMM}                          IR_DMMU1-Out(S913)
	S957= IR_DMMU1.Out31_26=12                                  IR_DMMU1-Out(S913)
	S958= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S913)
	S959= IR_DMMU1.Out20_16=rD                                  IR_DMMU1-Out(S913)
	S960= IR_DMMU1.Out15_0=UIMM                                 IR_DMMU1-Out(S913)
	S961= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S916)
	S962= IR_EX.Out31_26=12                                     IR_EX-Out(S916)
	S963= IR_EX.Out25_21=rS                                     IR_EX-Out(S916)
	S964= IR_EX.Out20_16=rD                                     IR_EX-Out(S916)
	S965= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S916)
	S966= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S918)
	S967= IR_ID.Out31_26=12                                     IR-Out(S918)
	S968= IR_ID.Out25_21=rS                                     IR-Out(S918)
	S969= IR_ID.Out20_16=rD                                     IR-Out(S918)
	S970= IR_ID.Out15_0=UIMM                                    IR-Out(S918)
	S971= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S921)
	S972= IR_MEM.Out31_26=12                                    IR_MEM-Out(S921)
	S973= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S921)
	S974= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S921)
	S975= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S921)
	S976= IR_WB.Out={12,rS,rD,UIMM}                             IR-Out(S923)
	S977= IR_WB.Out31_26=12                                     IR-Out(S923)
	S978= IR_WB.Out25_21=rS                                     IR-Out(S923)
	S979= IR_WB.Out20_16=rD                                     IR-Out(S923)
	S980= IR_WB.Out15_0=UIMM                                    IR-Out(S923)
	S981= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S927)
	S982= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S927)
	S983= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S927)
	S984= PC.CIA=addr                                           PC-Out(S930)
	S985= PC.CIA31_28=addr[31:28]                               PC-Out(S930)
	S986= PC.Out=addr+4                                         PC-Out(S931)
	S987= CP0.ASID=pid                                          CP0-Read-ASID(S937)
	S988= A_EX.Out=>ALU.A                                       Premise(F916)
	S989= ALU.A=FU(a)                                           Path(S941,S988)
	S990= B_EX.Out=>ALU.B                                       Premise(F917)
	S991= ALU.B={16{0},UIMM}                                    Path(S944,S990)
	S992= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F918)
	S993= ALUOut_DMMU1.In=FU(a)&{16{0},UIMM}                    Path(S947,S992)
	S994= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F919)
	S995= ALUOut_DMMU2.In=FU(a)&{16{0},UIMM}                    Path(S950,S994)
	S996= ALU.Out=>ALUOut_MEM.In                                Premise(F920)
	S997= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F921)
	S998= ALUOut_WB.In=FU(a)&{16{0},UIMM}                       Path(S947,S997)
	S999= FU.OutID1=>A_EX.In                                    Premise(F922)
	S1000= A_MEM.Out=>A_WB.In                                   Premise(F923)
	S1001= LIMMEXT.Out=>B_EX.In                                 Premise(F924)
	S1002= B_MEM.Out=>B_WB.In                                   Premise(F925)
	S1003= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F926)
	S1004= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F927)
	S1005= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F928)
	S1006= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F929)
	S1007= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F930)
	S1008= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F931)
	S1009= FU.Bub_ID=>CU_ID.Bub                                 Premise(F932)
	S1010= FU.Halt_ID=>CU_ID.Halt                               Premise(F933)
	S1011= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F934)
	S1012= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F935)
	S1013= FU.Bub_IF=>CU_IF.Bub                                 Premise(F936)
	S1014= FU.Halt_IF=>CU_IF.Halt                               Premise(F937)
	S1015= ICache.Hit=>CU_IF.ICacheHit                          Premise(F938)
	S1016= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F939)
	S1017= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F940)
	S1018= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F941)
	S1019= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F942)
	S1020= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F943)
	S1021= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F944)
	S1022= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F945)
	S1023= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F946)
	S1024= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F947)
	S1025= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F948)
	S1026= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F949)
	S1027= ICache.Hit=>FU.ICacheHit                             Premise(F950)
	S1028= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F951)
	S1029= FU.IR_DMMU1={12,rS,rD,UIMM}                          Path(S956,S1028)
	S1030= IR_EX.Out=>FU.IR_EX                                  Premise(F952)
	S1031= FU.IR_EX={12,rS,rD,UIMM}                             Path(S961,S1030)
	S1032= IR_ID.Out=>FU.IR_ID                                  Premise(F953)
	S1033= FU.IR_ID={12,rS,rD,UIMM}                             Path(S966,S1032)
	S1034= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F954)
	S1035= IR_MEM.Out=>FU.IR_MEM                                Premise(F955)
	S1036= FU.IR_MEM={12,rS,rD,UIMM}                            Path(S971,S1035)
	S1037= IR_WB.Out=>FU.IR_WB                                  Premise(F956)
	S1038= FU.IR_WB={12,rS,rD,UIMM}                             Path(S976,S1037)
	S1039= ALUOut_DMMU1.Out=>FU.InDMMU1                         Premise(F957)
	S1040= FU.InDMMU1=FU(a)&{16{0},UIMM}                        Path(S950,S1039)
	S1041= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F958)
	S1042= FU.InDMMU1_WReg=rD                                   Path(S959,S1041)
	S1043= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F959)
	S1044= ALU.Out=>FU.InEX                                     Premise(F960)
	S1045= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F961)
	S1046= FU.InEX_WReg=rD                                      Path(S964,S1045)
	S1047= GPR.Rdata1=>FU.InID1                                 Premise(F962)
	S1048= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F963)
	S1049= FU.InID1_RReg=rS                                     Path(S968,S1048)
	S1050= ALUOut_MEM.Out=>FU.InMEM                             Premise(F964)
	S1051= FU.InMEM=FU(a)&{16{0},UIMM}                          Path(S947,S1050)
	S1052= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F965)
	S1053= FU.InMEM_WReg=rD                                     Path(S974,S1052)
	S1054= ALUOut_WB.Out=>FU.InWB                               Premise(F966)
	S1055= FU.InWB=FU(a)&{16{0},UIMM}                           Path(S953,S1054)
	S1056= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F967)
	S1057= FU.InWB_WReg=rD                                      Path(S979,S1056)
	S1058= IR_ID.Out25_21=>GPR.RReg1                            Premise(F968)
	S1059= GPR.RReg1=rS                                         Path(S968,S1058)
	S1060= GPR.Rdata1=a                                         GPR-Read(S1059,S925)
	S1061= FU.InID1=a                                           Path(S1060,S1047)
	S1062= FU.OutID1=FU(a)                                      FU-Forward(S1061)
	S1063= A_EX.In=FU(a)                                        Path(S1062,S999)
	S1064= ALUOut_WB.Out=>GPR.WData                             Premise(F969)
	S1065= GPR.WData=FU(a)&{16{0},UIMM}                         Path(S953,S1064)
	S1066= IR_WB.Out20_16=>GPR.WReg                             Premise(F970)
	S1067= GPR.WReg=rD                                          Path(S979,S1066)
	S1068= IMMU.Addr=>IAddrReg.In                               Premise(F971)
	S1069= PC.Out=>ICache.IEA                                   Premise(F972)
	S1070= ICache.IEA=addr+4                                    Path(S986,S1069)
	S1071= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1070)
	S1072= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1071,S1015)
	S1073= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1071,S1027)
	S1074= PC.Out=>ICache.IEA                                   Premise(F973)
	S1075= IMem.MEM8WordOut=>ICache.WData                       Premise(F974)
	S1076= ICache.Out=>ICacheReg.In                             Premise(F975)
	S1077= PC.Out=>IMMU.IEA                                     Premise(F976)
	S1078= IMMU.IEA=addr+4                                      Path(S986,S1077)
	S1079= CP0.ASID=>IMMU.PID                                   Premise(F977)
	S1080= IMMU.PID=pid                                         Path(S987,S1079)
	S1081= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1080,S1078)
	S1082= IAddrReg.In={pid,addr+4}                             Path(S1081,S1068)
	S1083= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1080,S1078)
	S1084= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1083,S1016)
	S1085= IAddrReg.Out=>IMem.RAddr                             Premise(F978)
	S1086= IMem.RAddr={pid,addr}                                Path(S981,S1085)
	S1087= IMem.Out={12,rS,rD,UIMM}                             IMem-Read(S1086,S933)
	S1088= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1086,S933)
	S1089= ICache.WData=IMemGet8Word({pid,addr})                Path(S1088,S1075)
	S1090= ICacheReg.Out=>IRMux.CacheData                       Premise(F979)
	S1091= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F980)
	S1092= IMem.Out=>IRMux.MemData                              Premise(F981)
	S1093= IRMux.MemData={12,rS,rD,UIMM}                        Path(S1087,S1092)
	S1094= IRMux.Out={12,rS,rD,UIMM}                            IRMux-Select2(S1093)
	S1095= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F982)
	S1096= IR_MEM.Out=>IR_DMMU1.In                              Premise(F983)
	S1097= IR_DMMU1.In={12,rS,rD,UIMM}                          Path(S971,S1096)
	S1098= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F984)
	S1099= IR_DMMU2.In={12,rS,rD,UIMM}                          Path(S956,S1098)
	S1100= IR_ID.Out=>IR_EX.In                                  Premise(F985)
	S1101= IR_EX.In={12,rS,rD,UIMM}                             Path(S966,S1100)
	S1102= ICache.Out=>IR_ID.In                                 Premise(F986)
	S1103= IRMux.Out=>IR_ID.In                                  Premise(F987)
	S1104= IR_ID.In={12,rS,rD,UIMM}                             Path(S1094,S1103)
	S1105= ICache.Out=>IR_IMMU.In                               Premise(F988)
	S1106= IR_EX.Out=>IR_MEM.In                                 Premise(F989)
	S1107= IR_MEM.In={12,rS,rD,UIMM}                            Path(S961,S1106)
	S1108= IR_MEM.Out=>IR_WB.In                                 Premise(F990)
	S1109= IR_WB.In={12,rS,rD,UIMM}                             Path(S971,S1108)
	S1110= IR_ID.Out15_0=>LIMMEXT.In                            Premise(F991)
	S1111= LIMMEXT.In=UIMM                                      Path(S970,S1110)
	S1112= LIMMEXT.Out={16{0},UIMM}                             LIMMEXT(S1111)
	S1113= B_EX.In={16{0},UIMM}                                 Path(S1112,S1001)
	S1114= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F992)
	S1115= CU_DMMU1.IRFunc1=rD                                  Path(S959,S1114)
	S1116= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F993)
	S1117= CU_DMMU1.IRFunc2=rS                                  Path(S958,S1116)
	S1118= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F994)
	S1119= CU_DMMU1.Op=12                                       Path(S957,S1118)
	S1120= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1119)
	S1121= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F995)
	S1122= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F996)
	S1123= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F997)
	S1124= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F998)
	S1125= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F999)
	S1126= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1000)
	S1127= CU_EX.IRFunc1=rD                                     Path(S964,S1126)
	S1128= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1001)
	S1129= CU_EX.IRFunc2=rS                                     Path(S963,S1128)
	S1130= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1002)
	S1131= CU_EX.Op=12                                          Path(S962,S1130)
	S1132= CU_EX.Func=alu_add                                   CU_EX(S1131)
	S1133= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1003)
	S1134= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1004)
	S1135= CU_ID.IRFunc1=rD                                     Path(S969,S1134)
	S1136= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1005)
	S1137= CU_ID.IRFunc2=rS                                     Path(S968,S1136)
	S1138= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1006)
	S1139= CU_ID.Op=12                                          Path(S967,S1138)
	S1140= CU_ID.Func=alu_add                                   CU_ID(S1139)
	S1141= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1007)
	S1142= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1008)
	S1143= CU_MEM.IRFunc1=rD                                    Path(S974,S1142)
	S1144= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1009)
	S1145= CU_MEM.IRFunc2=rS                                    Path(S973,S1144)
	S1146= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1010)
	S1147= CU_MEM.Op=12                                         Path(S972,S1146)
	S1148= CU_MEM.Func=alu_add                                  CU_MEM(S1147)
	S1149= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1011)
	S1150= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1012)
	S1151= CU_WB.IRFunc1=rD                                     Path(S979,S1150)
	S1152= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1013)
	S1153= CU_WB.IRFunc2=rS                                     Path(S978,S1152)
	S1154= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1014)
	S1155= CU_WB.Op=12                                          Path(S977,S1154)
	S1156= CU_WB.Func=alu_add                                   CU_WB(S1155)
	S1157= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1015)
	S1158= CtrlA_EX=0                                           Premise(F1016)
	S1159= [A_EX]=FU(a)                                         A_EX-Hold(S895,S1158)
	S1160= CtrlB_EX=0                                           Premise(F1017)
	S1161= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S897,S1160)
	S1162= CtrlALUOut_MEM=0                                     Premise(F1018)
	S1163= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                      ALUOut_MEM-Hold(S899,S1162)
	S1164= CtrlALUOut_DMMU1=0                                   Premise(F1019)
	S1165= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                    ALUOut_DMMU1-Hold(S901,S1164)
	S1166= CtrlALUOut_DMMU2=0                                   Premise(F1020)
	S1167= CtrlALUOut_WB=0                                      Premise(F1021)
	S1168= [ALUOut_WB]=FU(a)&{16{0},UIMM}                       ALUOut_WB-Hold(S904,S1167)
	S1169= CtrlA_MEM=0                                          Premise(F1022)
	S1170= CtrlA_WB=0                                           Premise(F1023)
	S1171= CtrlB_MEM=0                                          Premise(F1024)
	S1172= CtrlB_WB=0                                           Premise(F1025)
	S1173= CtrlICache=0                                         Premise(F1026)
	S1174= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S910,S1173)
	S1175= CtrlIMMU=0                                           Premise(F1027)
	S1176= CtrlIR_DMMU1=0                                       Premise(F1028)
	S1177= [IR_DMMU1]={12,rS,rD,UIMM}                           IR_DMMU1-Hold(S913,S1176)
	S1178= CtrlIR_DMMU2=0                                       Premise(F1029)
	S1179= CtrlIR_EX=0                                          Premise(F1030)
	S1180= [IR_EX]={12,rS,rD,UIMM}                              IR_EX-Hold(S916,S1179)
	S1181= CtrlIR_ID=0                                          Premise(F1031)
	S1182= [IR_ID]={12,rS,rD,UIMM}                              IR_ID-Hold(S918,S1181)
	S1183= CtrlIR_IMMU=0                                        Premise(F1032)
	S1184= CtrlIR_MEM=0                                         Premise(F1033)
	S1185= [IR_MEM]={12,rS,rD,UIMM}                             IR_MEM-Hold(S921,S1184)
	S1186= CtrlIR_WB=0                                          Premise(F1034)
	S1187= [IR_WB]={12,rS,rD,UIMM}                              IR_WB-Hold(S923,S1186)
	S1188= CtrlGPR=1                                            Premise(F1035)
	S1189= GPR[rD]=FU(a)&{16{0},UIMM}                           GPR-Write(S1067,S1065,S1188)
	S1190= CtrlIAddrReg=0                                       Premise(F1036)
	S1191= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S927,S1190)
	S1192= CtrlPC=0                                             Premise(F1037)
	S1193= CtrlPCInc=0                                          Premise(F1038)
	S1194= PC[CIA]=addr                                         PC-Hold(S930,S1193)
	S1195= PC[Out]=addr+4                                       PC-Hold(S931,S1192,S1193)
	S1196= CtrlIMem=0                                           Premise(F1039)
	S1197= IMem[{pid,addr}]={12,rS,rD,UIMM}                     IMem-Hold(S933,S1196)
	S1198= CtrlICacheReg=0                                      Premise(F1040)
	S1199= CtrlASIDIn=0                                         Premise(F1041)
	S1200= CtrlCP0=0                                            Premise(F1042)
	S1201= CP0[ASID]=pid                                        CP0-Hold(S937,S1200)
	S1202= CtrlEPCIn=0                                          Premise(F1043)
	S1203= CtrlExCodeIn=0                                       Premise(F1044)
	S1204= CtrlIRMux=0                                          Premise(F1045)

POST	S1159= [A_EX]=FU(a)                                         A_EX-Hold(S895,S1158)
	S1161= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S897,S1160)
	S1163= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                      ALUOut_MEM-Hold(S899,S1162)
	S1165= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                    ALUOut_DMMU1-Hold(S901,S1164)
	S1168= [ALUOut_WB]=FU(a)&{16{0},UIMM}                       ALUOut_WB-Hold(S904,S1167)
	S1174= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S910,S1173)
	S1177= [IR_DMMU1]={12,rS,rD,UIMM}                           IR_DMMU1-Hold(S913,S1176)
	S1180= [IR_EX]={12,rS,rD,UIMM}                              IR_EX-Hold(S916,S1179)
	S1182= [IR_ID]={12,rS,rD,UIMM}                              IR_ID-Hold(S918,S1181)
	S1185= [IR_MEM]={12,rS,rD,UIMM}                             IR_MEM-Hold(S921,S1184)
	S1187= [IR_WB]={12,rS,rD,UIMM}                              IR_WB-Hold(S923,S1186)
	S1189= GPR[rD]=FU(a)&{16{0},UIMM}                           GPR-Write(S1067,S1065,S1188)
	S1191= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S927,S1190)
	S1194= PC[CIA]=addr                                         PC-Hold(S930,S1193)
	S1195= PC[Out]=addr+4                                       PC-Hold(S931,S1192,S1193)
	S1197= IMem[{pid,addr}]={12,rS,rD,UIMM}                     IMem-Hold(S933,S1196)
	S1201= CP0[ASID]=pid                                        CP0-Hold(S937,S1200)

