Running: /opt/Xilinx1/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/parallels/Desktop/TP_controle/compteur59/afficheur16bits_isim_beh.exe -prj /home/parallels/Desktop/TP_controle/compteur59/afficheur16bits_beh.prj work.afficheur16bits 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/parallels/Desktop/TP_controle/compteur59/x7seg.vhd" into library work
Parsing VHDL file "/home/parallels/Desktop/TP_controle/compteur59/fsm.vhd" into library work
Parsing VHDL file "/home/parallels/Desktop/TP_controle/compteur59/comp.vhd" into library work
Parsing VHDL file "/home/parallels/Desktop/TP_controle/compteur59/clock.vhd" into library work
Parsing VHDL file "/home/parallels/Desktop/TP_controle/compteur59/calc.vhd" into library work
Parsing VHDL file "/home/parallels/Desktop/TP_controle/compteur59/toplevel.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98152 KB
Fuse CPU Usage: 1360 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture clkdiv of entity clkdiv [clkdiv_default]
Compiling architecture behavioral of entity fsm [fsm_default]
Compiling architecture behavioral of entity x7seg [x7seg_default]
Compiling architecture behavioral of entity calc [calc_default]
Compiling architecture behavioral of entity comp [comp_default]
Compiling architecture behavioral of entity afficheur16bits
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 16 VHDL Units
Built simulation executable /home/parallels/Desktop/TP_controle/compteur59/afficheur16bits_isim_beh.exe
Fuse Memory Usage: 411888 KB
Fuse CPU Usage: 1520 ms
GCC CPU Usage: 560 ms
