library IEEE;
use IEEE.std_logic_1164.all;

entity Adder8 is
	port ( A, B : in  std_logic_vector (7 downto 0);
			 Cin	: in  std_logic;
			 Y    : out std_logic_vector (7 downto 0);
42
Cout:	 out	std_logic );
end Adder8;