{
  "Top": "FAST1_Core",
  "RtlTop": "FAST1_Core",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7vx690t",
    "Package": "ffg1761",
    "Speed": "-3"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "20",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "2.5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 20.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "FAST1_Core",
    "Version": "1.0",
    "DisplayName": "Fast1_core",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/image_core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/AXIvideo2Mat.vhd",
      "impl\/vhdl\/Block_Mat_exit12454_s.vhd",
      "impl\/vhdl\/Block_Mat_exit124544.vhd",
      "impl\/vhdl\/CvtColor.vhd",
      "impl\/vhdl\/Duplicate.vhd",
      "impl\/vhdl\/FAST1_Core_ctrl_s_axi.vhd",
      "impl\/vhdl\/FAST1_Core_entry69.vhd",
      "impl\/vhdl\/FAST1_Core_mac_mubkb.vhd",
      "impl\/vhdl\/FAST1_Core_mac_mucud.vhd",
      "impl\/vhdl\/FAST1_Core_mul_mudEe.vhd",
      "impl\/vhdl\/FAST1_Core_mux_32pcA.vhd",
      "impl\/vhdl\/FAST_t_opr.vhd",
      "impl\/vhdl\/FAST_t_opr_core_bkbM.vhd",
      "impl\/vhdl\/FAST_t_opr_k_buf_eOg.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w8_d6_A.vhd",
      "impl\/vhdl\/fifo_w8_d20000_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d4_A.vhd",
      "impl\/vhdl\/fifo_w32_d5_A.vhd",
      "impl\/vhdl\/fifo_w32_d6_A.vhd",
      "impl\/vhdl\/fifo_w32_d7_A.vhd",
      "impl\/vhdl\/fifo_w32_d8_A.vhd",
      "impl\/vhdl\/Loop_loop_height_pro.vhd",
      "impl\/vhdl\/Mat2AXIvideo.vhd",
      "impl\/vhdl\/max_int_s.vhd",
      "impl\/vhdl\/min_int_s.vhd",
      "impl\/vhdl\/PaintMask.vhd",
      "impl\/vhdl\/reg_int_s.vhd",
      "impl\/vhdl\/start_for_Block_MqcK.vhd",
      "impl\/vhdl\/start_for_Block_Msc4.vhd",
      "impl\/vhdl\/start_for_CvtColotde.vhd",
      "impl\/vhdl\/start_for_DuplicaxdS.vhd",
      "impl\/vhdl\/start_for_FAST_t_rcU.vhd",
      "impl\/vhdl\/start_for_Loop_loudo.vhd",
      "impl\/vhdl\/start_for_Mat2AXIwdI.vhd",
      "impl\/vhdl\/start_for_PaintMavdy.vhd",
      "impl\/vhdl\/FAST1_Core.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AXIvideo2Mat.v",
      "impl\/verilog\/Block_Mat_exit12454_s.v",
      "impl\/verilog\/Block_Mat_exit124544.v",
      "impl\/verilog\/CvtColor.v",
      "impl\/verilog\/Duplicate.v",
      "impl\/verilog\/FAST1_Core_ctrl_s_axi.v",
      "impl\/verilog\/FAST1_Core_entry69.v",
      "impl\/verilog\/FAST1_Core_mac_mubkb.v",
      "impl\/verilog\/FAST1_Core_mac_mucud.v",
      "impl\/verilog\/FAST1_Core_mul_mudEe.v",
      "impl\/verilog\/FAST1_Core_mux_32pcA.v",
      "impl\/verilog\/FAST_t_opr.v",
      "impl\/verilog\/FAST_t_opr_core_bkbM.v",
      "impl\/verilog\/FAST_t_opr_k_buf_eOg.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w8_d6_A.v",
      "impl\/verilog\/fifo_w8_d20000_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/fifo_w32_d4_A.v",
      "impl\/verilog\/fifo_w32_d5_A.v",
      "impl\/verilog\/fifo_w32_d6_A.v",
      "impl\/verilog\/fifo_w32_d7_A.v",
      "impl\/verilog\/fifo_w32_d8_A.v",
      "impl\/verilog\/Loop_loop_height_pro.v",
      "impl\/verilog\/Mat2AXIvideo.v",
      "impl\/verilog\/max_int_s.v",
      "impl\/verilog\/min_int_s.v",
      "impl\/verilog\/PaintMask.v",
      "impl\/verilog\/reg_int_s.v",
      "impl\/verilog\/start_for_Block_MqcK.v",
      "impl\/verilog\/start_for_Block_Msc4.v",
      "impl\/verilog\/start_for_CvtColotde.v",
      "impl\/verilog\/start_for_DuplicaxdS.v",
      "impl\/verilog\/start_for_FAST_t_rcU.v",
      "impl\/verilog\/start_for_Loop_loudo.v",
      "impl\/verilog\/start_for_Mat2AXIwdI.v",
      "impl\/verilog\/start_for_PaintMavdy.v",
      "impl\/verilog\/FAST1_Core.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/FAST1_Core_v1_0\/data\/FAST1_Core.mdd",
      "impl\/misc\/drivers\/FAST1_Core_v1_0\/data\/FAST1_Core.tcl",
      "impl\/misc\/drivers\/FAST1_Core_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/FAST1_Core_v1_0\/src\/xfast1_core.c",
      "impl\/misc\/drivers\/FAST1_Core_v1_0\/src\/xfast1_core.h",
      "impl\/misc\/drivers\/FAST1_Core_v1_0\/src\/xfast1_core_hw.h",
      "impl\/misc\/drivers\/FAST1_Core_v1_0\/src\/xfast1_core_linux.c",
      "impl\/misc\/drivers\/FAST1_Core_v1_0\/src\/xfast1_core_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_ctrl src_axis dst_axis",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "dst_axis": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "dst_axis",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "s_axi_ctrl": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_ctrl",
      "param_prefix": "C_S_AXI_CTRL",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "rows",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of rows",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of rows"
            }]
        },
        {
          "offset": "0x18",
          "name": "cols",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of cols",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of cols"
            }]
        },
        {
          "offset": "0x20",
          "name": "threhold",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of threhold",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "threhold",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of threhold"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "src_axis": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "src_axis",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    }
  },
  "RtlPorts": {
    "s_axi_ctrl_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_ctrl_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_ctrl_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ctrl_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_ctrl_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_ctrl_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_ctrl_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "src_axis_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "src_axis_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "src_axis_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "src_axis_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axis_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axis_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axis_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axis_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "src_axis_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "dst_axis_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "dst_axis_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "dst_axis_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "dst_axis_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axis_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axis_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axis_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axis_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dst_axis_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "rows": {
      "interfaceRef": "s_axi_ctrl",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "ctrl"
    },
    "cols": {
      "interfaceRef": "s_axi_ctrl",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "ctrl"
    },
    "threhold": {
      "interfaceRef": "s_axi_ctrl",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "ctrl"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_ctrl",
      "dir": "in",
      "offset": "0"
    },
    "src_axis_V_data_V": {
      "interfaceRef": "src_axis",
      "dir": "in"
    },
    "src_axis_V_keep_V": {
      "interfaceRef": "src_axis",
      "dir": "in"
    },
    "src_axis_V_strb_V": {
      "interfaceRef": "src_axis",
      "dir": "in"
    },
    "src_axis_V_user_V": {
      "interfaceRef": "src_axis",
      "dir": "in"
    },
    "src_axis_V_last_V": {
      "interfaceRef": "src_axis",
      "dir": "in"
    },
    "src_axis_V_id_V": {
      "interfaceRef": "src_axis",
      "dir": "in"
    },
    "src_axis_V_dest_V": {
      "interfaceRef": "src_axis",
      "dir": "in"
    },
    "dst_axis_V_data_V": {
      "interfaceRef": "dst_axis",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axis_V_keep_V": {
      "interfaceRef": "dst_axis",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axis_V_strb_V": {
      "interfaceRef": "dst_axis",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axis_V_user_V": {
      "interfaceRef": "dst_axis",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axis_V_last_V": {
      "interfaceRef": "dst_axis",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axis_V_id_V": {
      "interfaceRef": "dst_axis",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axis_V_dest_V": {
      "interfaceRef": "dst_axis",
      "dir": "out",
      "firstOutLatency": "3"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "FAST1_Core",
      "Instances": [
        {
          "ModuleName": "FAST_t_opr",
          "InstanceName": "FAST_t_opr_U0",
          "Instances": [
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_66_1_i_min_int_s_fu_549"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_66_3_i_min_int_s_fu_555"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_66_5_i_min_int_s_fu_561"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_66_7_i_min_int_s_fu_567"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_66_9_i_min_int_s_fu_573"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_66_i_min_int_s_fu_579"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_66_2_i_min_int_s_fu_585"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_66_4_i_min_int_s_fu_591"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_73_1_i_min_int_s_fu_597"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_73_3_i_min_int_s_fu_603"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_73_5_i_min_int_s_fu_609"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_73_7_i_min_int_s_fu_615"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_73_9_i_min_int_s_fu_621"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_73_i_min_int_s_fu_627"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_73_2_i_min_int_s_fu_633"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_73_4_i_min_int_s_fu_639"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_80_1_i_min_int_s_fu_645"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_80_3_i_min_int_s_fu_651"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_80_5_i_min_int_s_fu_657"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_80_7_i_min_int_s_fu_663"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_80_9_i_min_int_s_fu_669"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_80_i_min_int_s_fu_675"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_80_2_i_min_int_s_fu_681"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_80_4_i_min_int_s_fu_687"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_88_i_min_int_s_fu_693"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_91_i_min_int_s_fu_699"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_88_1_i_min_int_s_fu_705"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_91_1_i_min_int_s_fu_711"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_88_2_i_min_int_s_fu_717"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_91_2_i_min_int_s_fu_723"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_88_3_i_min_int_s_fu_729"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_91_3_i_min_int_s_fu_735"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_88_4_i_min_int_s_fu_741"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_91_4_i_min_int_s_fu_747"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_1_i_min_int_s_fu_753"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_2_i_min_int_s_fu_759"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_1_1_i_min_int_s_fu_766"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_2_1_i_min_int_s_fu_773"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_1_2_i_min_int_s_fu_780"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_2_2_i_min_int_s_fu_787"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_1_3_i_min_int_s_fu_794"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_2_3_i_min_int_s_fu_801"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_88_5_i_min_int_s_fu_808"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_91_5_i_min_int_s_fu_814"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_88_6_i_min_int_s_fu_820"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_91_6_i_min_int_s_fu_826"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_88_7_i_min_int_s_fu_832"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_91_7_i_min_int_s_fu_838"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_1_4_i_min_int_s_fu_844"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_2_4_i_min_int_s_fu_850"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_1_5_i_min_int_s_fu_857"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_2_5_i_min_int_s_fu_864"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_1_6_i_min_int_s_fu_871"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_2_6_i_min_int_s_fu_878"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_1_7_i_min_int_s_fu_885"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_2_7_i_min_int_s_fu_892"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_68_1_i_max_int_s_fu_899"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_68_3_i_max_int_s_fu_905"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_68_5_i_max_int_s_fu_911"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_68_7_i_max_int_s_fu_917"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_68_9_i_max_int_s_fu_923"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_68_i_max_int_s_fu_929"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_68_2_i_max_int_s_fu_935"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_68_4_i_max_int_s_fu_941"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_75_1_i_max_int_s_fu_947"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_75_3_i_max_int_s_fu_953"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_75_5_i_max_int_s_fu_959"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_75_7_i_max_int_s_fu_965"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_75_9_i_max_int_s_fu_971"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_75_i_max_int_s_fu_977"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_75_2_i_max_int_s_fu_983"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_75_4_i_max_int_s_fu_989"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_82_1_i_max_int_s_fu_995"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_82_3_i_max_int_s_fu_1001"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_82_5_i_max_int_s_fu_1007"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_82_7_i_max_int_s_fu_1013"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_82_9_i_max_int_s_fu_1019"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_82_i_max_int_s_fu_1025"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_82_2_i_max_int_s_fu_1031"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_82_4_i_max_int_s_fu_1037"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_1_i_max_int_s_fu_1043"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_2_i_max_int_s_fu_1050"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_1_1_i_max_int_s_fu_1058"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_2_1_i_max_int_s_fu_1066"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_1_2_i_max_int_s_fu_1074"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_2_2_i_max_int_s_fu_1082"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_1_3_i_max_int_s_fu_1090"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_2_3_i_max_int_s_fu_1098"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_96_i_max_int_s_fu_1106"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_99_i_max_int_s_fu_1113"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_96_1_i_max_int_s_fu_1120"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_99_1_i_max_int_s_fu_1127"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_96_2_i_max_int_s_fu_1134"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_99_2_i_max_int_s_fu_1141"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_96_3_i_max_int_s_fu_1148"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_99_3_i_max_int_s_fu_1155"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_96_4_i_max_int_s_fu_1162"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_99_4_i_max_int_s_fu_1168"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_1_4_i_max_int_s_fu_1174"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_2_4_i_max_int_s_fu_1180"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_1_5_i_max_int_s_fu_1187"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_2_5_i_max_int_s_fu_1195"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_1_6_i_max_int_s_fu_1203"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_2_6_i_max_int_s_fu_1211"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_1_7_i_max_int_s_fu_1219"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_2_7_i_max_int_s_fu_1227"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_96_5_i_max_int_s_fu_1235"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_99_5_i_max_int_s_fu_1242"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_96_6_i_max_int_s_fu_1249"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_99_6_i_max_int_s_fu_1256"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_96_7_i_max_int_s_fu_1263"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_99_7_i_max_int_s_fu_1270"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_12_i_max_int_s_fu_1277"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3587"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3595"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3603"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3611"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3619"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3627"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3635"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3643"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3651"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3659"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3667"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3675"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3683"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3691"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3699"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3707"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3715"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3723"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3731"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3739"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3747"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3755"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3763"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3771"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3779"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3787"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3795"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3803"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3811"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3819"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3827"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3835"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3843"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3851"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3859"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3867"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3875"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3883"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3891"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3899"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3907"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3915"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3923"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3930"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3937"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3944"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3951"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3958"
            }
          ]
        },
        {
          "ModuleName": "Loop_loop_height_pro",
          "InstanceName": "Loop_loop_height_pro_U0"
        },
        {
          "ModuleName": "AXIvideo2Mat",
          "InstanceName": "AXIvideo2Mat_U0"
        },
        {
          "ModuleName": "Mat2AXIvideo",
          "InstanceName": "Mat2AXIvideo_U0"
        },
        {
          "ModuleName": "CvtColor",
          "InstanceName": "CvtColor_U0"
        },
        {
          "ModuleName": "PaintMask",
          "InstanceName": "PaintMask_U0"
        },
        {
          "ModuleName": "Duplicate",
          "InstanceName": "Duplicate_U0"
        },
        {
          "ModuleName": "Block_Mat_exit124544",
          "InstanceName": "Block_Mat_exit124544_U0"
        },
        {
          "ModuleName": "Block_Mat_exit12454_s",
          "InstanceName": "Block_Mat_exit12454_U0"
        },
        {
          "ModuleName": "FAST1_Core_entry69",
          "InstanceName": "FAST1_Core_entry69_U0"
        }
      ]
    },
    "Metrics": {
      "FAST1_Core_entry69": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "2.260"
        },
        "Area": {
          "FF": "3",
          "LUT": "65",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Block_Mat_exit12454_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "4.520"
        },
        "Area": {
          "FF": "3",
          "LUT": "146",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "AXIvideo2Mat": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "78483",
          "PipelineIIMin": "3",
          "PipelineIIMax": "78483",
          "PipelineII": "3 ~ 78483",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "4.520"
        },
        "Loops": [
          {
            "Name": "loop_wait_for_start",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "78480",
            "Latency": "0 ~ 78480",
            "PipelineII": "",
            "PipelineDepthMin": "7",
            "PipelineDepthMax": "327",
            "PipelineDepth": "7 ~ 327",
            "Loops": [
              {
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "1",
                "LatencyMax": "321",
                "Latency": "1 ~ 321",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "loop_wait_for_eol",
                "TripCount": "0",
                "Latency": "1",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }
            ]
          }
        ],
        "Area": {
          "FF": "393",
          "LUT": "547",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Duplicate": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "77521",
          "PipelineIIMin": "1",
          "PipelineIIMax": "77521",
          "PipelineII": "1 ~ 77521",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "4.520"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "77520",
            "Latency": "0 ~ 77520",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "323",
            "PipelineDepth": "3 ~ 323",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "320",
                "Latency": "0 ~ 320",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "168",
          "LUT": "292",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "CvtColor": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "77521",
          "PipelineIIMin": "1",
          "PipelineIIMax": "77521",
          "PipelineII": "1 ~ 77521",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "15.337"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "77520",
            "Latency": "0 ~ 77520",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "323",
            "PipelineDepth": "3 ~ 323",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "320",
                "Latency": "0 ~ 320",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "DSP48E": "3",
          "FF": "165",
          "LUT": "272",
          "BRAM_18K": "0"
        }
      },
      "min_int_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "1.768"
        },
        "Area": {
          "FF": "0",
          "LUT": "50",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "reg_int_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "32",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "LUT": "0"
        }
      },
      "max_int_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "1.768"
        },
        "Area": {
          "FF": "0",
          "LUT": "50",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "FAST_t_opr": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "17.490"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "9"
              }]
          }],
        "Area": {
          "BRAM_18K": "8",
          "FF": "5100",
          "LUT": "8857",
          "DSP48E": "0"
        }
      },
      "Block_Mat_exit124544": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "6.098"
        },
        "Area": {
          "FF": "2",
          "LUT": "173",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Loop_loop_height_pro": {
        "Latency": {
          "LatencyBest": "141",
          "LatencyAvg": "",
          "LatencyWorst": "78893",
          "PipelineIIMin": "141",
          "PipelineIIMax": "78893",
          "PipelineII": "141 ~ 78893",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "15.252"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "140",
            "LatencyMax": "78892",
            "Latency": "140 ~ 78892",
            "PipelineII": "",
            "PipelineDepthMin": "14",
            "PipelineDepthMax": "326",
            "PipelineDepth": "14 ~ 326",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "11",
                "LatencyMax": "323",
                "Latency": "11 ~ 323",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "BRAM_18K": "3",
          "FF": "732",
          "LUT": "1985",
          "DSP48E": "0"
        }
      },
      "PaintMask": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "5.862"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "168",
          "LUT": "309",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Mat2AXIvideo": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "77761",
          "PipelineIIMin": "1",
          "PipelineIIMax": "77761",
          "PipelineII": "1 ~ 77761",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "3.838"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "77760",
            "Latency": "0 ~ 77760",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "324",
            "PipelineDepth": "3 ~ 324",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "321",
                "Latency": "0 ~ 321",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "297",
          "LUT": "487",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "FAST1_Core": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "17.490"
        },
        "Area": {
          "BRAM_18K": "59",
          "DSP48E": "3",
          "FF": "8129",
          "LUT": "17472"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-12-04 10:48:23 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
