

================================================================
== Synthesis Summary Report of 'rate_encoding'
================================================================
+ General Information: 
    * Date:           Sat Jan 24 12:35:45 2026
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        snn_rate_encoding
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------+------+------+---------+-----------+----------+---------+-------+----------+--------+--------+-----------+-----------+-----+
    |         Modules         | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |        |        |           |           |     |
    |         & Loops         | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|  BRAM  |   DSP  |     FF    |    LUT    | URAM|
    +-------------------------+------+------+---------+-----------+----------+---------+-------+----------+--------+--------+-----------+-----------+-----+
    |+ rate_encoding          |    II|  0.00|    19620|  1.962e+05|         -|    19600|      -|    rewind|  4 (1%)|  4 (1%)|  2053 (1%)|  2126 (3%)|    -|
    | o TIME_LOOP_PIXEL_LOOP  |     -|  7.30|    19618|  1.962e+05|        20|        1|  19600|       yes|       -|       -|          -|          -|    -|
    +-------------------------+------+------+---------+-----------+----------+---------+-------+----------+--------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | img_1    | 0x10   | 32    | W      | Data signal of img               |                                                                      |
| s_axi_control | img_2    | 0x14   | 32    | W      | Data signal of img               |                                                                      |
| s_axi_control | spikes_1 | 0x1c   | 32    | W      | Data signal of spikes            |                                                                      |
| s_axi_control | spikes_2 | 0x20   | 32    | W      | Data signal of spikes            |                                                                      |
| s_axi_control | seed     | 0x28   | 32    | W      | Data signal of seed              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| img      | inout     | float*         |
| spikes   | inout     | signed char*   |
| seed     | in        | unsigned short |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                            |
+----------+---------------+-----------+----------+------------------------------------+
| img      | m_axi_gmem    | interface |          | channel=0                          |
| img      | s_axi_control | register  | offset   | name=img_1 offset=0x10 range=32    |
| img      | s_axi_control | register  | offset   | name=img_2 offset=0x14 range=32    |
| spikes   | m_axi_gmem    | interface |          | channel=0                          |
| spikes   | s_axi_control | register  | offset   | name=spikes_1 offset=0x1c range=32 |
| spikes   | s_axi_control | register  | offset   | name=spikes_2 offset=0x20 range=32 |
| seed     | s_axi_control | register  |          | name=seed offset=0x28 range=32     |
+----------+---------------+-----------+----------+------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+------------+---------------------------+
| HW Interface | Direction | Length | Width | Loop       | Loop Location             |
+--------------+-----------+--------+-------+------------+---------------------------+
| m_axi_gmem   | read      | 784    | 32    | PIXEL_LOOP | ../src/encoding.cpp:55:21 |
+--------------+-----------+--------+-------+------------+---------------------------+

* All M_AXI Variable Accesses
+--------------+----------+---------------------------+-----------+--------------+--------+------------+---------------------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location           | Direction | Burst Status | Length | Loop       | Loop Location             | Resolution | Problem                                                                                                 |
+--------------+----------+---------------------------+-----------+--------------+--------+------------+---------------------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | img      | ../src/encoding.cpp:59:31 | read      | Widen Fail   |        | PIXEL_LOOP | ../src/encoding.cpp:55:21 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | img      | ../src/encoding.cpp:59:31 | read      | Fail         |        | TIME_LOOP  | ../src/encoding.cpp:54:16 | 214-229    | Could not analyze pattern                                                                               |
| m_axi_gmem   | img      | ../src/encoding.cpp:59:31 | read      | Inferred     | 784    | PIXEL_LOOP | ../src/encoding.cpp:55:21 |            |                                                                                                         |
| m_axi_gmem   | spikes   | ../src/encoding.cpp:62:26 | write     | Widen Fail   |        | PIXEL_LOOP | ../src/encoding.cpp:55:21 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0    |
| m_axi_gmem   | spikes   | ../src/encoding.cpp:62:26 | write     | Inferred     | 19600  | TIME_LOOP  | ../src/encoding.cpp:54:16 |            |                                                                                                         |
+--------------+----------+---------------------------+-----------+--------------+--------+------------+---------------------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+--------------+--------+-----------+---------+
| Name                               | DSP | Pragma | Variable     | Op     | Impl      | Latency |
+------------------------------------+-----+--------+--------------+--------+-----------+---------+
| + rate_encoding                    | 4   |        |              |        |           |         |
|   select_ln54_fu_277_p3            |     |        | select_ln54  | select | auto_sel  | 0       |
|   t_fu_427_p3                      |     |        | t            | select | auto_sel  | 0       |
|   first_iter_0_fu_285_p2           |     |        | first_iter_0 | seteq  | auto      | 0       |
|   add_ln54_1_fu_291_p2             |     |        | add_ln54_1   | add    | fabric    | 0       |
|   mul_5ns_11ns_15_1_1_U4           | 1   |        | mul_ln55     | mul    | auto      | 0       |
|   xor_ln18_2_fu_338_p2             |     |        | xor_ln18_2   | xor    | auto      | 0       |
|   xor_ln18_1_fu_344_p2             |     |        | xor_ln18_1   | xor    | auto      | 0       |
|   xor_ln18_fu_350_p2               |     |        | xor_ln18     | xor    | auto      | 0       |
|   uitofp_32ns_32_6_no_dsp_1_U2     |     |        | conv_i       | uitofp | auto      | 5       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1 | 3   |        | rand_val     | fmul   | maxdsp    | 3       |
|   icmp_ln62_fu_466_p2              |     |        | icmp_ln62    | setne  | auto      | 0       |
|   icmp_ln62_1_fu_472_p2            |     |        | icmp_ln62_1  | seteq  | auto      | 0       |
|   or_ln62_fu_535_p2                |     |        | or_ln62      | or     | auto      | 0       |
|   icmp_ln62_2_fu_411_p2            |     |        | icmp_ln62_2  | setne  | auto      | 0       |
|   icmp_ln62_3_fu_416_p2            |     |        | icmp_ln62_3  | seteq  | auto      | 0       |
|   or_ln62_1_fu_539_p2              |     |        | or_ln62_1    | or     | auto      | 0       |
|   and_ln62_fu_543_p2               |     |        | and_ln62     | and    | auto      | 0       |
|   fcmp_32ns_32ns_1_2_no_dsp_1_U3   |     |        | tmp_2        | fcmp   | auto      | 1       |
|   and_ln62_1_fu_549_p2             |     |        | and_ln62_1   | and    | auto      | 0       |
|   shl_ln62_fu_561_p2               |     |        | shl_ln62     | shl    | auto_pipe | 0       |
|   shl_ln62_2_fu_578_p2             |     |        | shl_ln62_2   | shl    | auto_pipe | 0       |
|   i_fu_364_p2                      |     |        | i            | add    | fabric    | 0       |
|   icmp_ln55_fu_370_p2              |     |        | icmp_ln55    | seteq  | auto      | 0       |
|   add_ln54_fu_478_p2               |     |        | add_ln54     | add    | fabric    | 0       |
|   icmp_ln54_fu_376_p2              |     |        | icmp_ln54    | seteq  | auto      | 0       |
+------------------------------------+-----+--------+--------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + rate_encoding   |           |           | 4    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U    | interface | m_axi     | 4    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------------------------+-------------------------------------------------------+
| Type            | Options                                           | Location                                              |
+-----------------+---------------------------------------------------+-------------------------------------------------------+
| interface       | s_axilite port=return                             | ../src/encoding.cpp:47 in rate_encoding, return       |
| interface       | m_axi depth=(28 * 28) port=img offset=slave       | ../src/encoding.cpp:48 in rate_encoding, img          |
| interface       | m_axi depth=25*(28 * 28) port=spikes offset=slave | ../src/encoding.cpp:49 in rate_encoding, spikes       |
| interface       | s_axilite port=seed                               | ../src/encoding.cpp:50 in rate_encoding, seed         |
| pipeline        | II=1                                              | ../src/encoding.cpp:56 in rate_encoding               |
| interface       | s_axilite port=return                             | ../src/encoding.cpp:75 in latency_encoding, return    |
| interface       | m_axi depth=(28 * 28) port=img offset=slave       | ../src/encoding.cpp:76 in latency_encoding, img       |
| interface       | m_axi depth=25*(28 * 28) port=spikes offset=slave | ../src/encoding.cpp:77 in latency_encoding, spikes    |
| interface       | s_axilite port=seed                               | ../src/encoding.cpp:78 in latency_encoding, seed      |
| pipeline        | II=1                                              | ../src/encoding.cpp:83 in latency_encoding            |
| pipeline        | II=3                                              | ../src/encoding.cpp:91 in latency_encoding            |
| interface       | s_axilite port=return                             | ../src/encoding.cpp:121 in delta_encoding, return     |
| interface       | m_axi depth=(28 * 28) port=img offset=slave       | ../src/encoding.cpp:122 in delta_encoding, img        |
| interface       | m_axi depth=25*(28 * 28) port=spikes offset=slave | ../src/encoding.cpp:123 in delta_encoding, spikes     |
| interface       | s_axilite port=threshold                          | ../src/encoding.cpp:124 in delta_encoding, threshold  |
| interface       | s_axilite port=leak                               | ../src/encoding.cpp:125 in delta_encoding, leak       |
| array_partition | variable=integrator cyclic factor=8               | ../src/encoding.cpp:129 in delta_encoding, integrator |
| pipeline        | II=1                                              | ../src/encoding.cpp:132 in delta_encoding             |
| pipeline        | II=3                                              | ../src/encoding.cpp:138 in delta_encoding             |
| inline          | off                                               | ../src/encoding.cpp:163 in count_spikes               |
| pipeline        | II=1                                              | ../src/encoding.cpp:169 in count_spikes               |
+-----------------+---------------------------------------------------+-------------------------------------------------------+


