<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<CIC_Architecture target="AAAAA" xmlns="http://peace.snu.ac.kr/CICXMLSchema">
    <elementTypes>
        <elementType subcategory="..." scheduler="RM" power="200" name="arm920t" nSlavePorts="0" nMasterPorts="1" nInterruptPorts="1" model="arm9" clock="100" category="processor" OS="QNX"/>
        <elementType power="20" name="dma173" nSlavePorts="1" nMasterPorts="2" model="dm8192" clock="100" category="dma">
            <slavePort size="1" name="reg" metric="KiB"/>
        </elementType>
        <elementType subcategory="dram" power="15" name="dram2M" nSlavePorts="1" model="..." category="memory">
            <slavePort size="2" name="mem" metric="MiB"/>
        </elementType>
    </elementTypes>
    <elements>
        <element type="arm920t" poolSize="4" name="arm4mp"/>
        <element type="arm920t" poolSize="2" name="arm2mp"/>
        <element type="dma173" name="dma1"/>
        <element type="dram2M" name="dram1"/>
        <element type="dram2M" name="dram2"/>
    </elements>
    <maps>
        <master name="arm4mp">
            <slave port="mem" name="dram1" baseAddress="0x00000000"/>
        </master>
        <master name="arm4mp" localId="0">
            <slave port="reg" name="dma1" baseAddress="0x20000000"/>
        </master>
        <master name="arm2mp">
            <slave port="mem" name="dram2" baseAddress="0x00000000"/>
        </master>
        <master name="dma1">
            <slave port="mem" name="dram1" baseAddress="0x40000000"/>
            <slave port="mem" name="dram2" baseAddress="0x60000000"/>
        </master>
        <interrupt slaveName="arm4mp" slaveLocalId="0" masterName="dma1"/>
    </maps>
</CIC_Architecture>

