

================================================================
== Vitis HLS Report for 'sqrt'
================================================================
* Date:           Wed Feb  9 15:34:26 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_s3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|       36|  60.000 ns|  0.360 us|    6|   36|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 7 
2 --> 3 4 
3 --> 4 
4 --> 5 7 
5 --> 6 7 
6 --> 7 
7 --> 8 38 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 
38 --> 37 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14" [../src/ban_s3.cpp:27]   --->   Operation 39 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i128 %p_read" [../src/ban_s3.cpp:27]   --->   Operation 40 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.99ns)   --->   "%icmp_ln27 = icmp_eq  i32 %trunc_ln27, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 41 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban_s3.cpp:27]   --->   Operation 42 'partselect' 'trunc_ln27_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%normalizer = bitcast i32 %trunc_ln27_1" [../src/ban_s3.cpp:27]   --->   Operation 43 'bitcast' 'normalizer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %.critedge21, void" [../src/ban_s3.cpp:27]   --->   Operation 44 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (2.78ns)   --->   "%tmp_1 = fcmp_oeq  i32 %normalizer, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 45 'fcmp' 'tmp_1' <Predicate = (icmp_ln27)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.06>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 55, i32 62" [../src/ban_s3.cpp:27]   --->   Operation 46 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln27_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 32, i32 54" [../src/ban_s3.cpp:27]   --->   Operation 47 'partselect' 'trunc_ln27_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.84ns)   --->   "%icmp_ln27_1 = icmp_ne  i8 %tmp, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 48 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.05ns)   --->   "%icmp_ln27_2 = icmp_eq  i23 %trunc_ln27_8, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 49 'icmp' 'icmp_ln27_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.28ns)   --->   "%or_ln27 = or i1 %icmp_ln27_2, i1 %icmp_ln27_1" [../src/ban_s3.cpp:27]   --->   Operation 50 'or' 'or_ln27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/2] (2.78ns)   --->   "%tmp_1 = fcmp_oeq  i32 %normalizer, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 51 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.28ns)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_1" [../src/ban_s3.cpp:27]   --->   Operation 52 'and' 'and_ln27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %and_ln27, void %.critedge, void" [../src/ban_s3.cpp:27]   --->   Operation 53 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln27_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [../src/ban_s3.cpp:27]   --->   Operation 54 'partselect' 'trunc_ln27_2' <Predicate = (and_ln27)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln27_1 = bitcast i32 %trunc_ln27_2" [../src/ban_s3.cpp:27]   --->   Operation 55 'bitcast' 'bitcast_ln27_1' <Predicate = (and_ln27)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (2.78ns)   --->   "%tmp_3 = fcmp_oeq  i32 %bitcast_ln27_1, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 56 'fcmp' 'tmp_3' <Predicate = (and_ln27)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.06>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 87, i32 94" [../src/ban_s3.cpp:27]   --->   Operation 57 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln27_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 64, i32 86" [../src/ban_s3.cpp:27]   --->   Operation 58 'partselect' 'trunc_ln27_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.84ns)   --->   "%icmp_ln27_3 = icmp_ne  i8 %tmp_2, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 59 'icmp' 'icmp_ln27_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.05ns)   --->   "%icmp_ln27_4 = icmp_eq  i23 %trunc_ln27_9, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 60 'icmp' 'icmp_ln27_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_1)   --->   "%or_ln27_1 = or i1 %icmp_ln27_4, i1 %icmp_ln27_3" [../src/ban_s3.cpp:27]   --->   Operation 61 'or' 'or_ln27_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/2] (2.78ns)   --->   "%tmp_3 = fcmp_oeq  i32 %bitcast_ln27_1, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 62 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_1 = and i1 %or_ln27_1, i1 %tmp_3" [../src/ban_s3.cpp:27]   --->   Operation 63 'and' 'and_ln27_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %and_ln27_1, void %.critedge, void %_ZNK3BaneqEf.exit" [../src/ban_s3.cpp:27]   --->   Operation 64 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln27_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban_s3.cpp:27]   --->   Operation 65 'partselect' 'trunc_ln27_3' <Predicate = (and_ln27_1)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln27_2 = bitcast i32 %trunc_ln27_3" [../src/ban_s3.cpp:27]   --->   Operation 66 'bitcast' 'bitcast_ln27_2' <Predicate = (and_ln27_1)> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (2.78ns)   --->   "%tmp_5 = fcmp_oeq  i32 %bitcast_ln27_2, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 67 'fcmp' 'tmp_5' <Predicate = (and_ln27_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.49>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 119, i32 126" [../src/ban_s3.cpp:27]   --->   Operation 68 'partselect' 'tmp_4' <Predicate = (and_ln27 & and_ln27_1)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln27_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 96, i32 118" [../src/ban_s3.cpp:27]   --->   Operation 69 'partselect' 'trunc_ln27_s' <Predicate = (and_ln27 & and_ln27_1)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.84ns)   --->   "%icmp_ln27_5 = icmp_ne  i8 %tmp_4, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 70 'icmp' 'icmp_ln27_5' <Predicate = (and_ln27 & and_ln27_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.05ns)   --->   "%icmp_ln27_6 = icmp_eq  i23 %trunc_ln27_s, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 71 'icmp' 'icmp_ln27_6' <Predicate = (and_ln27 & and_ln27_1)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_2)   --->   "%or_ln27_2 = or i1 %icmp_ln27_6, i1 %icmp_ln27_5" [../src/ban_s3.cpp:27]   --->   Operation 72 'or' 'or_ln27_2' <Predicate = (and_ln27 & and_ln27_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_oeq  i32 %bitcast_ln27_2, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 73 'fcmp' 'tmp_5' <Predicate = (and_ln27 & and_ln27_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_2 = and i1 %or_ln27_2, i1 %tmp_5" [../src/ban_s3.cpp:27]   --->   Operation 74 'and' 'and_ln27_2' <Predicate = (and_ln27 & and_ln27_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.42ns)   --->   "%br_ln271 = br i1 %and_ln27_2, void %.critedge, void %_ZNK3BaneqEf.exit._crit_edge" [../src/ban_s3.cpp:271]   --->   Operation 75 'br' 'br_ln271' <Predicate = (and_ln27 & and_ln27_1)> <Delay = 0.42>
ST_4 : Operation 76 [2/2] (2.78ns)   --->   "%tmp_7 = fcmp_oeq  i32 %normalizer, i32 1" [../src/ban_s3.cpp:27]   --->   Operation 76 'fcmp' 'tmp_7' <Predicate = (!and_ln27_2) | (!and_ln27_1) | (!and_ln27)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.06>
ST_5 : Operation 77 [1/2] (2.78ns)   --->   "%tmp_7 = fcmp_oeq  i32 %normalizer, i32 1" [../src/ban_s3.cpp:27]   --->   Operation 77 'fcmp' 'tmp_7' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.28ns)   --->   "%and_ln27_3 = and i1 %or_ln27, i1 %tmp_7" [../src/ban_s3.cpp:27]   --->   Operation 78 'and' 'and_ln27_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %and_ln27_3, void %.critedge21, void" [../src/ban_s3.cpp:27]   --->   Operation 79 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln27_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [../src/ban_s3.cpp:27]   --->   Operation 80 'partselect' 'trunc_ln27_4' <Predicate = (and_ln27_3)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln27_3 = bitcast i32 %trunc_ln27_4" [../src/ban_s3.cpp:27]   --->   Operation 81 'bitcast' 'bitcast_ln27_3' <Predicate = (and_ln27_3)> <Delay = 0.00>
ST_5 : Operation 82 [2/2] (2.78ns)   --->   "%tmp_9 = fcmp_oeq  i32 %bitcast_ln27_3, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 82 'fcmp' 'tmp_9' <Predicate = (and_ln27_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.06>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 87, i32 94" [../src/ban_s3.cpp:27]   --->   Operation 83 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln27_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 64, i32 86" [../src/ban_s3.cpp:27]   --->   Operation 84 'partselect' 'trunc_ln27_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.84ns)   --->   "%icmp_ln27_7 = icmp_ne  i8 %tmp_8, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 85 'icmp' 'icmp_ln27_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (1.05ns)   --->   "%icmp_ln27_8 = icmp_eq  i23 %trunc_ln27_6, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 86 'icmp' 'icmp_ln27_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_4)   --->   "%or_ln27_3 = or i1 %icmp_ln27_8, i1 %icmp_ln27_7" [../src/ban_s3.cpp:27]   --->   Operation 87 'or' 'or_ln27_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/2] (2.78ns)   --->   "%tmp_9 = fcmp_oeq  i32 %bitcast_ln27_3, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 88 'fcmp' 'tmp_9' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_4 = and i1 %or_ln27_3, i1 %tmp_9" [../src/ban_s3.cpp:27]   --->   Operation 89 'and' 'and_ln27_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %and_ln27_4, void %.critedge21, void %_ZNK3BaneqEf.exit11" [../src/ban_s3.cpp:27]   --->   Operation 90 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln27_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban_s3.cpp:27]   --->   Operation 91 'partselect' 'trunc_ln27_5' <Predicate = (and_ln27_4)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln27_4 = bitcast i32 %trunc_ln27_5" [../src/ban_s3.cpp:27]   --->   Operation 92 'bitcast' 'bitcast_ln27_4' <Predicate = (and_ln27_4)> <Delay = 0.00>
ST_6 : Operation 93 [2/2] (2.78ns)   --->   "%tmp_6 = fcmp_oeq  i32 %bitcast_ln27_4, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 93 'fcmp' 'tmp_6' <Predicate = (and_ln27_4)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 119, i32 126" [../src/ban_s3.cpp:27]   --->   Operation 94 'partselect' 'tmp_s' <Predicate = (icmp_ln27 & !and_ln27_2 & and_ln27_3 & and_ln27_4) | (icmp_ln27 & !and_ln27_1 & and_ln27_3 & and_ln27_4) | (icmp_ln27 & !and_ln27 & and_ln27_3 & and_ln27_4)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln27_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 96, i32 118" [../src/ban_s3.cpp:27]   --->   Operation 95 'partselect' 'trunc_ln27_7' <Predicate = (icmp_ln27 & !and_ln27_2 & and_ln27_3 & and_ln27_4) | (icmp_ln27 & !and_ln27_1 & and_ln27_3 & and_ln27_4) | (icmp_ln27 & !and_ln27 & and_ln27_3 & and_ln27_4)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.84ns)   --->   "%icmp_ln27_9 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 96 'icmp' 'icmp_ln27_9' <Predicate = (icmp_ln27 & !and_ln27_2 & and_ln27_3 & and_ln27_4) | (icmp_ln27 & !and_ln27_1 & and_ln27_3 & and_ln27_4) | (icmp_ln27 & !and_ln27 & and_ln27_3 & and_ln27_4)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (1.05ns)   --->   "%icmp_ln27_10 = icmp_eq  i23 %trunc_ln27_7, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 97 'icmp' 'icmp_ln27_10' <Predicate = (icmp_ln27 & !and_ln27_2 & and_ln27_3 & and_ln27_4) | (icmp_ln27 & !and_ln27_1 & and_ln27_3 & and_ln27_4) | (icmp_ln27 & !and_ln27 & and_ln27_3 & and_ln27_4)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_5)   --->   "%or_ln27_4 = or i1 %icmp_ln27_10, i1 %icmp_ln27_9" [../src/ban_s3.cpp:27]   --->   Operation 98 'or' 'or_ln27_4' <Predicate = (icmp_ln27 & !and_ln27_2 & and_ln27_3 & and_ln27_4) | (icmp_ln27 & !and_ln27_1 & and_ln27_3 & and_ln27_4) | (icmp_ln27 & !and_ln27 & and_ln27_3 & and_ln27_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/2] (2.78ns)   --->   "%tmp_6 = fcmp_oeq  i32 %bitcast_ln27_4, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 99 'fcmp' 'tmp_6' <Predicate = (icmp_ln27 & !and_ln27_2 & and_ln27_3 & and_ln27_4) | (icmp_ln27 & !and_ln27_1 & and_ln27_3 & and_ln27_4) | (icmp_ln27 & !and_ln27 & and_ln27_3 & and_ln27_4)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_5 = and i1 %or_ln27_4, i1 %tmp_6" [../src/ban_s3.cpp:27]   --->   Operation 100 'and' 'and_ln27_5' <Predicate = (icmp_ln27 & !and_ln27_2 & and_ln27_3 & and_ln27_4) | (icmp_ln27 & !and_ln27_1 & and_ln27_3 & and_ln27_4) | (icmp_ln27 & !and_ln27 & and_ln27_3 & and_ln27_4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.42ns)   --->   "%br_ln271 = br i1 %and_ln27_5, void %.critedge21, void %_ZNK3BaneqEf.exit._crit_edge" [../src/ban_s3.cpp:271]   --->   Operation 101 'br' 'br_ln271' <Predicate = (icmp_ln27 & !and_ln27_2 & and_ln27_3 & and_ln27_4) | (icmp_ln27 & !and_ln27_1 & and_ln27_3 & and_ln27_4) | (icmp_ln27 & !and_ln27 & and_ln27_3 & and_ln27_4)> <Delay = 0.42>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [../src/ban_s3.cpp:279]   --->   Operation 102 'partselect' 'trunc_ln1' <Predicate = (!and_ln27_2 & !and_ln27_5) | (!and_ln27_2 & !and_ln27_4) | (!and_ln27_2 & !and_ln27_3) | (!and_ln27_1 & !and_ln27_5) | (!and_ln27_1 & !and_ln27_4) | (!and_ln27_1 & !and_ln27_3) | (!and_ln27 & !and_ln27_5) | (!and_ln27 & !and_ln27_4) | (!and_ln27 & !and_ln27_3) | (!icmp_ln27)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln279 = bitcast i32 %trunc_ln1" [../src/ban_s3.cpp:279]   --->   Operation 103 'bitcast' 'bitcast_ln279' <Predicate = (!and_ln27_2 & !and_ln27_5) | (!and_ln27_2 & !and_ln27_4) | (!and_ln27_2 & !and_ln27_3) | (!and_ln27_1 & !and_ln27_5) | (!and_ln27_1 & !and_ln27_4) | (!and_ln27_1 & !and_ln27_3) | (!and_ln27 & !and_ln27_5) | (!and_ln27 & !and_ln27_4) | (!and_ln27 & !and_ln27_3) | (!icmp_ln27)> <Delay = 0.00>
ST_7 : Operation 104 [9/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln279, i32 %normalizer" [../src/ban_s3.cpp:282]   --->   Operation 104 'fdiv' 'eps_2' <Predicate = (!and_ln27_2 & !and_ln27_5) | (!and_ln27_2 & !and_ln27_4) | (!and_ln27_2 & !and_ln27_3) | (!and_ln27_1 & !and_ln27_5) | (!and_ln27_1 & !and_ln27_4) | (!and_ln27_1 & !and_ln27_3) | (!and_ln27 & !and_ln27_5) | (!and_ln27 & !and_ln27_4) | (!and_ln27 & !and_ln27_3) | (!icmp_ln27)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban_s3.cpp:280]   --->   Operation 105 'partselect' 'trunc_ln2' <Predicate = (!and_ln27_2 & !and_ln27_5) | (!and_ln27_2 & !and_ln27_4) | (!and_ln27_2 & !and_ln27_3) | (!and_ln27_1 & !and_ln27_5) | (!and_ln27_1 & !and_ln27_4) | (!and_ln27_1 & !and_ln27_3) | (!and_ln27 & !and_ln27_5) | (!and_ln27 & !and_ln27_4) | (!and_ln27 & !and_ln27_3) | (!icmp_ln27)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln280 = bitcast i32 %trunc_ln2" [../src/ban_s3.cpp:280]   --->   Operation 106 'bitcast' 'bitcast_ln280' <Predicate = (!and_ln27_2 & !and_ln27_5) | (!and_ln27_2 & !and_ln27_4) | (!and_ln27_2 & !and_ln27_3) | (!and_ln27_1 & !and_ln27_5) | (!and_ln27_1 & !and_ln27_4) | (!and_ln27_1 & !and_ln27_3) | (!and_ln27 & !and_ln27_5) | (!and_ln27 & !and_ln27_4) | (!and_ln27 & !and_ln27_3) | (!icmp_ln27)> <Delay = 0.00>
ST_7 : Operation 107 [9/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln280, i32 %normalizer" [../src/ban_s3.cpp:283]   --->   Operation 107 'fdiv' 'eps_2_1' <Predicate = (!and_ln27_2 & !and_ln27_5) | (!and_ln27_2 & !and_ln27_4) | (!and_ln27_2 & !and_ln27_3) | (!and_ln27_1 & !and_ln27_5) | (!and_ln27_1 & !and_ln27_4) | (!and_ln27_1 & !and_ln27_3) | (!and_ln27 & !and_ln27_5) | (!and_ln27 & !and_ln27_4) | (!and_ln27 & !and_ln27_3) | (!icmp_ln27)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%p = partselect i31 @_ssdm_op_PartSelect.i31.i128.i32.i32, i128 %p_read, i32 1, i32 31" [../src/ban_s3.cpp:297]   --->   Operation 108 'partselect' 'p' <Predicate = (!and_ln27_2 & !and_ln27_5) | (!and_ln27_2 & !and_ln27_4) | (!and_ln27_2 & !and_ln27_3) | (!and_ln27_1 & !and_ln27_5) | (!and_ln27_1 & !and_ln27_4) | (!and_ln27_1 & !and_ln27_3) | (!and_ln27 & !and_ln27_5) | (!and_ln27 & !and_ln27_4) | (!and_ln27 & !and_ln27_3) | (!icmp_ln27)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban_s3.cpp:272]   --->   Operation 109 'partselect' 'trunc_ln3' <Predicate = (icmp_ln27 & and_ln27_3 & and_ln27_4 & and_ln27_5) | (icmp_ln27 & and_ln27 & and_ln27_1 & and_ln27_2)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln272 = bitcast i32 %trunc_ln3" [../src/ban_s3.cpp:272]   --->   Operation 110 'bitcast' 'bitcast_ln272' <Predicate = (icmp_ln27 & and_ln27_3 & and_ln27_4 & and_ln27_5) | (icmp_ln27 & and_ln27 & and_ln27_1 & and_ln27_2)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 111 [8/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln279, i32 %normalizer" [../src/ban_s3.cpp:282]   --->   Operation 111 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [8/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln280, i32 %normalizer" [../src/ban_s3.cpp:283]   --->   Operation 112 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 113 [7/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln279, i32 %normalizer" [../src/ban_s3.cpp:282]   --->   Operation 113 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [7/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln280, i32 %normalizer" [../src/ban_s3.cpp:283]   --->   Operation 114 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 115 [6/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln279, i32 %normalizer" [../src/ban_s3.cpp:282]   --->   Operation 115 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [6/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln280, i32 %normalizer" [../src/ban_s3.cpp:283]   --->   Operation 116 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 117 [5/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln279, i32 %normalizer" [../src/ban_s3.cpp:282]   --->   Operation 117 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [5/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln280, i32 %normalizer" [../src/ban_s3.cpp:283]   --->   Operation 118 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.05>
ST_12 : Operation 119 [4/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln279, i32 %normalizer" [../src/ban_s3.cpp:282]   --->   Operation 119 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [4/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln280, i32 %normalizer" [../src/ban_s3.cpp:283]   --->   Operation 120 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.05>
ST_13 : Operation 121 [3/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln279, i32 %normalizer" [../src/ban_s3.cpp:282]   --->   Operation 121 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [3/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln280, i32 %normalizer" [../src/ban_s3.cpp:283]   --->   Operation 122 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.05>
ST_14 : Operation 123 [2/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln279, i32 %normalizer" [../src/ban_s3.cpp:282]   --->   Operation 123 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [2/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln280, i32 %normalizer" [../src/ban_s3.cpp:283]   --->   Operation 124 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.05>
ST_15 : Operation 125 [1/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln279, i32 %normalizer" [../src/ban_s3.cpp:282]   --->   Operation 125 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 126 [1/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln280, i32 %normalizer" [../src/ban_s3.cpp:283]   --->   Operation 126 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 127 [3/3] (7.01ns)   --->   "%mul5_i = fmul i32 %eps_2, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 127 'fmul' 'mul5_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [3/3] (7.01ns)   --->   "%mul12_i = fmul i32 %eps_2_1, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 128 'fmul' 'mul12_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 129 [2/3] (7.01ns)   --->   "%mul5_i = fmul i32 %eps_2, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 129 'fmul' 'mul5_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 130 [2/3] (7.01ns)   --->   "%mul12_i = fmul i32 %eps_2_1, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 130 'fmul' 'mul12_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 131 [1/3] (7.01ns)   --->   "%mul5_i = fmul i32 %eps_2, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 131 'fmul' 'mul5_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 132 [1/3] (7.01ns)   --->   "%mul12_i = fmul i32 %eps_2_1, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 132 'fmul' 'mul12_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 133 [4/4] (6.43ns)   --->   "%eps_3 = fadd i32 %mul5_i, i32 %mul5_i" [../src/ban_s3.cpp:115]   --->   Operation 133 'fadd' 'eps_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 134 [4/4] (6.43ns)   --->   "%add16_i = fadd i32 %mul12_i, i32 %mul12_i" [../src/ban_s3.cpp:116]   --->   Operation 134 'fadd' 'add16_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 135 [3/4] (6.43ns)   --->   "%eps_3 = fadd i32 %mul5_i, i32 %mul5_i" [../src/ban_s3.cpp:115]   --->   Operation 135 'fadd' 'eps_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 136 [3/4] (6.43ns)   --->   "%add16_i = fadd i32 %mul12_i, i32 %mul12_i" [../src/ban_s3.cpp:116]   --->   Operation 136 'fadd' 'add16_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 137 [3/3] (7.01ns)   --->   "%mul19_i = fmul i32 %eps_2, i32 %eps_2" [../src/ban_s3.cpp:116]   --->   Operation 137 'fmul' 'mul19_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 138 [2/4] (6.43ns)   --->   "%eps_3 = fadd i32 %mul5_i, i32 %mul5_i" [../src/ban_s3.cpp:115]   --->   Operation 138 'fadd' 'eps_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 139 [2/4] (6.43ns)   --->   "%add16_i = fadd i32 %mul12_i, i32 %mul12_i" [../src/ban_s3.cpp:116]   --->   Operation 139 'fadd' 'add16_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 140 [2/3] (7.01ns)   --->   "%mul19_i = fmul i32 %eps_2, i32 %eps_2" [../src/ban_s3.cpp:116]   --->   Operation 140 'fmul' 'mul19_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 141 [1/4] (6.43ns)   --->   "%eps_3 = fadd i32 %mul5_i, i32 %mul5_i" [../src/ban_s3.cpp:115]   --->   Operation 141 'fadd' 'eps_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 142 [1/4] (6.43ns)   --->   "%add16_i = fadd i32 %mul12_i, i32 %mul12_i" [../src/ban_s3.cpp:116]   --->   Operation 142 'fadd' 'add16_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 143 [1/3] (7.01ns)   --->   "%mul19_i = fmul i32 %eps_2, i32 %eps_2" [../src/ban_s3.cpp:116]   --->   Operation 143 'fmul' 'mul19_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 144 [3/3] (7.01ns)   --->   "%conv = fmul i32 %eps_2, i32 0.5" [../src/ban_s3.cpp:282]   --->   Operation 144 'fmul' 'conv' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 145 [4/4] (6.43ns)   --->   "%eps_3_1 = fadd i32 %add16_i, i32 %mul19_i" [../src/ban_s3.cpp:116]   --->   Operation 145 'fadd' 'eps_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 146 [3/3] (7.01ns)   --->   "%mul = fmul i32 %eps_3, i32 -0.125" [../src/ban_s3.cpp:288]   --->   Operation 146 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 147 [2/3] (7.01ns)   --->   "%conv = fmul i32 %eps_2, i32 0.5" [../src/ban_s3.cpp:282]   --->   Operation 147 'fmul' 'conv' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 148 [3/4] (6.43ns)   --->   "%eps_3_1 = fadd i32 %add16_i, i32 %mul19_i" [../src/ban_s3.cpp:116]   --->   Operation 148 'fadd' 'eps_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 149 [2/3] (7.01ns)   --->   "%mul = fmul i32 %eps_3, i32 -0.125" [../src/ban_s3.cpp:288]   --->   Operation 149 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 150 [1/3] (7.01ns)   --->   "%conv = fmul i32 %eps_2, i32 0.5" [../src/ban_s3.cpp:282]   --->   Operation 150 'fmul' 'conv' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 151 [2/4] (6.43ns)   --->   "%eps_3_1 = fadd i32 %add16_i, i32 %mul19_i" [../src/ban_s3.cpp:116]   --->   Operation 151 'fadd' 'eps_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 152 [1/3] (7.01ns)   --->   "%mul = fmul i32 %eps_3, i32 -0.125" [../src/ban_s3.cpp:288]   --->   Operation 152 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.57>
ST_26 : Operation 153 [1/4] (6.43ns)   --->   "%eps_3_1 = fadd i32 %add16_i, i32 %mul19_i" [../src/ban_s3.cpp:116]   --->   Operation 153 'fadd' 'eps_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 154 [4/4] (6.43ns)   --->   "%add = fadd i32 %conv, i32 %mul" [../src/ban_s3.cpp:288]   --->   Operation 154 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 155 [8/8] (6.57ns)   --->   "%normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 155 'fsqrt' 'normalizer_2' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : Operation 156 [3/3] (7.01ns)   --->   "%conv1 = fmul i32 %eps_2_1, i32 0.5" [../src/ban_s3.cpp:283]   --->   Operation 156 'fmul' 'conv1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 157 [3/4] (6.43ns)   --->   "%add = fadd i32 %conv, i32 %mul" [../src/ban_s3.cpp:288]   --->   Operation 157 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 158 [3/3] (7.01ns)   --->   "%mul1 = fmul i32 %eps_3_1, i32 -0.125" [../src/ban_s3.cpp:289]   --->   Operation 158 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 159 [7/8] (6.57ns)   --->   "%normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 159 'fsqrt' 'normalizer_2' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 160 [2/3] (7.01ns)   --->   "%conv1 = fmul i32 %eps_2_1, i32 0.5" [../src/ban_s3.cpp:283]   --->   Operation 160 'fmul' 'conv1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 161 [2/4] (6.43ns)   --->   "%add = fadd i32 %conv, i32 %mul" [../src/ban_s3.cpp:288]   --->   Operation 161 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 162 [2/3] (7.01ns)   --->   "%mul1 = fmul i32 %eps_3_1, i32 -0.125" [../src/ban_s3.cpp:289]   --->   Operation 162 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 163 [6/8] (6.57ns)   --->   "%normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 163 'fsqrt' 'normalizer_2' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.01>
ST_29 : Operation 164 [1/3] (7.01ns)   --->   "%conv1 = fmul i32 %eps_2_1, i32 0.5" [../src/ban_s3.cpp:283]   --->   Operation 164 'fmul' 'conv1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 165 [1/4] (6.43ns)   --->   "%add = fadd i32 %conv, i32 %mul" [../src/ban_s3.cpp:288]   --->   Operation 165 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 166 [1/3] (7.01ns)   --->   "%mul1 = fmul i32 %eps_3_1, i32 -0.125" [../src/ban_s3.cpp:289]   --->   Operation 166 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 167 [5/8] (6.57ns)   --->   "%normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 167 'fsqrt' 'normalizer_2' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.57>
ST_30 : Operation 168 [4/4] (6.43ns)   --->   "%add1 = fadd i32 %conv1, i32 %mul1" [../src/ban_s3.cpp:289]   --->   Operation 168 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 169 [4/8] (6.57ns)   --->   "%normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 169 'fsqrt' 'normalizer_2' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.57>
ST_31 : Operation 170 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %conv1, i32 %mul1" [../src/ban_s3.cpp:289]   --->   Operation 170 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 171 [3/8] (6.57ns)   --->   "%normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 171 'fsqrt' 'normalizer_2' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.57>
ST_32 : Operation 172 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %conv1, i32 %mul1" [../src/ban_s3.cpp:289]   --->   Operation 172 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 173 [2/8] (6.57ns)   --->   "%normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 173 'fsqrt' 'normalizer_2' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.57>
ST_33 : Operation 174 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %conv1, i32 %mul1" [../src/ban_s3.cpp:289]   --->   Operation 174 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 175 [1/8] (6.57ns)   --->   "%normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 175 'fsqrt' 'normalizer_2' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.01>
ST_34 : Operation 176 [3/3] (7.01ns)   --->   "%num_res_1 = fmul i32 %add, i32 %normalizer_2" [../src/ban_s3.cpp:294]   --->   Operation 176 'fmul' 'num_res_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 177 [3/3] (7.01ns)   --->   "%num_res_2 = fmul i32 %add1, i32 %normalizer_2" [../src/ban_s3.cpp:295]   --->   Operation 177 'fmul' 'num_res_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.01>
ST_35 : Operation 178 [2/3] (7.01ns)   --->   "%num_res_1 = fmul i32 %add, i32 %normalizer_2" [../src/ban_s3.cpp:294]   --->   Operation 178 'fmul' 'num_res_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 179 [2/3] (7.01ns)   --->   "%num_res_2 = fmul i32 %add1, i32 %normalizer_2" [../src/ban_s3.cpp:295]   --->   Operation 179 'fmul' 'num_res_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.01>
ST_36 : Operation 180 [1/3] (7.01ns)   --->   "%num_res_1 = fmul i32 %add, i32 %normalizer_2" [../src/ban_s3.cpp:294]   --->   Operation 180 'fmul' 'num_res_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 181 [1/3] (7.01ns)   --->   "%num_res_2 = fmul i32 %add1, i32 %normalizer_2" [../src/ban_s3.cpp:295]   --->   Operation 181 'fmul' 'num_res_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 0.42>
ST_37 : Operation 182 [1/1] (0.42ns)   --->   "%br_ln297 = br void" [../src/ban_s3.cpp:297]   --->   Operation 182 'br' 'br_ln297' <Predicate = (!and_ln27_2 & !and_ln27_5) | (!and_ln27_2 & !and_ln27_4) | (!and_ln27_2 & !and_ln27_3) | (!and_ln27_1 & !and_ln27_5) | (!and_ln27_1 & !and_ln27_4) | (!and_ln27_1 & !and_ln27_3) | (!and_ln27 & !and_ln27_5) | (!and_ln27 & !and_ln27_4) | (!and_ln27 & !and_ln27_3) | (!icmp_ln27)> <Delay = 0.42>
ST_37 : Operation 183 [1/1] (0.00ns)   --->   "%this_num_0_write_assign = phi i32 %normalizer, void %_ZNK3BaneqEf.exit._crit_edge, i32 %normalizer_2, void %.critedge21"   --->   Operation 183 'phi' 'this_num_0_write_assign' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 184 [1/1] (0.00ns)   --->   "%this_num_1_write_assign = phi i32 %p_1_1, void %_ZNK3BaneqEf.exit._crit_edge, i32 %num_res_1, void %.critedge21"   --->   Operation 184 'phi' 'this_num_1_write_assign' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 185 [1/1] (0.00ns)   --->   "%this_num_2_write_assign = phi i32 %bitcast_ln272, void %_ZNK3BaneqEf.exit._crit_edge, i32 %num_res_2, void %.critedge21"   --->   Operation 185 'phi' 'this_num_2_write_assign' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 186 [1/1] (0.00ns)   --->   "%this_p_write_assign = phi i31 0, void %_ZNK3BaneqEf.exit._crit_edge, i31 %p, void %.critedge21"   --->   Operation 186 'phi' 'this_p_write_assign' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln0 = sext i31 %this_p_write_assign" [../src/ban_s3.cpp:0]   --->   Operation 187 'sext' 'sext_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 188 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %sext_ln0" [../src/ban_s3.cpp:298]   --->   Operation 188 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 189 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %this_num_0_write_assign" [../src/ban_s3.cpp:298]   --->   Operation 189 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 190 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %this_num_1_write_assign" [../src/ban_s3.cpp:298]   --->   Operation 190 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 191 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %this_num_2_write_assign" [../src/ban_s3.cpp:298]   --->   Operation 191 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 192 [1/1] (0.00ns)   --->   "%ret_ln298 = ret i128 %mrv_3" [../src/ban_s3.cpp:298]   --->   Operation 192 'ret' 'ret_ln298' <Predicate = true> <Delay = 0.00>

State 38 <SV = 7> <Delay = 0.42>
ST_38 : Operation 193 [1/1] (0.00ns)   --->   "%p_1_1 = phi i32 %bitcast_ln27_1, void %_ZNK3BaneqEf.exit, i32 %bitcast_ln27_3, void %_ZNK3BaneqEf.exit11" [../src/ban_s3.cpp:27]   --->   Operation 193 'phi' 'p_1_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 194 [1/1] (0.42ns)   --->   "%br_ln272 = br void" [../src/ban_s3.cpp:272]   --->   Operation 194 'br' 'br_ln272' <Predicate = true> <Delay = 0.42>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.78ns
The critical path consists of the following:
	wire read operation ('p_read', ../src/ban_s3.cpp:27) on port 'p_read14' (../src/ban_s3.cpp:27) [2]  (0 ns)
	'fcmp' operation ('tmp_1', ../src/ban_s3.cpp:27) [14]  (2.78 ns)

 <State 2>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', ../src/ban_s3.cpp:27) [14]  (2.78 ns)
	'and' operation ('and_ln27', ../src/ban_s3.cpp:27) [15]  (0.287 ns)

 <State 3>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', ../src/ban_s3.cpp:27) [25]  (2.78 ns)
	'and' operation ('and_ln27_1', ../src/ban_s3.cpp:27) [26]  (0.287 ns)

 <State 4>: 3.5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', ../src/ban_s3.cpp:27) [36]  (2.78 ns)
	'and' operation ('and_ln27_2', ../src/ban_s3.cpp:27) [37]  (0.287 ns)
	multiplexor before 'phi' operation ('p_1_1', ../src/ban_s3.cpp:27) with incoming values : ('bitcast_ln27_1', ../src/ban_s3.cpp:27) ('bitcast_ln27_3', ../src/ban_s3.cpp:27) [90]  (0.427 ns)

 <State 5>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_7', ../src/ban_s3.cpp:27) [40]  (2.78 ns)
	'and' operation ('and_ln27_3', ../src/ban_s3.cpp:27) [41]  (0.287 ns)

 <State 6>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', ../src/ban_s3.cpp:27) [51]  (2.78 ns)
	'and' operation ('and_ln27_4', ../src/ban_s3.cpp:27) [52]  (0.287 ns)

 <State 7>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:282) [68]  (7.06 ns)

 <State 8>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:282) [68]  (7.06 ns)

 <State 9>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:282) [68]  (7.06 ns)

 <State 10>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:282) [68]  (7.06 ns)

 <State 11>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:282) [68]  (7.06 ns)

 <State 12>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:282) [68]  (7.06 ns)

 <State 13>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:282) [68]  (7.06 ns)

 <State 14>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:282) [68]  (7.06 ns)

 <State 15>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:282) [68]  (7.06 ns)

 <State 16>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i', ../src/ban_s3.cpp:115) [74]  (7.02 ns)

 <State 17>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i', ../src/ban_s3.cpp:115) [74]  (7.02 ns)

 <State 18>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i', ../src/ban_s3.cpp:115) [74]  (7.02 ns)

 <State 19>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('eps_3', ../src/ban_s3.cpp:115) [75]  (6.44 ns)

 <State 20>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul19_i', ../src/ban_s3.cpp:116) [78]  (7.02 ns)

 <State 21>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul19_i', ../src/ban_s3.cpp:116) [78]  (7.02 ns)

 <State 22>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul19_i', ../src/ban_s3.cpp:116) [78]  (7.02 ns)

 <State 23>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('conv', ../src/ban_s3.cpp:282) [72]  (7.02 ns)

 <State 24>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('conv', ../src/ban_s3.cpp:282) [72]  (7.02 ns)

 <State 25>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('conv', ../src/ban_s3.cpp:282) [72]  (7.02 ns)

 <State 26>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [84]  (6.58 ns)

 <State 27>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('conv1', ../src/ban_s3.cpp:283) [73]  (7.02 ns)

 <State 28>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('conv1', ../src/ban_s3.cpp:283) [73]  (7.02 ns)

 <State 29>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('conv1', ../src/ban_s3.cpp:283) [73]  (7.02 ns)

 <State 30>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [84]  (6.58 ns)

 <State 31>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [84]  (6.58 ns)

 <State 32>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [84]  (6.58 ns)

 <State 33>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [84]  (6.58 ns)

 <State 34>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:294) [85]  (7.02 ns)

 <State 35>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:294) [85]  (7.02 ns)

 <State 36>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:294) [85]  (7.02 ns)

 <State 37>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('normalizer') with incoming values : ('normalizer', ../src/ban_s3.cpp:27) ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [95]  (0.427 ns)
	'phi' operation ('normalizer') with incoming values : ('normalizer', ../src/ban_s3.cpp:27) ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [95]  (0 ns)

 <State 38>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('normalizer') with incoming values : ('normalizer', ../src/ban_s3.cpp:27) ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [95]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
