#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 11 20:15:03 2020
# Process ID: 660
# Current directory: C:/Users/mjrbr/Otter_MCU_FPGA_Ready
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31096 C:\Users\mjrbr\Otter_MCU_FPGA_Ready\Otter_MCU_FPGA_Ready.xpr
# Log file: C:/Users/mjrbr/Otter_MCU_FPGA_Ready/vivado.log
# Journal file: C:/Users/mjrbr/Otter_MCU_FPGA_Ready\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.xpr
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/imports/new/n-bit 8 to 1 MUX.v}}
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/imports/new/otter_memory_v1_05.sv
update_compile_order -fileset sources_1
file mkdir C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new
close [ open C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Debouncer.sv w ]
add_files C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Debouncer.sv
close [ open C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv w ]
add_files C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv w ]
add_files -fileset sim_1 C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv
update_compile_order -fileset sim_1
file mkdir C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/constrs_1
file mkdir C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/constrs_1/new
close [ open C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/constrs_1/new/cnst.xdc w ]
add_files -fileset constrs_1 C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/constrs_1/new/cnst.xdc
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top debounce_one_shot [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DBounce [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source debounce_one_shot.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top one_shot_bdir [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close_sim
launch_simulation
source debounce_one_shot.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top debounce_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
relaunch_sim
launch_simulation
launch_simulation
source debounce_tb.tcl
close_sim
launch_simulation
source debounce_tb.tcl
close_sim
launch_simulation
source debounce_tb.tcl
close_sim
launch_simulation
source debounce_tb.tcl
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source debounce_tb.tcl
close_sim
launch_simulation
source debounce_tb.tcl
close_sim
launch_simulation
source debounce_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
set_property is_enabled false [get_files  C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/imports/new/SevSegDisp.sv]
set_property is_enabled false [get_files  C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/imports/new/CLK_DIV_FS.v]
set_property is_enabled false [get_files  C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/imports/new/debounce_one_shot.sv]
set_property is_enabled false [get_files  C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/imports/new/BCD.sv]
set_property is_enabled false [get_files  C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/imports/new/CathodeDriver.sv]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top OTTER_Wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top OTTER_Wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv]
set_property is_enabled false [get_files  C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv]
set_property is_enabled true [get_files  C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv]
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
close_sim
close_sim
