Release 14.7 Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45tfgg484-3 -implement xflow.opt
fp_addation_unit.ngc  
PMSPEC -- Overriding Xilinx file <E:/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file <E:/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile E:/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into working
directory
D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/implemen
tation 

Using Flow File:
D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/implemen
tation/fpga.flw 
Using Option File(s): 
 D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45tfgg484-3 -nt timestamp -bm fp_addation_unit.bmm
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit.ngc" -uc fp_addation_unit.ucf fp_addation_unit.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file <E:/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45tfgg484-3 -nt timestamp -bm fp_addation_unit.bmm
D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/implemen
tation/fp_addation_unit.ngc -uc fp_addation_unit.ucf fp_addation_unit.ngd

Reading NGO file
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit.ngc" ...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_push_buttons_4bits_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_ethernet_lite_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_dip_switches_4bits_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_sysace_compactflash_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_clock_generator_0_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_mcb_ddr3_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_axi4lite_0_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_axi4_0_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_microblaze_0_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_debug_module_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_axi_timer_0_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_qspi_flash_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_leds_4bits_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_iic_sfp_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_iic_eeprom_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_iic_dvi_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_axi_cdma_0_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_axi_cdma_1_wrapper.ngc"...
Loading design module
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_ethernet_lite_wrapper.ncf" to module "Ethernet_Lite"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impl
   ementation/fp_addation_unit_ethernet_lite_wrapper.ncf(4)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_sysace_compactflash_wrapper.ncf" to module
"SysACE_CompactFlash"...
Checking Constraint Associations...
Applying constraints in
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_microblaze_0_ilmb_wrapper.ncf" to module
"microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_microblaze_0_dlmb_wrapper.ncf" to module
"microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_mcb_ddr3_wrapper.ncf" to module "MCB_DDR3"...
Checking Constraint Associations...
Applying constraints in
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/impleme
ntation/fp_addation_unit_microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "fp_addation_unit.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /fp_addation_unit/EXPANDED/fp_addation_unit/axi4_0/axi4_0\/si_converter_bank\
   /gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0
   TNM = FFS:axi4_0_reset_resync>: No instances of type FFS were found under
   block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnec
   t_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /fp_addation_unit/EXPANDED/fp_addation_unit/axi4lite_0/axi4lite_0\/si_convert
   er_bank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv
   1_INV_0 TNM = FFS:axi4lite_0_reset_resync>: No instances of type FFS were
   found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/int
   erconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:168 - Constraint <OFFSET = IN 1000.000000000 pS VALID
   3000.000000000 pS BEFORE SysACE_CompactFlash/SysACE_CLK RISING;>: This
   constraint will be ignored because NET "SysACE_CompactFlash/SysACE_CLK" could
   not be found or was not connected to a PAD.

WARNING:ConstraintSystem:168 - Constraint <OFFSET = OUT 9000.000000000 pS AFTER
   SysACE_CompactFlash/SysACE_CLK;>: This constraint will be ignored because NET
   "SysACE_CompactFlash/SysACE_CLK" could not be found or was not connected to a
   PAD.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 3 PHASE 0.833333333 ns HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 3 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.375 HIGH 50%>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_Lite/PHY_rx_clk;>, is specified without a duration.  This
   will result in a lack of hold time checks in timing reports.  If hold time
   checks are desired a duration value should be specified following the 'VALID'
   keyword.

Done...

Processing BMM file "fp_addation_unit.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_
   0_GEN.SPI_MODULE_I/SCK_I_REG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_
   0_GEN.SPI_MODULE_I/MST_TRANS_INHIBIT_D1_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/RX_FIFO_FULL_SYNC_SPI_2_AXI_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/SPIXFER_DONE_S2AX_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/TX_FIFO_FULL_AX2S_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/TX_FIFO_EMPTY_S2AX_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/RX_FIFO_EMPTY_AX2S_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/SPICR_6_RXFIFO_RST_AX2S_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/SPICR_5_TXFIFO_AX2S_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_SFP/IIC_SFP/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_EEPROM/IIC_EEPROM/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_DVI/IIC_DVI/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:452 - logical net 'N55' has no driver
WARNING:NgdBuild:452 - logical net 'N56' has no driver
WARNING:NgdBuild:452 - logical net 'N57' has no driver
WARNING:NgdBuild:452 - logical net 'N58' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:452 - logical net 'N71' has no driver
WARNING:NgdBuild:452 - logical net 'N72' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  46

Writing NGD file "fp_addation_unit.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  33 sec
Total CPU time to NGDBUILD completion:  1 min  29 sec

Writing NGDBUILD log file "fp_addation_unit.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o fp_addation_unit_map.ncd -w -pr b -ol high -timing -detail
fp_addation_unit.ngd fp_addation_unit.pcf 
#----------------------------------------------#
