`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module AD_W_ROM_10(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 153;
localparam ROM_DEP = 4;
localparam ROM_ADDR = 2;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		2'd0: data <= 153'b000000000011011101111111110111010011111111101100100000000000100110011111111111110111111111111111000110000000000111001010000000000110011011111111111100101;
		2'd1: data <= 153'b111111110011100101111110011100111000000000000110101000000110001011110000000100000100011111111101001101000000011011110011111111001001101011111111111100101;
		2'd2: data <= 153'b111111010011111000000000011100010000000001001111100111111010111111110000000011011000100000001011010101111111011111111110000000000101111000000010101100111;
		2'd3: data <= 153'b111111111111101100000000000111101100000000011011100000000100111111011111101110101001111111111001100011000000001011011000000000010101010100000000101001110;
		endcase
		end
	end
	assign dout = data;
endmodule
