'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\Generated_Source\PSoC5\SPIM_INT.c' 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\Generated_Source\PSoC5\Cm3Start.c' 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\Generated_Source\PSoC5\cyPm.c' 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\Generated_Source\PSoC5\USBUART.c' 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\Generated_Source\PSoC5\USBUART_audio.c' 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\Generated_Source\PSoC5\USBUART_boot.c' 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\Generated_Source\PSoC5\USBUART_cdc.c' 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\Generated_Source\PSoC5\USBUART_cls.c' 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\Generated_Source\PSoC5\USBUART_descr.c' 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\Generated_Source\PSoC5\USBUART_drv.c' 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\Generated_Source\PSoC5\USBUART_episr.c' 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\Generated_Source\PSoC5\USBUART_hid.c' 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\Generated_Source\PSoC5\USBUART_pm.c' 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\Generated_Source\PSoC5\USBUART_std.c' 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\Generated_Source\PSoC5\USBUART_vnd.c' 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\Generated_Source\PSoC5\USBUART_midi.c' 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\Generated_Source\PSoC5\USBUART_msc.c' 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\Generated_Source\PSoC5\CapSense_1.c' 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\Generated_Source\PSoC5\CapSense_1_INT.c' -o .o -T ARM_C_FILE -I 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn' -I 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\Generated_Source\PSoC5' -f 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\CortexM3\ARM_GCC_493\Debug\.deps\ARM_C_FILE.d'