;redcode
;assert 1
	SPL @123, -3
	MOV 103, <-10
	JMP -1, -12
	SUB #123, -6
	MOV 103, <-10
	JMP <-54, -12
	ADD #104, <125
	SUB #123, -6
	MOV 103, <-10
	SUB #123, -6
	SUB #123, -6
	MOV 103, <-10
	SUB #123, -6
	SUB #123, -6
	JMP <-54, -12
	ADD #104, <125
	MOV 103, <-10
	ADD #101, 105
	MOV 103, <-10
	SUB @6, <96
	DJN -1, <-141
	SUB @114, 1
	SUB @194, 1
	SUB @114, 1
	SUB @194, 1
	DJN -1, #-16
	ADD #101, 160
	DJN -1, #-16
	SUB @127, 106
	MOV 275, 60
	MOV #111, 103
	DJN -1, #-16
	SUB @127, 196
	MOV 275, 60
	MOV #111, 103
	MOV -657, <-60
	DJN -1, #-16
	SUB @127, 106
	SUB @5, @6
	SUB @127, 106
	MOV #111, 103
	MOV -657, <-60
	MOV 275, 60
	DJN -1, #-16
	SUB @126, 106
	JMN <104, 1
	MOV #111, 103
	MOV #111, 103
	DJN -1, #-16
	SUB @127, 106
	MOV 275, 60
	MOV #111, 103
	MOV 275, 60
	MOV #111, 103
	MOV 275, 60
	MOV #111, 103
	MOV -657, <-60
	DJN -1, #-16
	SUB @127, 106
	DJN -1, #-16
	MOV #11, 103
	DJN -1, #-16
	SUB @104, 1
	JMN @11, 160
	DJN -1, #-16
	SUB @127, 106
	MOV #11, 103
