--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml locker.twx locker.ncd -o locker.twr locker.pcf -ucf
Nexys3.ucf

Design file:              locker.ncd
Physical constraint file: locker.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Row<0>      |    3.609(R)|      SLOW  |   -0.860(R)|      FAST  |clk_BUFGP         |   0.000|
Row<1>      |    3.895(R)|      SLOW  |   -0.779(R)|      FAST  |clk_BUFGP         |   0.000|
Row<2>      |    3.896(R)|      SLOW  |   -1.049(R)|      FAST  |clk_BUFGP         |   0.000|
Row<3>      |    3.719(R)|      SLOW  |   -0.794(R)|      FAST  |clk_BUFGP         |   0.000|
enter       |    1.074(R)|      FAST  |   -0.025(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
Col<0>       |         7.810(R)|      SLOW  |         4.356(R)|      FAST  |clk_BUFGP         |   0.000|
Col<1>       |         7.781(R)|      SLOW  |         4.339(R)|      FAST  |clk_BUFGP         |   0.000|
Col<2>       |         7.846(R)|      SLOW  |         4.407(R)|      FAST  |clk_BUFGP         |   0.000|
Col<3>       |         7.888(R)|      SLOW  |         4.417(R)|      FAST  |clk_BUFGP         |   0.000|
anode_t      |         8.144(R)|      SLOW  |         4.546(R)|      FAST  |clk_BUFGP         |   0.000|
anodes_f<0>  |         7.578(R)|      SLOW  |         4.191(R)|      FAST  |clk_BUFGP         |   0.000|
anodes_f<1>  |         7.538(R)|      SLOW  |         4.157(R)|      FAST  |clk_BUFGP         |   0.000|
anodes_f<2>  |         7.774(R)|      SLOW  |         4.300(R)|      FAST  |clk_BUFGP         |   0.000|
anodes_f<3>  |         7.786(R)|      SLOW  |         4.306(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_f<0>|         7.810(R)|      SLOW  |         4.312(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_f<1>|         7.778(R)|      SLOW  |         4.298(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_f<2>|         7.817(R)|      SLOW  |         4.345(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_f<3>|         7.750(R)|      SLOW  |         4.293(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_f<4>|         7.723(R)|      SLOW  |         4.266(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_f<5>|         7.353(R)|      SLOW  |         4.036(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_f<6>|         7.468(R)|      SLOW  |         4.112(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_t<0>|         8.544(R)|      SLOW  |         4.847(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_t<1>|         8.968(R)|      SLOW  |         5.074(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_t<2>|         8.929(R)|      SLOW  |         5.037(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_t<3>|         9.257(R)|      SLOW  |         5.248(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_t<4>|         8.286(R)|      SLOW  |         4.620(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_t<5>|         8.414(R)|      SLOW  |         4.702(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_t<6>|         8.902(R)|      SLOW  |         4.996(R)|      FAST  |clk_BUFGP         |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.534|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed May 31 11:48:38 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



