\hypertarget{group___d_m_a___exported___functions}{}\doxysection{DMA\+\_\+\+Exported\+\_\+\+Functions}
\label{group___d_m_a___exported___functions}\index{DMA\_Exported\_Functions@{DMA\_Exported\_Functions}}
\doxysubsection*{函数}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_gad9064d614f5726e1cb1f07b01e2ac986}{DMA\+\_\+\+De\+Init}} (\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$channel)
\begin{DoxyCompactList}\small\item\em Deinitializes the DMA Channeln registers to their default reset values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_ga2fe865d362d325860cfab64bc35573cb}{DMA\+\_\+\+Init}} (\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$channel, \mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\+\_\+\+Init\+Type\+Def}} $\ast$init\+\_\+struct)
\begin{DoxyCompactList}\small\item\em Initializes the DMA Channeln according to the specified parameters in the init\+\_\+struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_ga6422b8fddfb7e502d2cab4ca0372d559}{DMA\+\_\+\+Struct\+Init}} (\mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\+\_\+\+Init\+Type\+Def}} $\ast$init\+\_\+struct)
\begin{DoxyCompactList}\small\item\em Fills each init\+\_\+struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_ga8656c8384255d6b66bcec2d94cd45a8a}{DMA\+\_\+\+Cmd}} (\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$channel, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified DMA Channeln. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_gaa8141363778bc8cdbb78ea1162e9f91a}{DMA\+\_\+\+ITConfig}} (\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$channel, \mbox{\hyperlink{group___d_m_a___exported___types_ga5f3ae6751b36995ad9109f0c841090c2}{DMA\+\_\+\+Interrupt\+\_\+\+EN\+\_\+\+Type\+Def}} it, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified DMA Channeln interrupts. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_gaf628272d78ddcab1a50ccacfd2de75bf}{DMA\+\_\+\+Clear\+Flag}} (\mbox{\hyperlink{group___d_m_a___exported___types_ga331aff17c5d867376992bc04f6b7992a}{DMA\+\_\+\+Flags\+\_\+\+Type\+Def}} flag)
\begin{DoxyCompactList}\small\item\em Clears the DMA Channeln\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_ga5c17f354aef502e0fd12c82abf34d109}{DMA\+\_\+\+Clear\+ITPending\+Bit}} (\mbox{\hyperlink{group___d_m_a___exported___types_gadcf797af4958e7bb1f4c4377289c22c6}{DMA\+\_\+\+Interrupts\+\_\+\+Type\+Def}} it)
\begin{DoxyCompactList}\small\item\em Clears the DMA Channeln\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_ga78da8420e10dcc1a3894b2b26e673180}{DMA\+\_\+\+Set\+Curr\+Data\+Counter}} (\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$channel, \mbox{\hyperlink{types_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16}} length)
\begin{DoxyCompactList}\small\item\em Sets the number of data units in the select the DMA Channel . \end{DoxyCompactList}\item 
\mbox{\hyperlink{types_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16}} \mbox{\hyperlink{group___d_m_a___exported___functions_ga04f1f4d9b5586f063830548319b695c7}{DMA\+\_\+\+Get\+Curr\+Data\+Counter}} (\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$channel)
\begin{DoxyCompactList}\small\item\em Returns the number of remaining data units in the current DMA Channeln transfer. \end{DoxyCompactList}\item 
\mbox{\hyperlink{types_8h_a89136caac2e14c55151f527ac02daaff}{Flag\+Status}} \mbox{\hyperlink{group___d_m_a___exported___functions_gaf6d9ae29e00784628b05c646e9cebbfc}{DMA\+\_\+\+Get\+Flag\+Status}} (\mbox{\hyperlink{group___d_m_a___exported___types_ga331aff17c5d867376992bc04f6b7992a}{DMA\+\_\+\+Flags\+\_\+\+Type\+Def}} flag)
\begin{DoxyCompactList}\small\item\em Checks whether the specified DMA Channeln flag is set or not. \end{DoxyCompactList}\item 
\mbox{\hyperlink{types_8h_a39d4411201fb731279ad5a409b2b80d7}{ITStatus}} \mbox{\hyperlink{group___d_m_a___exported___functions_ga58ae2d7a2fc5672705bf8cbe0f346e29}{DMA\+\_\+\+Get\+ITStatus}} (\mbox{\hyperlink{group___d_m_a___exported___types_gadcf797af4958e7bb1f4c4377289c22c6}{DMA\+\_\+\+Interrupts\+\_\+\+Type\+Def}} it)
\begin{DoxyCompactList}\small\item\em Checks whether the specified DMA Channeln interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_gafcaa7be7bb70ac344b4da2963f8990b6}{ex\+DMA\+\_\+\+Set\+Peripheral\+Address}} (\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$channel, \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} address)
\begin{DoxyCompactList}\small\item\em Set the DMA Channeln\textquotesingle{}s Peripheral address. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_ga3973b9ed32d715c31e50ca1451d22780}{ex\+DMA\+\_\+\+Set\+Transmit\+Len}} (\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$channel, \mbox{\hyperlink{types_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16}} length)
\begin{DoxyCompactList}\small\item\em Set the DMA Channeln\textquotesingle{}s Peripheral address. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_ga4ec9d02c7cb49b8fa7e46b3ad48b0a06}{ex\+DMA\+\_\+\+Set\+Memory\+Address}} (\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$channel, \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} address)
\begin{DoxyCompactList}\small\item\em Set the DMA Channeln\textquotesingle{}s Peripheral address. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_gacf514f0f3e1157d94b00d6d8f98b6625}{ex\+DMA\+\_\+\+Clear\+ITPending\+Bit}} (\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$channel, \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} it)
\begin{DoxyCompactList}\small\item\em Clears the DMA Channeln\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{详细描述}


\doxysubsection{函数说明}
\mbox{\Hypertarget{group___d_m_a___exported___functions_gaf628272d78ddcab1a50ccacfd2de75bf}\label{group___d_m_a___exported___functions_gaf628272d78ddcab1a50ccacfd2de75bf}} 
\index{DMA\_Exported\_Functions@{DMA\_Exported\_Functions}!DMA\_ClearFlag@{DMA\_ClearFlag}}
\index{DMA\_ClearFlag@{DMA\_ClearFlag}!DMA\_Exported\_Functions@{DMA\_Exported\_Functions}}
\doxysubsubsection{\texorpdfstring{DMA\_ClearFlag()}{DMA\_ClearFlag()}}
{\footnotesize\ttfamily void DMA\+\_\+\+Clear\+Flag (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___d_m_a___exported___types_ga331aff17c5d867376992bc04f6b7992a}{DMA\+\_\+\+Flags\+\_\+\+Type\+Def}}}]{flag }\end{DoxyParamCaption})}



Clears the DMA Channeln\textquotesingle{}s pending flags. 


\begin{DoxyParams}{参数}
{\em flag} & specifies the flag to clear. This parameter can be any combination (for the same DMA) of the following values\+: \begin{DoxyItemize}
\item DMA1\+\_\+\+FLAG\+\_\+\+GLn\+: DMA1 Channeln global flag(n = 1..7). \item DMA1\+\_\+\+FLAG\+\_\+\+TCn\+: DMA1 Channeln transfer complete flag(n = 1..7). \item DMA1\+\_\+\+FLAG\+\_\+\+HTn\+: DMA1 Channeln half transfer flag(n = 1..7). \item DMA1\+\_\+\+FLAG\+\_\+\+TEn\+: DMA1 Channeln transfer error flag(n = 1..7). \item DMA2\+\_\+\+FLAG\+\_\+\+GLn\+: DMA1 Channeln global flag(n = 1..5). \item DMA2\+\_\+\+FLAG\+\_\+\+TCn\+: DMA1 Channeln transfer complete flag(n = 1..5). \item DMA2\+\_\+\+FLAG\+\_\+\+HTn\+: DMA1 Channeln half transfer flag(n = 1..5). \item DMA2\+\_\+\+FLAG\+\_\+\+TEn\+: DMA1 Channeln transfer error flag(n = 1..5). \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{返回值}
{\em None.} & \\
\hline
\end{DoxyRetVals}


在文件 \mbox{\hyperlink{hal__dma_8c_source}{hal\+\_\+dma.\+c}} 第 \mbox{\hyperlink{hal__dma_8c_source_l00201}{201}} 行定义.

\mbox{\Hypertarget{group___d_m_a___exported___functions_ga5c17f354aef502e0fd12c82abf34d109}\label{group___d_m_a___exported___functions_ga5c17f354aef502e0fd12c82abf34d109}} 
\index{DMA\_Exported\_Functions@{DMA\_Exported\_Functions}!DMA\_ClearITPendingBit@{DMA\_ClearITPendingBit}}
\index{DMA\_ClearITPendingBit@{DMA\_ClearITPendingBit}!DMA\_Exported\_Functions@{DMA\_Exported\_Functions}}
\doxysubsubsection{\texorpdfstring{DMA\_ClearITPendingBit()}{DMA\_ClearITPendingBit()}}
{\footnotesize\ttfamily void DMA\+\_\+\+Clear\+ITPending\+Bit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___d_m_a___exported___types_gadcf797af4958e7bb1f4c4377289c22c6}{DMA\+\_\+\+Interrupts\+\_\+\+Type\+Def}}}]{it }\end{DoxyParamCaption})}



Clears the DMA Channeln\textquotesingle{}s interrupt pending bits. 


\begin{DoxyParams}{参数}
{\em it} & specifies the DMA interrupt pending bit to clear. This parameter can be any combination (for the same DMA) of the following values\+: \begin{DoxyItemize}
\item DMA1\+\_\+\+IT\+\_\+\+GLn\+: DMA1 Channeln global interrupt(n = 1..7). \item DMA1\+\_\+\+IT\+\_\+\+TCn\+: DMA1 Channeln transfer complete interrupt(n = 1..7). \item DMA1\+\_\+\+IT\+\_\+\+HTn\+: DMA1 Channeln half transfer interrupt(n = 1..7). \item DMA1\+\_\+\+IT\+\_\+\+TEn\+: DMA1 Channeln transfer error interrupt(n = 1..7). \item DMA2\+\_\+\+IT\+\_\+\+GLn\+: DMA1 Channeln global flag(n = 1..5). \item DMA2\+\_\+\+IT\+\_\+\+TCn\+: DMA1 Channeln transfer complete flag(n = 1..5). \item DMA2\+\_\+\+IT\+\_\+\+HTn\+: DMA1 Channeln half transfer flag(n = 1..5). \item DMA2\+\_\+\+IT\+\_\+\+TEn\+: DMA1 Channeln transfer error flag(n = 1..5). \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{返回值}
{\em None.} & \\
\hline
\end{DoxyRetVals}


在文件 \mbox{\hyperlink{hal__dma_8c_source}{hal\+\_\+dma.\+c}} 第 \mbox{\hyperlink{hal__dma_8c_source_l00248}{248}} 行定义.

\mbox{\Hypertarget{group___d_m_a___exported___functions_ga8656c8384255d6b66bcec2d94cd45a8a}\label{group___d_m_a___exported___functions_ga8656c8384255d6b66bcec2d94cd45a8a}} 
\index{DMA\_Exported\_Functions@{DMA\_Exported\_Functions}!DMA\_Cmd@{DMA\_Cmd}}
\index{DMA\_Cmd@{DMA\_Cmd}!DMA\_Exported\_Functions@{DMA\_Exported\_Functions}}
\doxysubsubsection{\texorpdfstring{DMA\_Cmd()}{DMA\_Cmd()}}
{\footnotesize\ttfamily void DMA\+\_\+\+Cmd (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$}]{channel,  }\item[{\mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{state }\end{DoxyParamCaption})}



Enables or disables the specified DMA Channeln. 


\begin{DoxyParams}{参数}
{\em channel} & select the DMA Channel. \\
\hline
{\em state} & new state of the DMA Channeln. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{返回值}
{\em None.} & \\
\hline
\end{DoxyRetVals}


在文件 \mbox{\hyperlink{hal__dma_8c_source}{hal\+\_\+dma.\+c}} 第 \mbox{\hyperlink{hal__dma_8c_source_l00117}{117}} 行定义.

\mbox{\Hypertarget{group___d_m_a___exported___functions_gad9064d614f5726e1cb1f07b01e2ac986}\label{group___d_m_a___exported___functions_gad9064d614f5726e1cb1f07b01e2ac986}} 
\index{DMA\_Exported\_Functions@{DMA\_Exported\_Functions}!DMA\_DeInit@{DMA\_DeInit}}
\index{DMA\_DeInit@{DMA\_DeInit}!DMA\_Exported\_Functions@{DMA\_Exported\_Functions}}
\doxysubsubsection{\texorpdfstring{DMA\_DeInit()}{DMA\_DeInit()}}
{\footnotesize\ttfamily void DMA\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$}]{channel }\end{DoxyParamCaption})}



Deinitializes the DMA Channeln registers to their default reset values. 


\begin{DoxyParams}{参数}
{\em select} & the DMA Channel. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{返回值}
{\em None.} & \\
\hline
\end{DoxyRetVals}


在文件 \mbox{\hyperlink{hal__dma_8c_source}{hal\+\_\+dma.\+c}} 第 \mbox{\hyperlink{hal__dma_8c_source_l00048}{48}} 行定义.

\mbox{\Hypertarget{group___d_m_a___exported___functions_ga04f1f4d9b5586f063830548319b695c7}\label{group___d_m_a___exported___functions_ga04f1f4d9b5586f063830548319b695c7}} 
\index{DMA\_Exported\_Functions@{DMA\_Exported\_Functions}!DMA\_GetCurrDataCounter@{DMA\_GetCurrDataCounter}}
\index{DMA\_GetCurrDataCounter@{DMA\_GetCurrDataCounter}!DMA\_Exported\_Functions@{DMA\_Exported\_Functions}}
\doxysubsubsection{\texorpdfstring{DMA\_GetCurrDataCounter()}{DMA\_GetCurrDataCounter()}}
{\footnotesize\ttfamily \mbox{\hyperlink{types_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16}} DMA\+\_\+\+Get\+Curr\+Data\+Counter (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$}]{channel }\end{DoxyParamCaption})}



Returns the number of remaining data units in the current DMA Channeln transfer. 


\begin{DoxyParams}{参数}
{\em channel} & select the DMA Channel. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{返回值}
{\em The} & number of remaining data units in the current DMA Channeln transfer. \\
\hline
\end{DoxyRetVals}


在文件 \mbox{\hyperlink{hal__dma_8c_source}{hal\+\_\+dma.\+c}} 第 \mbox{\hyperlink{hal__dma_8c_source_l00159}{159}} 行定义.

\mbox{\Hypertarget{group___d_m_a___exported___functions_gaf6d9ae29e00784628b05c646e9cebbfc}\label{group___d_m_a___exported___functions_gaf6d9ae29e00784628b05c646e9cebbfc}} 
\index{DMA\_Exported\_Functions@{DMA\_Exported\_Functions}!DMA\_GetFlagStatus@{DMA\_GetFlagStatus}}
\index{DMA\_GetFlagStatus@{DMA\_GetFlagStatus}!DMA\_Exported\_Functions@{DMA\_Exported\_Functions}}
\doxysubsubsection{\texorpdfstring{DMA\_GetFlagStatus()}{DMA\_GetFlagStatus()}}
{\footnotesize\ttfamily \mbox{\hyperlink{types_8h_a89136caac2e14c55151f527ac02daaff}{Flag\+Status}} DMA\+\_\+\+Get\+Flag\+Status (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___d_m_a___exported___types_ga331aff17c5d867376992bc04f6b7992a}{DMA\+\_\+\+Flags\+\_\+\+Type\+Def}}}]{flag }\end{DoxyParamCaption})}



Checks whether the specified DMA Channeln flag is set or not. 


\begin{DoxyParams}{参数}
{\em flag} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item DMA1\+\_\+\+FLAG\+\_\+\+GLn\+: DMA1 Channeln global flag(n = 1..7). \item DMA1\+\_\+\+FLAG\+\_\+\+TCn\+: DMA1 Channeln transfer complete flag(n = 1..7). \item DMA1\+\_\+\+FLAG\+\_\+\+HTn\+: DMA1 Channeln half transfer flag(n = 1..7). \item DMA1\+\_\+\+FLAG\+\_\+\+TEn\+: DMA1 Channeln transfer error flag(n = 1..7). \item DMA2\+\_\+\+FLAG\+\_\+\+GLn\+: DMA1 Channeln global flag(n = 1..5). \item DMA2\+\_\+\+FLAG\+\_\+\+TCn\+: DMA1 Channeln transfer complete flag(n = 1..5). \item DMA2\+\_\+\+FLAG\+\_\+\+HTn\+: DMA1 Channeln half transfer flag(n = 1..5). \item DMA2\+\_\+\+FLAG\+\_\+\+TEn\+: DMA1 Channeln transfer error flag(n = 1..5). \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{返回值}
{\em The} & new state of DMAy\+\_\+\+FLAG (SET or RESET). \\
\hline
\end{DoxyRetVals}


在文件 \mbox{\hyperlink{hal__dma_8c_source}{hal\+\_\+dma.\+c}} 第 \mbox{\hyperlink{hal__dma_8c_source_l00178}{178}} 行定义.

\mbox{\Hypertarget{group___d_m_a___exported___functions_ga58ae2d7a2fc5672705bf8cbe0f346e29}\label{group___d_m_a___exported___functions_ga58ae2d7a2fc5672705bf8cbe0f346e29}} 
\index{DMA\_Exported\_Functions@{DMA\_Exported\_Functions}!DMA\_GetITStatus@{DMA\_GetITStatus}}
\index{DMA\_GetITStatus@{DMA\_GetITStatus}!DMA\_Exported\_Functions@{DMA\_Exported\_Functions}}
\doxysubsubsection{\texorpdfstring{DMA\_GetITStatus()}{DMA\_GetITStatus()}}
{\footnotesize\ttfamily \mbox{\hyperlink{types_8h_a39d4411201fb731279ad5a409b2b80d7}{ITStatus}} DMA\+\_\+\+Get\+ITStatus (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___d_m_a___exported___types_gadcf797af4958e7bb1f4c4377289c22c6}{DMA\+\_\+\+Interrupts\+\_\+\+Type\+Def}}}]{it }\end{DoxyParamCaption})}



Checks whether the specified DMA Channeln interrupt has occurred or not. 


\begin{DoxyParams}{参数}
{\em it} & specifies the DMA interrupt source to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item DMA1\+\_\+\+IT\+\_\+\+GLn\+: DMA1 Channeln global interrupt(n = 1..7). \item DMA1\+\_\+\+IT\+\_\+\+TCn\+: DMA1 Channeln transfer complete interrupt(n = 1..7). \item DMA1\+\_\+\+IT\+\_\+\+HTn\+: DMA1 Channeln half transfer interrupt(n = 1..7). \item DMA1\+\_\+\+IT\+\_\+\+TEn\+: DMA1 Channeln transfer error interrupt(n = 1..7). \item DMA2\+\_\+\+IT\+\_\+\+GLn\+: DMA1 Channeln global flag(n = 1..5). \item DMA2\+\_\+\+IT\+\_\+\+TCn\+: DMA1 Channeln transfer complete flag(n = 1..5). \item DMA2\+\_\+\+IT\+\_\+\+HTn\+: DMA1 Channeln half transfer flag(n = 1..5). \item DMA2\+\_\+\+IT\+\_\+\+TEn\+: DMA1 Channeln transfer error flag(n = 1..5). \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{返回值}
{\em The} & new state of DMAy\+\_\+\+IT (SET or RESET). \\
\hline
\end{DoxyRetVals}


在文件 \mbox{\hyperlink{hal__dma_8c_source}{hal\+\_\+dma.\+c}} 第 \mbox{\hyperlink{hal__dma_8c_source_l00225}{225}} 行定义.

\mbox{\Hypertarget{group___d_m_a___exported___functions_ga2fe865d362d325860cfab64bc35573cb}\label{group___d_m_a___exported___functions_ga2fe865d362d325860cfab64bc35573cb}} 
\index{DMA\_Exported\_Functions@{DMA\_Exported\_Functions}!DMA\_Init@{DMA\_Init}}
\index{DMA\_Init@{DMA\_Init}!DMA\_Exported\_Functions@{DMA\_Exported\_Functions}}
\doxysubsubsection{\texorpdfstring{DMA\_Init()}{DMA\_Init()}}
{\footnotesize\ttfamily void DMA\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$}]{channel,  }\item[{\mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\+\_\+\+Init\+Type\+Def}} $\ast$}]{init\+\_\+struct }\end{DoxyParamCaption})}



Initializes the DMA Channeln according to the specified parameters in the init\+\_\+struct. 


\begin{DoxyParams}{参数}
{\em select} & the DMA Channel. \\
\hline
{\em init\+\_\+struct} & pointer to a \mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\+\_\+\+Init\+Type\+Def}} structure that contains the configuration information for the specified DMA Channel. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{返回值}
{\em None.} & \\
\hline
\end{DoxyRetVals}


在文件 \mbox{\hyperlink{hal__dma_8c_source}{hal\+\_\+dma.\+c}} 第 \mbox{\hyperlink{hal__dma_8c_source_l00072}{72}} 行定义.

\mbox{\Hypertarget{group___d_m_a___exported___functions_gaa8141363778bc8cdbb78ea1162e9f91a}\label{group___d_m_a___exported___functions_gaa8141363778bc8cdbb78ea1162e9f91a}} 
\index{DMA\_Exported\_Functions@{DMA\_Exported\_Functions}!DMA\_ITConfig@{DMA\_ITConfig}}
\index{DMA\_ITConfig@{DMA\_ITConfig}!DMA\_Exported\_Functions@{DMA\_Exported\_Functions}}
\doxysubsubsection{\texorpdfstring{DMA\_ITConfig()}{DMA\_ITConfig()}}
{\footnotesize\ttfamily void DMA\+\_\+\+ITConfig (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$}]{channel,  }\item[{\mbox{\hyperlink{group___d_m_a___exported___types_ga5f3ae6751b36995ad9109f0c841090c2}{DMA\+\_\+\+Interrupt\+\_\+\+EN\+\_\+\+Type\+Def}}}]{it,  }\item[{\mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{state }\end{DoxyParamCaption})}



Enables or disables the specified DMA Channeln interrupts. 


\begin{DoxyParams}{参数}
{\em channel} & select the DMA Channel. \\
\hline
{\em it} & specifies the DMA interrupts sources to be enabled or disabled. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item DMA\+\_\+\+IT\+\_\+\+TC\+: Transfer complete interrupt mask \item DMA\+\_\+\+IT\+\_\+\+HT\+: Half transfer interrupt mask \item DMA\+\_\+\+IT\+\_\+\+TE\+: Transfer error interrupt mask \end{DoxyItemize}
\\
\hline
{\em state} & new state of the specified DMA interrupts. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{返回值}
{\em None.} & \\
\hline
\end{DoxyRetVals}


在文件 \mbox{\hyperlink{hal__dma_8c_source}{hal\+\_\+dma.\+c}} 第 \mbox{\hyperlink{hal__dma_8c_source_l00135}{135}} 行定义.

\mbox{\Hypertarget{group___d_m_a___exported___functions_ga78da8420e10dcc1a3894b2b26e673180}\label{group___d_m_a___exported___functions_ga78da8420e10dcc1a3894b2b26e673180}} 
\index{DMA\_Exported\_Functions@{DMA\_Exported\_Functions}!DMA\_SetCurrDataCounter@{DMA\_SetCurrDataCounter}}
\index{DMA\_SetCurrDataCounter@{DMA\_SetCurrDataCounter}!DMA\_Exported\_Functions@{DMA\_Exported\_Functions}}
\doxysubsubsection{\texorpdfstring{DMA\_SetCurrDataCounter()}{DMA\_SetCurrDataCounter()}}
{\footnotesize\ttfamily void DMA\+\_\+\+Set\+Curr\+Data\+Counter (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$}]{channel,  }\item[{\mbox{\hyperlink{types_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16}}}]{length }\end{DoxyParamCaption})}



Sets the number of data units in the select the DMA Channel . 


\begin{DoxyParams}{参数}
{\em channel} & select the DMA Channel \\
\hline
{\em Data\+Number} & The number of data units in the current DMAy Channelx transfer. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{注解}
This function can only be used when the DMAy\+\_\+\+Channelx is disabled. 
\end{DoxyNote}

\begin{DoxyRetVals}{返回值}
{\em None.} & \\
\hline
\end{DoxyRetVals}


在文件 \mbox{\hyperlink{hal__dma_8c_source}{hal\+\_\+dma.\+c}} 第 \mbox{\hyperlink{hal__dma_8c_source_l00148}{148}} 行定义.

\mbox{\Hypertarget{group___d_m_a___exported___functions_ga6422b8fddfb7e502d2cab4ca0372d559}\label{group___d_m_a___exported___functions_ga6422b8fddfb7e502d2cab4ca0372d559}} 
\index{DMA\_Exported\_Functions@{DMA\_Exported\_Functions}!DMA\_StructInit@{DMA\_StructInit}}
\index{DMA\_StructInit@{DMA\_StructInit}!DMA\_Exported\_Functions@{DMA\_Exported\_Functions}}
\doxysubsubsection{\texorpdfstring{DMA\_StructInit()}{DMA\_StructInit()}}
{\footnotesize\ttfamily void DMA\+\_\+\+Struct\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\+\_\+\+Init\+Type\+Def}} $\ast$}]{init\+\_\+struct }\end{DoxyParamCaption})}



Fills each init\+\_\+struct member with its default value. 


\begin{DoxyParams}{参数}
{\em init\+\_\+struct} & \+: pointer to a \mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\+\_\+\+Init\+Type\+Def}} structure which will be initialized. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{返回值}
{\em None.} & \\
\hline
\end{DoxyRetVals}


在文件 \mbox{\hyperlink{hal__dma_8c_source}{hal\+\_\+dma.\+c}} 第 \mbox{\hyperlink{hal__dma_8c_source_l00093}{93}} 行定义.

\mbox{\Hypertarget{group___d_m_a___exported___functions_gacf514f0f3e1157d94b00d6d8f98b6625}\label{group___d_m_a___exported___functions_gacf514f0f3e1157d94b00d6d8f98b6625}} 
\index{DMA\_Exported\_Functions@{DMA\_Exported\_Functions}!exDMA\_ClearITPendingBit@{exDMA\_ClearITPendingBit}}
\index{exDMA\_ClearITPendingBit@{exDMA\_ClearITPendingBit}!DMA\_Exported\_Functions@{DMA\_Exported\_Functions}}
\doxysubsubsection{\texorpdfstring{exDMA\_ClearITPendingBit()}{exDMA\_ClearITPendingBit()}}
{\footnotesize\ttfamily void ex\+DMA\+\_\+\+Clear\+ITPending\+Bit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$}]{channel,  }\item[{\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}}}]{it }\end{DoxyParamCaption})}



Clears the DMA Channeln\textquotesingle{}s interrupt pending bits. 


\begin{DoxyParams}{参数}
{\em it} & specifies the DMA interrupt pending bit to clear. This parameter can be any combination (for the same DMA) of the following values\+: \begin{DoxyItemize}
\item DMA1\+\_\+\+IT\+\_\+\+GLn\+: DMA1 Channeln global interrupt(n = 1..7). \item DMA1\+\_\+\+IT\+\_\+\+TCn\+: DMA1 Channeln transfer complete interrupt(n = 1..7). \item DMA1\+\_\+\+IT\+\_\+\+HTn\+: DMA1 Channeln half transfer interrupt(n = 1..7). \item DMA1\+\_\+\+IT\+\_\+\+TEn\+: DMA1 Channeln transfer error interrupt(n = 1..7). \item DMA2\+\_\+\+IT\+\_\+\+GLn\+: DMA1 Channeln global flag(n = 1..5). \item DMA2\+\_\+\+IT\+\_\+\+TCn\+: DMA1 Channeln transfer complete flag(n = 1..5). \item DMA2\+\_\+\+IT\+\_\+\+HTn\+: DMA1 Channeln half transfer flag(n = 1..5). \item DMA2\+\_\+\+IT\+\_\+\+TEn\+: DMA1 Channeln transfer error flag(n = 1..5). \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{返回值}
{\em None.} & \\
\hline
\end{DoxyRetVals}


在文件 \mbox{\hyperlink{hal__dma_8c_source}{hal\+\_\+dma.\+c}} 第 \mbox{\hyperlink{hal__dma_8c_source_l00305}{305}} 行定义.

\mbox{\Hypertarget{group___d_m_a___exported___functions_ga4ec9d02c7cb49b8fa7e46b3ad48b0a06}\label{group___d_m_a___exported___functions_ga4ec9d02c7cb49b8fa7e46b3ad48b0a06}} 
\index{DMA\_Exported\_Functions@{DMA\_Exported\_Functions}!exDMA\_SetMemoryAddress@{exDMA\_SetMemoryAddress}}
\index{exDMA\_SetMemoryAddress@{exDMA\_SetMemoryAddress}!DMA\_Exported\_Functions@{DMA\_Exported\_Functions}}
\doxysubsubsection{\texorpdfstring{exDMA\_SetMemoryAddress()}{exDMA\_SetMemoryAddress()}}
{\footnotesize\ttfamily void ex\+DMA\+\_\+\+Set\+Memory\+Address (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$}]{channel,  }\item[{\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}}}]{address }\end{DoxyParamCaption})}



Set the DMA Channeln\textquotesingle{}s Peripheral address. 


\begin{DoxyParams}{参数}
{\em channel} & \+:select the DMA Channel. \\
\hline
{\em address} & \+: DMA memery address. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{返回值}
{\em None.} & \\
\hline
\end{DoxyRetVals}


在文件 \mbox{\hyperlink{hal__dma_8c_source}{hal\+\_\+dma.\+c}} 第 \mbox{\hyperlink{hal__dma_8c_source_l00285}{285}} 行定义.

\mbox{\Hypertarget{group___d_m_a___exported___functions_gafcaa7be7bb70ac344b4da2963f8990b6}\label{group___d_m_a___exported___functions_gafcaa7be7bb70ac344b4da2963f8990b6}} 
\index{DMA\_Exported\_Functions@{DMA\_Exported\_Functions}!exDMA\_SetPeripheralAddress@{exDMA\_SetPeripheralAddress}}
\index{exDMA\_SetPeripheralAddress@{exDMA\_SetPeripheralAddress}!DMA\_Exported\_Functions@{DMA\_Exported\_Functions}}
\doxysubsubsection{\texorpdfstring{exDMA\_SetPeripheralAddress()}{exDMA\_SetPeripheralAddress()}}
{\footnotesize\ttfamily void ex\+DMA\+\_\+\+Set\+Peripheral\+Address (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$}]{channel,  }\item[{\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}}}]{address }\end{DoxyParamCaption})}



Set the DMA Channeln\textquotesingle{}s Peripheral address. 


\begin{DoxyParams}{参数}
{\em channel} & \+: where n can be 1 to 7 for DMA1 to select the DMA Channel. \\
\hline
{\em address} & \+: DMA Peripheral address. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{返回值}
{\em None.} & \\
\hline
\end{DoxyRetVals}


在文件 \mbox{\hyperlink{hal__dma_8c_source}{hal\+\_\+dma.\+c}} 第 \mbox{\hyperlink{hal__dma_8c_source_l00263}{263}} 行定义.

\mbox{\Hypertarget{group___d_m_a___exported___functions_ga3973b9ed32d715c31e50ca1451d22780}\label{group___d_m_a___exported___functions_ga3973b9ed32d715c31e50ca1451d22780}} 
\index{DMA\_Exported\_Functions@{DMA\_Exported\_Functions}!exDMA\_SetTransmitLen@{exDMA\_SetTransmitLen}}
\index{exDMA\_SetTransmitLen@{exDMA\_SetTransmitLen}!DMA\_Exported\_Functions@{DMA\_Exported\_Functions}}
\doxysubsubsection{\texorpdfstring{exDMA\_SetTransmitLen()}{exDMA\_SetTransmitLen()}}
{\footnotesize\ttfamily void ex\+DMA\+\_\+\+Set\+Transmit\+Len (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$}]{channel,  }\item[{\mbox{\hyperlink{types_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16}}}]{length }\end{DoxyParamCaption})}



Set the DMA Channeln\textquotesingle{}s Peripheral address. 


\begin{DoxyParams}{参数}
{\em channel} & \+: select the DMA Channel. \\
\hline
{\em length} & \+: Transmit lengths. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{返回值}
{\em None.} & \\
\hline
\end{DoxyRetVals}


在文件 \mbox{\hyperlink{hal__dma_8c_source}{hal\+\_\+dma.\+c}} 第 \mbox{\hyperlink{hal__dma_8c_source_l00274}{274}} 行定义.

