INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EE720a/cadvlsi_final/cadvlsi_final.sim/sim_1/synth/func/xsim/TDE_testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TDE_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EE720a/cadvlsi_final/cadvlsi_final.srcs/sim_1/imports/Desktop/TDE_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TDE_testbench
