#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001bbfa45aa60 .scope module, "uart" "uart" 2 7;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out";
    .port_info 1 /OUTPUT 1 "tx_full";
    .port_info 2 /OUTPUT 1 "tx_empty";
    .port_info 3 /OUTPUT 1 "tx";
    .port_info 4 /OUTPUT 1 "rx_full";
    .port_info 5 /OUTPUT 1 "rx_empty";
    .port_info 6 /OUTPUT 1 "rx_done_tick";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /INPUT 8 "data_in";
    .port_info 9 /INPUT 1 "wr_data";
    .port_info 10 /INPUT 1 "rd_data";
    .port_info 11 /INPUT 1 "rx";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 1 "reset";
P_000001bbfa44e110 .param/l "BAUND_RATE" 0 2 13, +C4<00000000000000000010010110000000>;
P_000001bbfa44e148 .param/l "FIFO_DEPTH" 0 2 15, +C4<00000000000000000000000000001000>;
P_000001bbfa44e180 .param/l "S" 0 2 12, +C4<00000000000000000000000000010000>;
P_000001bbfa44e1b8 .param/l "SB_TICK" 0 2 10, +C4<00000000000000000000000000010000>;
P_000001bbfa44e1f0 .param/l "WIDTH" 0 2 9, +C4<00000000000000000000000000001000>;
L_000001bbfa434a60 .functor BUFZ 1, L_000001bbfa434de0, C4<0>, C4<0>, C4<0>;
L_000001bbfa434fa0 .functor NOT 1, L_000001bbfa4acd60, C4<0>, C4<0>, C4<0>;
L_000001bbfa435010 .functor NOT 1, v000001bbfa52bab0_0, C4<0>, C4<0>, C4<0>;
L_000001bbfa4350f0 .functor AND 1, L_000001bbfa434fa0, L_000001bbfa435010, C4<1>, C4<1>;
v000001bbfa52a2f0_0 .net *"_ivl_2", 0 0, L_000001bbfa434fa0;  1 drivers
v000001bbfa52a4d0_0 .net *"_ivl_4", 0 0, L_000001bbfa435010;  1 drivers
o000001bbfa46c448 .functor BUFZ 1, C4<z>; HiZ drive
v000001bbfa52bb50_0 .net "clk", 0 0, o000001bbfa46c448;  0 drivers
o000001bbfa46da98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001bbfa52ab10_0 .net "data_in", 7 0, o000001bbfa46da98;  0 drivers
v000001bbfa52bd30_0 .net "data_out", 7 0, L_000001bbfa434bb0;  1 drivers
v000001bbfa52bdd0_0 .net "detect_done_tick", 0 0, L_000001bbfa4ac680;  1 drivers
v000001bbfa52b1f0_0 .net "m", 31 0, v000001bbfa4ab1b0_0;  1 drivers
o000001bbfa46c958 .functor BUFZ 1, C4<z>; HiZ drive
v000001bbfa52a110_0 .net "rd_data", 0 0, o000001bbfa46c958;  0 drivers
v000001bbfa52b6f0_0 .net "ready", 0 0, L_000001bbfa434a60;  1 drivers
o000001bbfa46c4d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001bbfa52b5b0_0 .net "reset", 0 0, o000001bbfa46c4d8;  0 drivers
o000001bbfa46d498 .functor BUFZ 1, C4<z>; HiZ drive
v000001bbfa52aed0_0 .net "rx", 0 0, o000001bbfa46d498;  0 drivers
v000001bbfa52b3d0_0 .net "rx_data", 7 0, v000001bbfa4aa490_0;  1 drivers
v000001bbfa52bf10_0 .net "rx_done_tick", 0 0, v000001bbfa4aa5d0_0;  1 drivers
v000001bbfa52a570_0 .net "rx_empty", 0 0, L_000001bbfa4abfa0;  1 drivers
v000001bbfa52a070_0 .net "rx_full", 0 0, L_000001bbfa4acfe0;  1 drivers
v000001bbfa52a1b0_0 .net "rx_ready", 0 0, L_000001bbfa434de0;  1 drivers
v000001bbfa52acf0_0 .net "s_tick", 0 0, v000001bbfa469210_0;  1 drivers
v000001bbfa52b330_0 .net "tx", 0 0, v000001bbfa52b150_0;  1 drivers
v000001bbfa52ae30_0 .net "tx_data", 7 0, L_000001bbfa4347c0;  1 drivers
v000001bbfa52af70_0 .net "tx_done_tick", 0 0, v000001bbfa52bab0_0;  1 drivers
v000001bbfa52b510_0 .net "tx_empty", 0 0, L_000001bbfa4acd60;  1 drivers
v000001bbfa4ac540_0 .net "tx_full", 0 0, L_000001bbfa4aba00;  1 drivers
o000001bbfa46da08 .functor BUFZ 1, C4<z>; HiZ drive
v000001bbfa4abc80_0 .net "wr_data", 0 0, o000001bbfa46da08;  0 drivers
S_000001bbfa418640 .scope function.vec4.u32, "compute_m" "compute_m" 2 87, 2 87 0, S_000001bbfa45aa60;
 .timescale 0 0;
v000001bbfa468bd0_0 .var "baund_r", 31 0;
; Variable compute_m is vec4 return value of scope S_000001bbfa418640
v000001bbfa468450_0 .var "sample", 31 0;
TD_uart.compute_m ;
    %pushi/vec4 50000000, 0, 32;
    %load/vec4 v000001bbfa468bd0_0;
    %load/vec4 v000001bbfa468450_0;
    %mul;
    %div;
    %ret/vec4 0, 0, 32;  Assign to compute_m (store_vec4_to_lval)
    %end;
S_000001bbfa4187d0 .scope module, "counter" "rx_specific_counter" 2 35, 3 3 0, S_000001bbfa45aa60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "counter";
    .port_info 1 /OUTPUT 1 "tick";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "set_m";
    .port_info 5 /INPUT 32 "m";
P_000001bbfa464b00 .param/l "INITIAL_M" 0 3 10, +C4<00000000000000000000000101000101>;
v000001bbfa469ad0_0 .var "_m", 31 0;
v000001bbfa4686d0_0 .net "clk", 0 0, o000001bbfa46c448;  alias, 0 drivers
v000001bbfa468db0_0 .var "counter", 15 0;
v000001bbfa4688b0_0 .net "m", 31 0, v000001bbfa4ab1b0_0;  alias, 1 drivers
v000001bbfa469c10_0 .net "reset", 0 0, o000001bbfa46c4d8;  alias, 0 drivers
v000001bbfa468f90_0 .net "set_m", 0 0, L_000001bbfa4ac680;  alias, 1 drivers
v000001bbfa469210_0 .var "tick", 0 0;
E_000001bbfa464e40 .event posedge, v000001bbfa469c10_0, v000001bbfa4686d0_0;
S_000001bbfa400840 .scope module, "rx_fifo" "fifo" 2 54, 4 4 0, S_000001bbfa45aa60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out";
    .port_info 1 /OUTPUT 1 "full";
    .port_info 2 /OUTPUT 1 "empty";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "do_push";
    .port_info 7 /INPUT 1 "do_pop";
P_000001bbfa44cbb0 .param/l "EMPTY" 1 4 16, +C4<00000000000000000000000000000000>;
P_000001bbfa44cbe8 .param/l "FULL" 1 4 16, +C4<00000000000000000000000000000010>;
P_000001bbfa44cc20 .param/l "N" 0 4 6, +C4<00000000000000000000000000001000>;
P_000001bbfa44cc58 .param/l "PROC" 1 4 16, +C4<00000000000000000000000000000001>;
P_000001bbfa44cc90 .param/l "W" 0 4 7, +C4<00000000000000000000000000001000>;
L_000001bbfa434bb0 .functor BUFZ 8, L_000001bbfa4abe60, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001bbfa52cef0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001bbfa4690d0_0 .net/2u *"_ivl_0", 3 0, L_000001bbfa52cef0;  1 drivers
v000001bbfa4697b0_0 .net *"_ivl_10", 4 0, L_000001bbfa4acea0;  1 drivers
L_000001bbfa52cf80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bbfa4683b0_0 .net *"_ivl_13", 0 0, L_000001bbfa52cf80;  1 drivers
v000001bbfa468810_0 .net *"_ivl_16", 31 0, L_000001bbfa4ab500;  1 drivers
L_000001bbfa52cfc8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbfa468d10_0 .net *"_ivl_19", 29 0, L_000001bbfa52cfc8;  1 drivers
L_000001bbfa52d010 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001bbfa469490_0 .net/2u *"_ivl_20", 31 0, L_000001bbfa52d010;  1 drivers
v000001bbfa468e50_0 .net *"_ivl_24", 31 0, L_000001bbfa4abf00;  1 drivers
L_000001bbfa52d058 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbfa469e90_0 .net *"_ivl_27", 29 0, L_000001bbfa52d058;  1 drivers
L_000001bbfa52d0a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbfa46a070_0 .net/2u *"_ivl_28", 31 0, L_000001bbfa52d0a0;  1 drivers
L_000001bbfa52cf38 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001bbfa469f30_0 .net/2u *"_ivl_4", 3 0, L_000001bbfa52cf38;  1 drivers
v000001bbfa469710_0 .net *"_ivl_8", 7 0, L_000001bbfa4abe60;  1 drivers
v000001bbfa469530_0 .net "clk", 0 0, o000001bbfa46c448;  alias, 0 drivers
v000001bbfa468b30_0 .net "data_out", 7 0, L_000001bbfa434bb0;  alias, 1 drivers
v000001bbfa468a90_0 .net "do_pop", 0 0, o000001bbfa46c958;  alias, 0 drivers
v000001bbfa468ef0_0 .net "do_push", 0 0, v000001bbfa4aa5d0_0;  alias, 1 drivers
v000001bbfa469670_0 .net "empty", 0 0, L_000001bbfa4abfa0;  alias, 1 drivers
v000001bbfa468590_0 .net "full", 0 0, L_000001bbfa4acfe0;  alias, 1 drivers
v000001bbfa469990_0 .net "in", 7 0, v000001bbfa4aa490_0;  alias, 1 drivers
v000001bbfa469850 .array "mem", 7 0, 7 0;
v000001bbfa4684f0_0 .net "nxt_read_addr", 3 0, L_000001bbfa4abaa0;  1 drivers
v000001bbfa4698f0_0 .net "nxt_write_addr", 3 0, L_000001bbfa4ab960;  1 drivers
v000001bbfa468c70_0 .var "read_addr", 3 0;
v000001bbfa469fd0_0 .net "reset", 0 0, o000001bbfa46c4d8;  alias, 0 drivers
v000001bbfa469b70_0 .var "state", 1 0;
v000001bbfa468630_0 .var "write_addr", 3 0;
v000001bbfa469cb0_0 .var "write_en", 0 0;
E_000001bbfa464800 .event posedge, v000001bbfa4686d0_0;
L_000001bbfa4ab960 .arith/sum 4, v000001bbfa468630_0, L_000001bbfa52cef0;
L_000001bbfa4abaa0 .arith/sum 4, v000001bbfa468c70_0, L_000001bbfa52cf38;
L_000001bbfa4abe60 .array/port v000001bbfa469850, L_000001bbfa4acea0;
L_000001bbfa4acea0 .concat [ 4 1 0 0], v000001bbfa468c70_0, L_000001bbfa52cf80;
L_000001bbfa4ab500 .concat [ 2 30 0 0], v000001bbfa469b70_0, L_000001bbfa52cfc8;
L_000001bbfa4acfe0 .cmp/eq 32, L_000001bbfa4ab500, L_000001bbfa52d010;
L_000001bbfa4abf00 .concat [ 2 30 0 0], v000001bbfa469b70_0, L_000001bbfa52d058;
L_000001bbfa4abfa0 .cmp/eq 32, L_000001bbfa4abf00, L_000001bbfa52d0a0;
S_000001bbfa4009d0 .scope function.vec4.u32, "log" "log" 4 71, 4 71 0, S_000001bbfa400840;
 .timescale 0 0;
v000001bbfa4692b0_0 .var "N", 31 0;
v000001bbfa4693f0_0 .var/i "i", 31 0;
; Variable log is vec4 return value of scope S_000001bbfa4009d0
TD_uart.rx_fifo.log ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000001bbfa4693f0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001bbfa4692b0_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.1, 8;
    %load/vec4 v000001bbfa4692b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001bbfa4692b0_0, 0, 32;
    %load/vec4 v000001bbfa4693f0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001bbfa4693f0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %load/vec4 v000001bbfa4693f0_0;
    %ret/vec4 0, 0, 32;  Assign to log (store_vec4_to_lval)
    %end;
S_000001bbfa433cb0 .scope module, "rx_inst" "uart_rx" 2 65, 5 4 0, S_000001bbfa45aa60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "d_out";
    .port_info 1 /OUTPUT 32 "m_out";
    .port_info 2 /OUTPUT 1 "ready";
    .port_info 3 /OUTPUT 1 "done_tick";
    .port_info 4 /OUTPUT 1 "detect_done_tick";
    .port_info 5 /INPUT 1 "rx";
    .port_info 6 /INPUT 1 "s_tick";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "reset";
P_000001bbfa433e40 .param/l "BAUND_DETECT" 1 5 24, +C4<00000000000000000000000000000000>;
P_000001bbfa433e78 .param/l "DATA" 1 5 21, +C4<00000000000000000000000000000010>;
P_000001bbfa433eb0 .param/l "DBIT" 0 5 5, +C4<00000000000000000000000000001000>;
P_000001bbfa433ee8 .param/l "IDLE" 1 5 19, +C4<00000000000000000000000000000000>;
P_000001bbfa433f20 .param/l "OPERATE" 1 5 25, +C4<00000000000000000000000000000001>;
P_000001bbfa433f58 .param/l "S" 0 5 6, +C4<00000000000000000000000000010000>;
P_000001bbfa433f90 .param/l "SB_TICK" 0 5 7, +C4<00000000000000000000000000010000>;
P_000001bbfa433fc8 .param/l "START" 1 5 20, +C4<00000000000000000000000000000001>;
P_000001bbfa434000 .param/l "STOP" 1 5 22, +C4<00000000000000000000000000000011>;
L_000001bbfa434de0 .functor AND 1, L_000001bbfa4abbe0, L_000001bbfa4ac0e0, C4<1>, C4<1>;
v000001bbfa4aaad0_0 .net *"_ivl_10", 31 0, L_000001bbfa4ac040;  1 drivers
L_000001bbfa52d250 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbfa4aa2b0_0 .net *"_ivl_13", 29 0, L_000001bbfa52d250;  1 drivers
L_000001bbfa52d298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbfa4aa3f0_0 .net/2u *"_ivl_14", 31 0, L_000001bbfa52d298;  1 drivers
v000001bbfa4aa0d0_0 .net *"_ivl_16", 0 0, L_000001bbfa4ac0e0;  1 drivers
v000001bbfa4aa850_0 .net *"_ivl_2", 31 0, L_000001bbfa4abb40;  1 drivers
L_000001bbfa52d1c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbfa4aab70_0 .net *"_ivl_5", 30 0, L_000001bbfa52d1c0;  1 drivers
L_000001bbfa52d208 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bbfa4a98b0_0 .net/2u *"_ivl_6", 31 0, L_000001bbfa52d208;  1 drivers
v000001bbfa4aafd0_0 .net *"_ivl_8", 0 0, L_000001bbfa4abbe0;  1 drivers
v000001bbfa4aaa30_0 .var "baund_detect_state", 1 0;
v000001bbfa4a9f90_0 .net "clk", 0 0, o000001bbfa46c448;  alias, 0 drivers
v000001bbfa4aa350_0 .var "cycle", 7 0;
v000001bbfa4aa670_0 .var "cycle_per_byte", 31 0;
v000001bbfa4aa490_0 .var "d_out", 7 0;
v000001bbfa4a9770_0 .net "detect_done_tick", 0 0, L_000001bbfa4ac680;  alias, 1 drivers
v000001bbfa4aa530_0 .var "div_start", 0 0;
v000001bbfa4aa5d0_0 .var "done_tick", 0 0;
v000001bbfa4aac10_0 .net "m_out", 31 0, v000001bbfa4ab1b0_0;  alias, 1 drivers
v000001bbfa4a9c70_0 .var "n", 3 0;
v000001bbfa4aa8f0_0 .var "operate_state", 1 0;
v000001bbfa4aa710_0 .net "ready", 0 0, L_000001bbfa434de0;  alias, 1 drivers
v000001bbfa4a9e50_0 .net "reset", 0 0, o000001bbfa46c4d8;  alias, 0 drivers
v000001bbfa4aa990_0 .net "rx", 0 0, o000001bbfa46d498;  alias, 0 drivers
v000001bbfa4a9ef0_0 .var "s_operate_reg", 4 0;
v000001bbfa4a9db0_0 .net "s_tick", 0 0, v000001bbfa469210_0;  alias, 1 drivers
v000001bbfa4a99f0_0 .var "state", 0 0;
v000001bbfa4aacb0_0 .var "temp_cycle_per_byte", 31 0;
L_000001bbfa4abb40 .concat [ 1 31 0 0], v000001bbfa4a99f0_0, L_000001bbfa52d1c0;
L_000001bbfa4abbe0 .cmp/eq 32, L_000001bbfa4abb40, L_000001bbfa52d208;
L_000001bbfa4ac040 .concat [ 2 30 0 0], v000001bbfa4aa8f0_0, L_000001bbfa52d250;
L_000001bbfa4ac0e0 .cmp/eq 32, L_000001bbfa4ac040, L_000001bbfa52d298;
S_000001bbfa423f00 .scope module, "divide" "division" 5 34, 6 7 0, S_000001bbfa433cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "quo";
    .port_info 1 /OUTPUT 32 "rmd";
    .port_info 2 /OUTPUT 1 "ready";
    .port_info 3 /OUTPUT 1 "done_tick";
    .port_info 4 /INPUT 32 "dvnd";
    .port_info 5 /INPUT 32 "dvsr";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /INPUT 1 "start";
P_000001bbfa434040 .param/l "FINISH" 1 6 16, C4<10>;
P_000001bbfa434078 .param/l "PROC" 1 6 15, C4<01>;
P_000001bbfa4340b0 .param/l "READY" 1 6 14, C4<00>;
P_000001bbfa4340e8 .param/l "W" 0 6 7, +C4<00000000000000000000000000100000>;
L_000001bbfa52d0e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001bbfa46a110_0 .net/2u *"_ivl_2", 1 0, L_000001bbfa52d0e8;  1 drivers
L_000001bbfa52d130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bbfa46a1b0_0 .net/2u *"_ivl_6", 1 0, L_000001bbfa52d130;  1 drivers
v000001bbfa46a250_0 .net "clk", 0 0, o000001bbfa46c448;  alias, 0 drivers
v000001bbfa468770_0 .var "counter", 9 0;
v000001bbfa468950_0 .var "db_dvnd", 63 0;
v000001bbfa4689f0_0 .net "done_tick", 0 0, L_000001bbfa4ac680;  alias, 1 drivers
v000001bbfa44f520_0 .net "dvnd", 31 0, v000001bbfa4aa670_0;  1 drivers
L_000001bbfa52d178 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001bbfa44f8e0_0 .net "dvsr", 31 0, L_000001bbfa52d178;  1 drivers
v000001bbfa44fa20_0 .var "nxt_counter", 9 0;
v000001bbfa44eee0_0 .var "nxt_db_dvnd", 63 0;
v000001bbfa44f200_0 .var "nxt_quo", 31 0;
v000001bbfa44f2a0_0 .var "nxt_rmd", 31 0;
v000001bbfa44fac0_0 .var "nxt_state", 1 0;
v000001bbfa4ab1b0_0 .var "quo", 31 0;
v000001bbfa4aa170_0 .net "ready", 0 0, L_000001bbfa4ab5a0;  1 drivers
v000001bbfa4a9950_0 .net "reset", 0 0, o000001bbfa46c4d8;  alias, 0 drivers
v000001bbfa4aadf0_0 .var "rmd", 31 0;
v000001bbfa4aa030_0 .net "start", 0 0, v000001bbfa4aa530_0;  1 drivers
v000001bbfa4aa210_0 .var "state", 1 0;
v000001bbfa4aa7b0_0 .net "temp_dvnd", 31 0, L_000001bbfa4ac5e0;  1 drivers
E_000001bbfa464d40/0 .event anyedge, v000001bbfa4aa210_0, v000001bbfa4aa030_0, v000001bbfa44f520_0, v000001bbfa468770_0;
E_000001bbfa464d40/1 .event anyedge, v000001bbfa4aa7b0_0, v000001bbfa44f8e0_0, v000001bbfa4688b0_0, v000001bbfa44f2a0_0;
E_000001bbfa464d40/2 .event anyedge, v000001bbfa468950_0, v000001bbfa4aadf0_0;
E_000001bbfa464d40 .event/or E_000001bbfa464d40/0, E_000001bbfa464d40/1, E_000001bbfa464d40/2;
L_000001bbfa4ac5e0 .part v000001bbfa468950_0, 32, 32;
L_000001bbfa4ac680 .cmp/eq 2, v000001bbfa4aa210_0, L_000001bbfa52d0e8;
L_000001bbfa4ab5a0 .cmp/eq 2, v000001bbfa4aa210_0, L_000001bbfa52d130;
S_000001bbfa424090 .scope function.vec4.u32, "log" "log" 5 145, 5 145 0, S_000001bbfa433cb0;
 .timescale 0 0;
v000001bbfa4ab110_0 .var "N", 31 0;
v000001bbfa4a94f0_0 .var/i "i", 31 0;
; Variable log is vec4 return value of scope S_000001bbfa424090
TD_uart.rx_inst.log ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000001bbfa4a94f0_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001bbfa4ab110_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.3, 8;
    %load/vec4 v000001bbfa4ab110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001bbfa4ab110_0, 0, 32;
    %load/vec4 v000001bbfa4a94f0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001bbfa4a94f0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %load/vec4 v000001bbfa4a94f0_0;
    %ret/vec4 0, 0, 32;  Assign to log (store_vec4_to_lval)
    %end;
S_000001bbfa425820 .scope module, "tx_fifo" "fifo" 2 43, 4 4 0, S_000001bbfa45aa60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out";
    .port_info 1 /OUTPUT 1 "full";
    .port_info 2 /OUTPUT 1 "empty";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "do_push";
    .port_info 7 /INPUT 1 "do_pop";
P_000001bbfa44e230 .param/l "EMPTY" 1 4 16, +C4<00000000000000000000000000000000>;
P_000001bbfa44e268 .param/l "FULL" 1 4 16, +C4<00000000000000000000000000000010>;
P_000001bbfa44e2a0 .param/l "N" 0 4 6, +C4<00000000000000000000000000001000>;
P_000001bbfa44e2d8 .param/l "PROC" 1 4 16, +C4<00000000000000000000000000000001>;
P_000001bbfa44e310 .param/l "W" 0 4 7, +C4<00000000000000000000000000001000>;
L_000001bbfa4347c0 .functor BUFZ 8, L_000001bbfa4ad260, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001bbfa52ccf8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001bbfa4a9590_0 .net/2u *"_ivl_0", 3 0, L_000001bbfa52ccf8;  1 drivers
v000001bbfa4aaf30_0 .net *"_ivl_10", 4 0, L_000001bbfa4ac860;  1 drivers
L_000001bbfa52cd88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bbfa4ab070_0 .net *"_ivl_13", 0 0, L_000001bbfa52cd88;  1 drivers
v000001bbfa4ab250_0 .net *"_ivl_16", 31 0, L_000001bbfa4abdc0;  1 drivers
L_000001bbfa52cdd0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbfa4a9810_0 .net *"_ivl_19", 29 0, L_000001bbfa52cdd0;  1 drivers
L_000001bbfa52ce18 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001bbfa4ab2f0_0 .net/2u *"_ivl_20", 31 0, L_000001bbfa52ce18;  1 drivers
v000001bbfa4a9a90_0 .net *"_ivl_24", 31 0, L_000001bbfa4ab460;  1 drivers
L_000001bbfa52ce60 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbfa4a9b30_0 .net *"_ivl_27", 29 0, L_000001bbfa52ce60;  1 drivers
L_000001bbfa52cea8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbfa4a9450_0 .net/2u *"_ivl_28", 31 0, L_000001bbfa52cea8;  1 drivers
L_000001bbfa52cd40 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001bbfa4a9630_0 .net/2u *"_ivl_4", 3 0, L_000001bbfa52cd40;  1 drivers
v000001bbfa4a96d0_0 .net *"_ivl_8", 7 0, L_000001bbfa4ad260;  1 drivers
v000001bbfa52a390_0 .net "clk", 0 0, o000001bbfa46c448;  alias, 0 drivers
v000001bbfa52a430_0 .net "data_out", 7 0, L_000001bbfa4347c0;  alias, 1 drivers
v000001bbfa52ac50_0 .net "do_pop", 0 0, v000001bbfa52bab0_0;  alias, 1 drivers
v000001bbfa52be70_0 .net "do_push", 0 0, o000001bbfa46da08;  alias, 0 drivers
v000001bbfa52a250_0 .net "empty", 0 0, L_000001bbfa4acd60;  alias, 1 drivers
v000001bbfa52b470_0 .net "full", 0 0, L_000001bbfa4aba00;  alias, 1 drivers
v000001bbfa52b790_0 .net "in", 7 0, o000001bbfa46da98;  alias, 0 drivers
v000001bbfa52b970 .array "mem", 7 0, 7 0;
v000001bbfa52b8d0_0 .net "nxt_read_addr", 3 0, L_000001bbfa4acb80;  1 drivers
v000001bbfa52a890_0 .net "nxt_write_addr", 3 0, L_000001bbfa4abd20;  1 drivers
v000001bbfa52aa70_0 .var "read_addr", 3 0;
v000001bbfa52ad90_0 .net "reset", 0 0, o000001bbfa46c4d8;  alias, 0 drivers
v000001bbfa52b0b0_0 .var "state", 1 0;
v000001bbfa52a610_0 .var "write_addr", 3 0;
v000001bbfa52ba10_0 .var "write_en", 0 0;
L_000001bbfa4abd20 .arith/sum 4, v000001bbfa52a610_0, L_000001bbfa52ccf8;
L_000001bbfa4acb80 .arith/sum 4, v000001bbfa52aa70_0, L_000001bbfa52cd40;
L_000001bbfa4ad260 .array/port v000001bbfa52b970, L_000001bbfa4ac860;
L_000001bbfa4ac860 .concat [ 4 1 0 0], v000001bbfa52aa70_0, L_000001bbfa52cd88;
L_000001bbfa4abdc0 .concat [ 2 30 0 0], v000001bbfa52b0b0_0, L_000001bbfa52cdd0;
L_000001bbfa4aba00 .cmp/eq 32, L_000001bbfa4abdc0, L_000001bbfa52ce18;
L_000001bbfa4ab460 .concat [ 2 30 0 0], v000001bbfa52b0b0_0, L_000001bbfa52ce60;
L_000001bbfa4acd60 .cmp/eq 32, L_000001bbfa4ab460, L_000001bbfa52cea8;
S_000001bbfa4259b0 .scope function.vec4.u32, "log" "log" 4 71, 4 71 0, S_000001bbfa425820;
 .timescale 0 0;
v000001bbfa4a9d10_0 .var "N", 31 0;
v000001bbfa4aad50_0 .var/i "i", 31 0;
; Variable log is vec4 return value of scope S_000001bbfa4259b0
TD_uart.tx_fifo.log ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000001bbfa4aad50_0, 0, 32;
T_3.4 ;
    %load/vec4 v000001bbfa4a9d10_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_3.5, 8;
    %load/vec4 v000001bbfa4a9d10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001bbfa4a9d10_0, 0, 32;
    %load/vec4 v000001bbfa4aad50_0;
    %subi 1, 0, 32;
    %store/vec4 v000001bbfa4aad50_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %load/vec4 v000001bbfa4aad50_0;
    %ret/vec4 0, 0, 32;  Assign to log (store_vec4_to_lval)
    %end;
S_000001bbfa52c840 .scope module, "tx_inst" "uart_tx" 2 77, 7 3 0, S_000001bbfa45aa60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "tx";
    .port_info 1 /OUTPUT 1 "done_tick";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /INPUT 1 "s_tick";
    .port_info 6 /INPUT 8 "d_in";
P_000001bbfa52c9d0 .param/l "DATA" 1 7 17, +C4<00000000000000000000000000000010>;
P_000001bbfa52ca08 .param/l "DBIT" 0 7 5, +C4<00000000000000000000000000001000>;
P_000001bbfa52ca40 .param/l "IDLE" 1 7 15, +C4<00000000000000000000000000000000>;
P_000001bbfa52ca78 .param/l "S" 0 7 7, +C4<00000000000000000000000000010000>;
P_000001bbfa52cab0 .param/l "SB_TICK" 0 7 6, +C4<00000000000000000000000000010000>;
P_000001bbfa52cae8 .param/l "START" 1 7 16, +C4<00000000000000000000000000000001>;
P_000001bbfa52cb20 .param/l "STOP" 1 7 18, +C4<00000000000000000000000000000011>;
v000001bbfa52a6b0_0 .net "clk", 0 0, o000001bbfa46c448;  alias, 0 drivers
v000001bbfa52bc90_0 .net "d_in", 7 0, L_000001bbfa4347c0;  alias, 1 drivers
v000001bbfa52bab0_0 .var "done_tick", 0 0;
v000001bbfa52b290_0 .var "in_reg", 8 0;
v000001bbfa52abb0_0 .var "n", 3 0;
v000001bbfa52a930_0 .net "reset", 0 0, o000001bbfa46c4d8;  alias, 0 drivers
v000001bbfa52a750_0 .var "s_reg", 4 0;
v000001bbfa52b650_0 .net "s_tick", 0 0, v000001bbfa469210_0;  alias, 1 drivers
v000001bbfa52b830_0 .net "start", 0 0, L_000001bbfa4350f0;  1 drivers
v000001bbfa52a7f0_0 .var "state", 1 0;
v000001bbfa52b150_0 .var "tx", 0 0;
S_000001bbfa52cb60 .scope function.vec4.u32, "log" "log" 7 86, 7 86 0, S_000001bbfa52c840;
 .timescale 0 0;
v000001bbfa52b010_0 .var "N", 31 0;
v000001bbfa52bbf0_0 .var/i "i", 31 0;
; Variable log is vec4 return value of scope S_000001bbfa52cb60
TD_uart.tx_inst.log ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000001bbfa52bbf0_0, 0, 32;
T_4.6 ;
    %load/vec4 v000001bbfa52b010_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_4.7, 8;
    %load/vec4 v000001bbfa52b010_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001bbfa52b010_0, 0, 32;
    %load/vec4 v000001bbfa52bbf0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001bbfa52bbf0_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %load/vec4 v000001bbfa52bbf0_0;
    %ret/vec4 0, 0, 32;  Assign to log (store_vec4_to_lval)
    %end;
    .scope S_000001bbfa4187d0;
T_5 ;
    %wait E_000001bbfa464e40;
    %load/vec4 v000001bbfa469c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001bbfa468db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bbfa469210_0, 0;
    %pushi/vec4 325, 0, 32;
    %assign/vec4 v000001bbfa469ad0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001bbfa468f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001bbfa4688b0_0;
    %assign/vec4 v000001bbfa469ad0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001bbfa468db0_0;
    %pad/u 32;
    %load/vec4 v000001bbfa469ad0_0;
    %cmp/e;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001bbfa468db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbfa469210_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000001bbfa468db0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001bbfa468db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bbfa469210_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001bbfa425820;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bbfa52ba10_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000001bbfa425820;
T_7 ;
    %wait E_000001bbfa464800;
    %load/vec4 v000001bbfa52ba10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001bbfa52b790_0;
    %load/vec4 v000001bbfa52a610_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbfa52b970, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001bbfa425820;
T_8 ;
    %wait E_000001bbfa464e40;
    %load/vec4 v000001bbfa52ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bbfa52a610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bbfa52aa70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbfa52ba10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bbfa52b0b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001bbfa52b0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v000001bbfa52be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v000001bbfa52a890_0;
    %assign/vec4 v000001bbfa52a610_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001bbfa52b0b0_0, 0;
T_8.6 ;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v000001bbfa52be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v000001bbfa52a890_0;
    %assign/vec4 v000001bbfa52a610_0, 0;
    %load/vec4 v000001bbfa52a890_0;
    %load/vec4 v000001bbfa52aa70_0;
    %cmp/e;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001bbfa52b0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bbfa52ba10_0, 0;
T_8.10 ;
T_8.8 ;
    %load/vec4 v000001bbfa52ac50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %load/vec4 v000001bbfa52b8d0_0;
    %assign/vec4 v000001bbfa52aa70_0, 0;
    %load/vec4 v000001bbfa52b8d0_0;
    %load/vec4 v000001bbfa52a610_0;
    %cmp/e;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bbfa52b0b0_0, 0;
T_8.14 ;
T_8.12 ;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000001bbfa52ac50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %load/vec4 v000001bbfa52b8d0_0;
    %assign/vec4 v000001bbfa52aa70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001bbfa52b0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbfa52ba10_0, 0;
T_8.16 ;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001bbfa400840;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bbfa469cb0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_000001bbfa400840;
T_10 ;
    %wait E_000001bbfa464800;
    %load/vec4 v000001bbfa469cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001bbfa469990_0;
    %load/vec4 v000001bbfa468630_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbfa469850, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001bbfa400840;
T_11 ;
    %wait E_000001bbfa464e40;
    %load/vec4 v000001bbfa469fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bbfa468630_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bbfa468c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbfa469cb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bbfa469b70_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001bbfa469b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v000001bbfa468ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v000001bbfa4698f0_0;
    %assign/vec4 v000001bbfa468630_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001bbfa469b70_0, 0;
T_11.6 ;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v000001bbfa468ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v000001bbfa4698f0_0;
    %assign/vec4 v000001bbfa468630_0, 0;
    %load/vec4 v000001bbfa4698f0_0;
    %load/vec4 v000001bbfa468c70_0;
    %cmp/e;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001bbfa469b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bbfa469cb0_0, 0;
T_11.10 ;
T_11.8 ;
    %load/vec4 v000001bbfa468a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %load/vec4 v000001bbfa4684f0_0;
    %assign/vec4 v000001bbfa468c70_0, 0;
    %load/vec4 v000001bbfa4684f0_0;
    %load/vec4 v000001bbfa468630_0;
    %cmp/e;
    %jmp/0xz  T_11.14, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bbfa469b70_0, 0;
T_11.14 ;
T_11.12 ;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v000001bbfa468a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v000001bbfa4684f0_0;
    %assign/vec4 v000001bbfa468c70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001bbfa469b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbfa469cb0_0, 0;
T_11.16 ;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001bbfa423f00;
T_12 ;
    %wait E_000001bbfa464e40;
    %load/vec4 v000001bbfa4a9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bbfa4aa210_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001bbfa468950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bbfa4aadf0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001bbfa468770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bbfa4ab1b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001bbfa44fa20_0;
    %assign/vec4 v000001bbfa468770_0, 0;
    %load/vec4 v000001bbfa44eee0_0;
    %assign/vec4 v000001bbfa468950_0, 0;
    %load/vec4 v000001bbfa44fac0_0;
    %assign/vec4 v000001bbfa4aa210_0, 0;
    %load/vec4 v000001bbfa44f2a0_0;
    %assign/vec4 v000001bbfa4aadf0_0, 0;
    %load/vec4 v000001bbfa44f200_0;
    %assign/vec4 v000001bbfa4ab1b0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001bbfa423f00;
T_13 ;
    %wait E_000001bbfa464d40;
    %load/vec4 v000001bbfa4aa210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %jmp T_13.3;
T_13.0 ;
    %load/vec4 v000001bbfa4aa030_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.5, 8;
T_13.4 ; End of true expr.
    %load/vec4 v000001bbfa4aa210_0;
    %jmp/0 T_13.5, 8;
 ; End of false expr.
    %blend;
T_13.5;
    %store/vec4 v000001bbfa44fac0_0, 0, 2;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001bbfa44fa20_0, 0, 10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bbfa44f200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001bbfa44f520_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001bbfa44eee0_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bbfa44f2a0_0, 0, 32;
    %jmp T_13.3;
T_13.1 ;
    %load/vec4 v000001bbfa468770_0;
    %addi 1, 0, 10;
    %store/vec4 v000001bbfa44fa20_0, 0, 10;
    %load/vec4 v000001bbfa468770_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.6, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_13.7, 8;
T_13.6 ; End of true expr.
    %load/vec4 v000001bbfa4aa210_0;
    %jmp/0 T_13.7, 8;
 ; End of false expr.
    %blend;
T_13.7;
    %store/vec4 v000001bbfa44fac0_0, 0, 2;
    %load/vec4 v000001bbfa44f8e0_0;
    %load/vec4 v000001bbfa4aa7b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_13.8, 5;
    %load/vec4 v000001bbfa4aa7b0_0;
    %load/vec4 v000001bbfa44f8e0_0;
    %sub;
    %store/vec4 v000001bbfa44f2a0_0, 0, 32;
    %load/vec4 v000001bbfa4ab1b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001bbfa44f200_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bbfa44f200_0, 4, 1;
    %load/vec4 v000001bbfa44f2a0_0;
    %load/vec4 v000001bbfa468950_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001bbfa44eee0_0, 0, 64;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v000001bbfa468950_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001bbfa44eee0_0, 0, 64;
    %load/vec4 v000001bbfa4ab1b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001bbfa44f200_0, 0, 32;
    %load/vec4 v000001bbfa4aadf0_0;
    %store/vec4 v000001bbfa44f2a0_0, 0, 32;
T_13.9 ;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bbfa44fac0_0, 0, 2;
    %load/vec4 v000001bbfa4aa7b0_0;
    %store/vec4 v000001bbfa44f2a0_0, 0, 32;
    %load/vec4 v000001bbfa4ab1b0_0;
    %store/vec4 v000001bbfa44f200_0, 0, 32;
    %load/vec4 v000001bbfa468950_0;
    %store/vec4 v000001bbfa44eee0_0, 0, 64;
    %load/vec4 v000001bbfa468770_0;
    %store/vec4 v000001bbfa44fa20_0, 0, 10;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001bbfa433cb0;
T_14 ;
    %wait E_000001bbfa464e40;
    %load/vec4 v000001bbfa4a9e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bbfa4aacb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bbfa4aa670_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bbfa4aa350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bbfa4aa530_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bbfa4aa8f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bbfa4aaa30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001bbfa4a9ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bbfa4aa490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bbfa4a99f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bbfa4a9c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bbfa4aa5d0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001bbfa4a99f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v000001bbfa4aaa30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %jmp T_14.8;
T_14.5 ;
    %load/vec4 v000001bbfa4aa990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.9, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001bbfa4aaa30_0, 0;
T_14.9 ;
    %jmp T_14.8;
T_14.6 ;
    %load/vec4 v000001bbfa4aa350_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_14.11, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bbfa4aa350_0, 0;
    %load/vec4 v000001bbfa4aa990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.13, 8;
    %load/vec4 v000001bbfa4aacb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001bbfa4aa670_0, 0;
T_14.13 ;
    %load/vec4 v000001bbfa4aacb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001bbfa4aacb0_0, 0;
    %load/vec4 v000001bbfa4aacb0_0;
    %cmpi/e 100000, 0, 32;
    %jmp/0xz  T_14.15, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001bbfa4aaa30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bbfa4aa350_0, 0;
    %vpi_call 5 77 "$display", "cycle per byte: %d", v000001bbfa4aa670_0 {0 0 0};
T_14.15 ;
    %jmp T_14.12;
T_14.11 ;
    %load/vec4 v000001bbfa4aa990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.17, 8;
    %load/vec4 v000001bbfa4aacb0_0;
    %assign/vec4 v000001bbfa4aa670_0, 0;
    %load/vec4 v000001bbfa4aa350_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001bbfa4aa350_0, 0;
    %jmp T_14.18;
T_14.17 ;
    %load/vec4 v000001bbfa4aa350_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001bbfa4aa350_0, 0;
T_14.18 ;
T_14.12 ;
    %jmp T_14.8;
T_14.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbfa4aa530_0, 0;
    %vpi_call 5 90 "$display", v000001bbfa468770_0 {0 0 0};
    %load/vec4 v000001bbfa4a9770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.19, 8;
    %vpi_call 5 92 "$display", v000001bbfa4ab1b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bbfa4aa530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbfa4a99f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bbfa4aaa30_0, 0;
T_14.19 ;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v000001bbfa4aa8f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.24, 6;
    %jmp T_14.25;
T_14.21 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001bbfa4a9ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bbfa4aa490_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bbfa4a9c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bbfa4aa5d0_0, 0;
    %load/vec4 v000001bbfa4aa990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.26, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001bbfa4aa8f0_0, 0;
T_14.26 ;
    %jmp T_14.25;
T_14.22 ;
    %load/vec4 v000001bbfa4a9db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.28, 8;
    %load/vec4 v000001bbfa4a9ef0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_14.30, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001bbfa4aa8f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001bbfa4a9ef0_0, 0;
    %jmp T_14.31;
T_14.30 ;
    %load/vec4 v000001bbfa4a9ef0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001bbfa4a9ef0_0, 0;
T_14.31 ;
T_14.28 ;
    %jmp T_14.25;
T_14.23 ;
    %load/vec4 v000001bbfa4a9db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.32, 8;
    %load/vec4 v000001bbfa4a9ef0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_14.34, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001bbfa4a9ef0_0, 0;
    %load/vec4 v000001bbfa4aa990_0;
    %load/vec4 v000001bbfa4aa490_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001bbfa4aa490_0, 0;
    %load/vec4 v000001bbfa4a9c70_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_14.36, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001bbfa4aa8f0_0, 0;
    %jmp T_14.37;
T_14.36 ;
    %load/vec4 v000001bbfa4a9c70_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001bbfa4a9c70_0, 0;
T_14.37 ;
    %jmp T_14.35;
T_14.34 ;
    %load/vec4 v000001bbfa4a9ef0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001bbfa4a9ef0_0, 0;
T_14.35 ;
T_14.32 ;
    %jmp T_14.25;
T_14.24 ;
    %load/vec4 v000001bbfa4a9db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.38, 8;
    %load/vec4 v000001bbfa4a9ef0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_14.40, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbfa4aa5d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bbfa4aa8f0_0, 0;
T_14.40 ;
    %load/vec4 v000001bbfa4a9ef0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001bbfa4a9ef0_0, 0;
T_14.38 ;
    %jmp T_14.25;
T_14.25 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001bbfa52c840;
T_15 ;
    %wait E_000001bbfa464e40;
    %load/vec4 v000001bbfa52a930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbfa52b150_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bbfa52abb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001bbfa52a750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bbfa52bab0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001bbfa52b290_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bbfa52a7f0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001bbfa52a7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %jmp T_15.6;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbfa52b150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bbfa52bab0_0, 0;
    %load/vec4 v000001bbfa52bc90_0;
    %pad/u 9;
    %assign/vec4 v000001bbfa52b290_0, 0;
    %load/vec4 v000001bbfa52b830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bbfa52abb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001bbfa52a750_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001bbfa52a7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bbfa52b150_0, 0;
T_15.7 ;
    %jmp T_15.6;
T_15.3 ;
    %load/vec4 v000001bbfa52b650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.9, 8;
    %load/vec4 v000001bbfa52a750_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_15.11, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001bbfa52a750_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001bbfa52a7f0_0, 0;
    %load/vec4 v000001bbfa52b290_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001bbfa52b150_0, 0;
    %jmp T_15.12;
T_15.11 ;
    %load/vec4 v000001bbfa52a750_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001bbfa52a750_0, 0;
T_15.12 ;
T_15.9 ;
    %jmp T_15.6;
T_15.4 ;
    %load/vec4 v000001bbfa52b650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.13, 8;
    %load/vec4 v000001bbfa52a750_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_15.15, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001bbfa52a750_0, 0;
    %load/vec4 v000001bbfa52abb0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_15.17, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001bbfa52a7f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bbfa52abb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbfa52b150_0, 0;
    %jmp T_15.18;
T_15.17 ;
    %load/vec4 v000001bbfa52b290_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001bbfa52b290_0, 0;
    %load/vec4 v000001bbfa52abb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001bbfa52abb0_0, 0;
T_15.18 ;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v000001bbfa52a750_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001bbfa52a750_0, 0;
    %load/vec4 v000001bbfa52b290_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001bbfa52b150_0, 0;
T_15.16 ;
T_15.13 ;
    %jmp T_15.6;
T_15.5 ;
    %load/vec4 v000001bbfa52b650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.19, 8;
    %load/vec4 v000001bbfa52a750_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_15.21, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bbfa52a7f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001bbfa52a750_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bbfa52abb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbfa52bab0_0, 0;
    %jmp T_15.22;
T_15.21 ;
    %load/vec4 v000001bbfa52a750_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001bbfa52a750_0, 0;
T_15.22 ;
T_15.19 ;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./uart/uart.v";
    "./uart/m_counter.v";
    "./uart/fifo.v";
    "./uart/uart_rx.v";
    "./uart/division.v";
    "./uart/uart_tx.v";
