Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jul 19 15:21:34 2018
| Host         : LB-201803132255 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z035-ffg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.406        0.000                      0                33186        0.053        0.000                      0                33110        0.264        0.000                       0                 13070  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                   ------------         ----------      --------------
clk_fpga_0                                              {0.000 5.000}        10.000          100.000         
clk_fpga_1                                              {0.000 4.000}        8.000           125.000         
  clkfbout                                              {0.000 4.000}        8.000           125.000         
  clkout0                                               {0.000 4.000}        8.000           125.000         
  clkout1                                               {2.000 6.000}        8.000           125.000         
    system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {2.000 6.000}        8.000           125.000         
clk_fpga_2                                              {0.000 2.500}        5.000           200.000         
rgmii_rxc                                               {0.000 4.000}        8.000           125.000         
system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.196        0.000                      0                23008        0.060        0.000                      0                23008        4.232        0.000                       0                  8996  
clk_fpga_1          6.068        0.000                      0                  178        0.108        0.000                      0                  178        2.000        0.000                       0                    88  
  clkfbout                                                                                                                                                      6.929        0.000                       0                     2  
  clkout0           4.270        0.000                      0                 4363        0.053        0.000                      0                 4363        3.232        0.000                       0                  1822  
  clkout1           5.649        0.000                      0                   49        0.108        0.000                      0                   49        3.600        0.000                       0                    39  
clk_fpga_2          3.756        0.000                      0                   31        0.108        0.000                      0                   31        0.264        0.000                       0                    21  
rgmii_rxc           3.074        0.000                      0                 5369        0.091        0.000                      0                 5369        3.232        0.000                       0                  2102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                          To Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                          --------                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0                                             clk_fpga_0                                                4.516        0.000                      0                   33                                                                        
clk_fpga_0                                          clkout0                                                   2.993        0.000                      0                   97                                                                        
clkout1                                             clkout0                                                   4.736        0.000                      0                    3        1.666        0.000                      0                    3  
rgmii_rxc                                           clkout0                                                   5.276        0.000                      0                   58                                                                        
clkout0                                             clkout1                                                   0.752        0.000                      0                    2        5.750        0.000                      0                    2  
clkout0                                             system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk        0.406        0.000                      0                    5        0.448        0.000                      0                    5  
clk_fpga_0                                          rgmii_rxc                                                 4.997        0.000                      0                    9                                                                        
system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  rgmii_rxc                                                 0.569        0.000                      0                    5        0.313        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               8.049        0.000                      0                   96        0.430        0.000                      0                   96  
**async_default**  rgmii_rxc          rgmii_rxc                7.044        0.000                      0                    1        0.455        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.517ns (8.624%)  route 5.478ns (91.376%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 12.749 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.565     2.997    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y289        FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y289        FDRE (Prop_fdre_C_Q)         0.259     3.256 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/Q
                         net (fo=6, routed)           2.296     5.552    system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWADDR[6]
    SLICE_X28Y218        LUT6 (Prop_lut6_I1_O)        0.043     5.595 f  system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_6/O
                         net (fo=1, routed)           0.239     5.834    system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_6_n_0
    SLICE_X28Y218        LUT6 (Prop_lut6_I4_O)        0.043     5.877 f  system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_3/O
                         net (fo=1, routed)           0.242     6.118    system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_3_n_0
    SLICE_X27Y218        LUT3 (Prop_lut3_I2_O)        0.043     6.161 r  system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_1/O
                         net (fo=9, routed)           0.482     6.644    system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/embedded_awaddr_reg_reg
    SLICE_X23Y216        LUT5 (Prop_lut5_I0_O)        0.043     6.687 r  system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_WREADY_INST_0/O
                         net (fo=1, routed)           0.628     7.315    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X22Y236        LUT5 (Prop_lut5_I1_O)        0.043     7.358 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.278     7.636    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg_1
    SLICE_X22Y238        LUT5 (Prop_lut5_I4_O)        0.043     7.679 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.313     8.992    system_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.425    12.749    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.261    13.010    
                         clock uncertainty           -0.154    12.856    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.668    12.188    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.188    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 0.560ns (8.992%)  route 5.668ns (91.008%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.565     2.997    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y289        FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y289        FDRE (Prop_fdre_C_Q)         0.259     3.256 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/Q
                         net (fo=6, routed)           2.296     5.552    system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWADDR[6]
    SLICE_X28Y218        LUT6 (Prop_lut6_I1_O)        0.043     5.595 f  system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_6/O
                         net (fo=1, routed)           0.239     5.834    system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_6_n_0
    SLICE_X28Y218        LUT6 (Prop_lut6_I4_O)        0.043     5.877 f  system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_3/O
                         net (fo=1, routed)           0.242     6.118    system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_3_n_0
    SLICE_X27Y218        LUT3 (Prop_lut3_I2_O)        0.043     6.161 r  system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_1/O
                         net (fo=9, routed)           0.341     6.503    system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/embedded_awaddr_reg_reg
    SLICE_X24Y217        LUT5 (Prop_lut5_I0_O)        0.043     6.546 r  system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_BVALID_INST_0/O
                         net (fo=1, routed)           0.753     7.298    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
    SLICE_X22Y233        LUT5 (Prop_lut5_I1_O)        0.043     7.341 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.336     7.677    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[0]_0
    SLICE_X22Y238        LUT5 (Prop_lut5_I4_O)        0.043     7.720 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.174     8.894    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X26Y298        LUT4 (Prop_lut4_I0_O)        0.043     8.937 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.288     9.225    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X31Y298        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.401    12.725    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y298        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism              0.261    12.986    
                         clock uncertainty           -0.154    12.832    
    SLICE_X31Y298        FDRE (Setup_fdre_C_D)       -0.019    12.813    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         12.813    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 0.603ns (9.753%)  route 5.580ns (90.247%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.565     2.997    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y289        FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y289        FDRE (Prop_fdre_C_Q)         0.259     3.256 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/Q
                         net (fo=6, routed)           2.296     5.552    system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWADDR[6]
    SLICE_X28Y218        LUT6 (Prop_lut6_I1_O)        0.043     5.595 f  system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_6/O
                         net (fo=1, routed)           0.239     5.834    system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_6_n_0
    SLICE_X28Y218        LUT6 (Prop_lut6_I4_O)        0.043     5.877 f  system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_3/O
                         net (fo=1, routed)           0.242     6.118    system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_3_n_0
    SLICE_X27Y218        LUT3 (Prop_lut3_I2_O)        0.043     6.161 r  system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_1/O
                         net (fo=9, routed)           0.341     6.503    system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/embedded_awaddr_reg_reg
    SLICE_X24Y217        LUT5 (Prop_lut5_I0_O)        0.043     6.546 r  system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_BVALID_INST_0/O
                         net (fo=1, routed)           0.753     7.298    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
    SLICE_X22Y233        LUT5 (Prop_lut5_I1_O)        0.043     7.341 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.336     7.677    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[0]_0
    SLICE_X22Y238        LUT5 (Prop_lut5_I4_O)        0.043     7.720 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.174     8.894    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X26Y298        LUT4 (Prop_lut4_I0_O)        0.043     8.937 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.200     9.137    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X26Y297        LUT6 (Prop_lut6_I4_O)        0.043     9.180 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     9.180    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X26Y297        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.398    12.722    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X26Y297        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.261    12.983    
                         clock uncertainty           -0.154    12.829    
    SLICE_X26Y297        FDRE (Setup_fdre_C_D)        0.064    12.893    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.181ns  (logic 0.603ns (9.756%)  route 5.578ns (90.244%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.565     2.997    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y289        FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y289        FDRE (Prop_fdre_C_Q)         0.259     3.256 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/Q
                         net (fo=6, routed)           2.296     5.552    system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWADDR[6]
    SLICE_X28Y218        LUT6 (Prop_lut6_I1_O)        0.043     5.595 f  system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_6/O
                         net (fo=1, routed)           0.239     5.834    system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_6_n_0
    SLICE_X28Y218        LUT6 (Prop_lut6_I4_O)        0.043     5.877 f  system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_3/O
                         net (fo=1, routed)           0.242     6.118    system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_3_n_0
    SLICE_X27Y218        LUT3 (Prop_lut3_I2_O)        0.043     6.161 r  system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_1/O
                         net (fo=9, routed)           0.341     6.503    system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/embedded_awaddr_reg_reg
    SLICE_X24Y217        LUT5 (Prop_lut5_I0_O)        0.043     6.546 r  system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_BVALID_INST_0/O
                         net (fo=1, routed)           0.753     7.298    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
    SLICE_X22Y233        LUT5 (Prop_lut5_I1_O)        0.043     7.341 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.336     7.677    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[0]_0
    SLICE_X22Y238        LUT5 (Prop_lut5_I4_O)        0.043     7.720 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.174     8.894    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X26Y298        LUT4 (Prop_lut4_I0_O)        0.043     8.937 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.198     9.135    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X26Y297        LUT4 (Prop_lut4_I2_O)        0.043     9.178 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     9.178    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X26Y297        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.398    12.722    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X26Y297        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.261    12.983    
                         clock uncertainty           -0.154    12.829    
    SLICE_X26Y297        FDRE (Setup_fdre_C_D)        0.065    12.894    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 0.626ns (11.351%)  route 4.889ns (88.649%))
  Logic Levels:           7  (LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.612ns = ( 12.612 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.600     3.032    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y290        FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y290        FDRE (Prop_fdre_C_Q)         0.223     3.255 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[16]/Q
                         net (fo=5, routed)           2.330     5.585    system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARADDR[15]
    SLICE_X28Y219        LUT3 (Prop_lut3_I2_O)        0.043     5.628 r  system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_4/O
                         net (fo=1, routed)           0.360     5.988    system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_4_n_0
    SLICE_X28Y219        LUT6 (Prop_lut6_I3_O)        0.043     6.031 f  system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_3/O
                         net (fo=1, routed)           0.244     6.275    system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_3_n_0
    SLICE_X27Y218        LUT3 (Prop_lut3_I2_O)        0.043     6.318 r  system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_1/O
                         net (fo=41, routed)          0.450     6.768    system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/start2_reg_0
    SLICE_X22Y216        LUT5 (Prop_lut5_I0_O)        0.043     6.811 f  system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0/O
                         net (fo=1, routed)           0.669     7.480    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_arready[0]
    SLICE_X23Y236        LUT5 (Prop_lut5_I1_O)        0.043     7.523 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_2/O
                         net (fo=3, routed)           0.481     8.004    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_arready_i_reg
    SLICE_X24Y238        LUT5 (Prop_lut5_I0_O)        0.052     8.056 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_2/O
                         net (fo=2, routed)           0.355     8.411    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_2_n_0
    SLICE_X25Y238        LUT6 (Prop_lut6_I0_O)        0.136     8.547 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1/O
                         net (fo=1, routed)           0.000     8.547    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0
    SLICE_X25Y238        FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.288    12.612    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X25Y238        FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/C
                         clock pessimism              0.151    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X25Y238        FDRE (Setup_fdre_C_D)        0.033    12.642    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 0.352ns (6.406%)  route 5.143ns (93.594%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 12.557 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.553     2.985    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y271        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y271        FDRE (Prop_fdre_C_Q)         0.223     3.208 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          3.400     6.608    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X40Y208        LUT5 (Prop_lut5_I2_O)        0.043     6.651 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=555, routed)         1.025     7.676    system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/sync_rst1_reg
    SLICE_X30Y215        LUT6 (Prop_lut6_I4_O)        0.043     7.719 f  system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[0]_i_2/O
                         net (fo=18, routed)          0.718     8.437    system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[0]_i_2_n_0
    SLICE_X35Y213        LUT6 (Prop_lut6_I4_O)        0.043     8.480 r  system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[2]_i_1/O
                         net (fo=1, routed)           0.000     8.480    system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[2]_i_1_n_0
    SLICE_X35Y213        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.233    12.557    system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X35Y213        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[2]/C
                         clock pessimism              0.151    12.708    
                         clock uncertainty           -0.154    12.554    
    SLICE_X35Y213        FDRE (Setup_fdre_C_D)        0.033    12.587    system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[2]
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.395ns (7.178%)  route 5.108ns (92.822%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 12.608 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.553     2.985    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y271        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y271        FDRE (Prop_fdre_C_Q)         0.223     3.208 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          3.400     6.608    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X40Y208        LUT5 (Prop_lut5_I2_O)        0.043     6.651 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=555, routed)         0.886     7.537    system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/sync_rst1_reg
    SLICE_X30Y215        LUT5 (Prop_lut5_I0_O)        0.043     7.580 f  system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=32, routed)          0.357     7.937    system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
    SLICE_X30Y216        LUT3 (Prop_lut3_I2_O)        0.043     7.980 f  system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[12]_i_2/O
                         net (fo=1, routed)           0.245     8.225    system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[12]_i_2_n_0
    SLICE_X30Y216        LUT5 (Prop_lut5_I4_O)        0.043     8.268 r  system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[12]_i_1/O
                         net (fo=1, routed)           0.220     8.488    system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[12]_i_1_n_0
    SLICE_X30Y216        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.284    12.608    system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X30Y216        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[12]/C
                         clock pessimism              0.151    12.759    
                         clock uncertainty           -0.154    12.605    
    SLICE_X30Y216        FDRE (Setup_fdre_C_D)        0.011    12.616    system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[12]
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.266ns (5.245%)  route 4.805ns (94.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 12.538 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.553     2.985    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y271        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y271        FDRE (Prop_fdre_C_Q)         0.223     3.208 f  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          4.312     7.520    system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X1Y184         LUT3 (Prop_lut3_I0_O)        0.043     7.563 r  system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[24]_i_1/O
                         net (fo=24, routed)          0.494     8.056    system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X0Y179         FDRE                                         r  system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.214    12.538    system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y179         FDRE                                         r  system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.121    12.659    
                         clock uncertainty           -0.154    12.505    
    SLICE_X0Y179         FDRE (Setup_fdre_C_R)       -0.281    12.224    system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.266ns (5.245%)  route 4.805ns (94.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 12.538 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.553     2.985    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y271        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y271        FDRE (Prop_fdre_C_Q)         0.223     3.208 f  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          4.312     7.520    system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X1Y184         LUT3 (Prop_lut3_I0_O)        0.043     7.563 r  system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[24]_i_1/O
                         net (fo=24, routed)          0.494     8.056    system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X0Y179         FDRE                                         r  system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.214    12.538    system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y179         FDRE                                         r  system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.121    12.659    
                         clock uncertainty           -0.154    12.505    
    SLICE_X0Y179         FDRE (Setup_fdre_C_R)       -0.281    12.224    system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.266ns (5.245%)  route 4.805ns (94.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 12.538 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.553     2.985    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y271        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y271        FDRE (Prop_fdre_C_Q)         0.223     3.208 f  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          4.312     7.520    system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X1Y184         LUT3 (Prop_lut3_I0_O)        0.043     7.563 r  system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[24]_i_1/O
                         net (fo=24, routed)          0.494     8.056    system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X0Y179         FDRE                                         r  system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.214    12.538    system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y179         FDRE                                         r  system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.121    12.659    
                         clock uncertainty           -0.154    12.505    
    SLICE_X0Y179         FDRE (Setup_fdre_C_R)       -0.281    12.224    system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  4.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.100ns (32.907%)  route 0.204ns (67.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.658     1.409    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/AXI_STR_TXC_ACLK
    SLICE_X11Y221        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y221        FDRE (Prop_fdre_C_Q)         0.100     1.509 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int_reg[2]/Q
                         net (fo=1, routed)           0.204     1.713    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ADDRBWRADDR[2]
    RAMB36_X0Y44         RAMB36E1                                     r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.912     1.711    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/AXI_STR_TXC_ACLK
    RAMB36_X0Y44         RAMB36E1                                     r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.241     1.470    
    RAMB36_X0Y44         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.653    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.791%)  route 0.195ns (68.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.550     1.301    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AXI_STR_RXD_ACLK
    SLICE_X41Y197        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y197        FDRE (Prop_fdre_C_Q)         0.091     1.392 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.195     1.587    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X42Y198        RAMD32                                       r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.756     1.555    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X42Y198        RAMD32                                       r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.240     1.315    
    SLICE_X42Y198        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.520    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.791%)  route 0.195ns (68.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.550     1.301    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AXI_STR_RXD_ACLK
    SLICE_X41Y197        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y197        FDRE (Prop_fdre_C_Q)         0.091     1.392 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.195     1.587    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X42Y198        RAMD32                                       r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.756     1.555    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X42Y198        RAMD32                                       r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.240     1.315    
    SLICE_X42Y198        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.520    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.791%)  route 0.195ns (68.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.550     1.301    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AXI_STR_RXD_ACLK
    SLICE_X41Y197        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y197        FDRE (Prop_fdre_C_Q)         0.091     1.392 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.195     1.587    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X42Y198        RAMD32                                       r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.756     1.555    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X42Y198        RAMD32                                       r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.240     1.315    
    SLICE_X42Y198        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.520    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.791%)  route 0.195ns (68.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.550     1.301    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AXI_STR_RXD_ACLK
    SLICE_X41Y197        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y197        FDRE (Prop_fdre_C_Q)         0.091     1.392 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.195     1.587    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X42Y198        RAMD32                                       r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.756     1.555    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X42Y198        RAMD32                                       r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.240     1.315    
    SLICE_X42Y198        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.520    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.791%)  route 0.195ns (68.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.550     1.301    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AXI_STR_RXD_ACLK
    SLICE_X41Y197        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y197        FDRE (Prop_fdre_C_Q)         0.091     1.392 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.195     1.587    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X42Y198        RAMD32                                       r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.756     1.555    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X42Y198        RAMD32                                       r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.240     1.315    
    SLICE_X42Y198        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.520    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.791%)  route 0.195ns (68.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.550     1.301    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AXI_STR_RXD_ACLK
    SLICE_X41Y197        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y197        FDRE (Prop_fdre_C_Q)         0.091     1.392 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.195     1.587    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X42Y198        RAMD32                                       r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.756     1.555    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X42Y198        RAMD32                                       r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/CLK
                         clock pessimism             -0.240     1.315    
    SLICE_X42Y198        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.520    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.791%)  route 0.195ns (68.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.550     1.301    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AXI_STR_RXD_ACLK
    SLICE_X41Y197        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y197        FDRE (Prop_fdre_C_Q)         0.091     1.392 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.195     1.587    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X42Y198        RAMS32                                       r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.756     1.555    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X42Y198        RAMS32                                       r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/CLK
                         clock pessimism             -0.240     1.315    
    SLICE_X42Y198        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     1.520    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.791%)  route 0.195ns (68.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.550     1.301    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AXI_STR_RXD_ACLK
    SLICE_X41Y197        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y197        FDRE (Prop_fdre_C_Q)         0.091     1.392 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.195     1.587    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X42Y198        RAMS32                                       r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.756     1.555    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X42Y198        RAMS32                                       r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/CLK
                         clock pessimism             -0.240     1.315    
    SLICE_X42Y198        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     1.520    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.129%)  route 0.108ns (51.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.812     1.563    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y300        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y300        FDRE (Prop_fdre_C_Q)         0.100     1.663 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.108     1.771    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y300        SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.077     1.876    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y300        SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.281     1.595    
    SLICE_X26Y300        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.697    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X1Y90   system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X1Y90   system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X1Y36   system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X0Y44   system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X2Y37   system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X2Y38   system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X0Y42   system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X2Y39   system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X0Y45   system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X0Y41   system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X6Y193   system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X6Y193   system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X6Y193   system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X6Y193   system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X6Y192   system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X6Y192   system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X6Y192   system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X6Y192   system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X6Y191   system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X6Y191   system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X42Y195  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X42Y195  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X42Y195  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X42Y195  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X42Y195  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X42Y195  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X42Y195  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X42Y195  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X42Y194  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X42Y194  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.388ns (24.180%)  route 1.217ns (75.820%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.556ns = ( 10.556 - 8.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.402     2.834    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X48Y211        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.259     3.093 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/Q
                         net (fo=2, routed)           0.549     3.642    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]
    SLICE_X49Y211        LUT6 (Prop_lut6_I3_O)        0.043     3.685 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_3/O
                         net (fo=1, routed)           0.098     3.783    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_3_n_0
    SLICE_X49Y211        LUT5 (Prop_lut5_I0_O)        0.043     3.826 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_2/O
                         net (fo=2, routed)           0.202     4.028    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_2_n_0
    SLICE_X50Y212        LUT4 (Prop_lut4_I2_O)        0.043     4.071 r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count[0]_i_1/O
                         net (fo=12, routed)          0.368     4.439    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/phy_reset_count
    SLICE_X48Y210        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.232    10.556    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X48Y210        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[0]/C
                         clock pessimism              0.254    10.810    
                         clock uncertainty           -0.125    10.685    
    SLICE_X48Y210        FDRE (Setup_fdre_C_CE)      -0.178    10.507    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.507    
                         arrival time                          -4.439    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.388ns (24.180%)  route 1.217ns (75.820%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.556ns = ( 10.556 - 8.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.402     2.834    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X48Y211        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.259     3.093 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/Q
                         net (fo=2, routed)           0.549     3.642    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]
    SLICE_X49Y211        LUT6 (Prop_lut6_I3_O)        0.043     3.685 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_3/O
                         net (fo=1, routed)           0.098     3.783    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_3_n_0
    SLICE_X49Y211        LUT5 (Prop_lut5_I0_O)        0.043     3.826 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_2/O
                         net (fo=2, routed)           0.202     4.028    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_2_n_0
    SLICE_X50Y212        LUT4 (Prop_lut4_I2_O)        0.043     4.071 r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count[0]_i_1/O
                         net (fo=12, routed)          0.368     4.439    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/phy_reset_count
    SLICE_X48Y210        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.232    10.556    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X48Y210        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[1]/C
                         clock pessimism              0.254    10.810    
                         clock uncertainty           -0.125    10.685    
    SLICE_X48Y210        FDRE (Setup_fdre_C_CE)      -0.178    10.507    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.507    
                         arrival time                          -4.439    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.388ns (24.180%)  route 1.217ns (75.820%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.556ns = ( 10.556 - 8.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.402     2.834    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X48Y211        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.259     3.093 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/Q
                         net (fo=2, routed)           0.549     3.642    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]
    SLICE_X49Y211        LUT6 (Prop_lut6_I3_O)        0.043     3.685 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_3/O
                         net (fo=1, routed)           0.098     3.783    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_3_n_0
    SLICE_X49Y211        LUT5 (Prop_lut5_I0_O)        0.043     3.826 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_2/O
                         net (fo=2, routed)           0.202     4.028    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_2_n_0
    SLICE_X50Y212        LUT4 (Prop_lut4_I2_O)        0.043     4.071 r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count[0]_i_1/O
                         net (fo=12, routed)          0.368     4.439    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/phy_reset_count
    SLICE_X48Y210        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.232    10.556    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X48Y210        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[2]/C
                         clock pessimism              0.254    10.810    
                         clock uncertainty           -0.125    10.685    
    SLICE_X48Y210        FDRE (Setup_fdre_C_CE)      -0.178    10.507    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.507    
                         arrival time                          -4.439    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.388ns (24.180%)  route 1.217ns (75.820%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.556ns = ( 10.556 - 8.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.402     2.834    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X48Y211        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.259     3.093 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/Q
                         net (fo=2, routed)           0.549     3.642    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]
    SLICE_X49Y211        LUT6 (Prop_lut6_I3_O)        0.043     3.685 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_3/O
                         net (fo=1, routed)           0.098     3.783    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_3_n_0
    SLICE_X49Y211        LUT5 (Prop_lut5_I0_O)        0.043     3.826 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_2/O
                         net (fo=2, routed)           0.202     4.028    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_2_n_0
    SLICE_X50Y212        LUT4 (Prop_lut4_I2_O)        0.043     4.071 r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count[0]_i_1/O
                         net (fo=12, routed)          0.368     4.439    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/phy_reset_count
    SLICE_X48Y210        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.232    10.556    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X48Y210        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[3]/C
                         clock pessimism              0.254    10.810    
                         clock uncertainty           -0.125    10.685    
    SLICE_X48Y210        FDRE (Setup_fdre_C_CE)      -0.178    10.507    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.507    
                         arrival time                          -4.439    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.388ns (26.976%)  route 1.050ns (73.024%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.555ns = ( 10.555 - 8.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.402     2.834    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X48Y211        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.259     3.093 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/Q
                         net (fo=2, routed)           0.549     3.642    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]
    SLICE_X49Y211        LUT6 (Prop_lut6_I3_O)        0.043     3.685 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_3/O
                         net (fo=1, routed)           0.098     3.783    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_3_n_0
    SLICE_X49Y211        LUT5 (Prop_lut5_I0_O)        0.043     3.826 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_2/O
                         net (fo=2, routed)           0.202     4.028    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_2_n_0
    SLICE_X50Y212        LUT4 (Prop_lut4_I2_O)        0.043     4.071 r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count[0]_i_1/O
                         net (fo=12, routed)          0.202     4.272    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/phy_reset_count
    SLICE_X48Y212        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.231    10.555    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X48Y212        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[10]/C
                         clock pessimism              0.254    10.809    
                         clock uncertainty           -0.125    10.684    
    SLICE_X48Y212        FDRE (Setup_fdre_C_CE)      -0.178    10.506    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[10]
  -------------------------------------------------------------------
                         required time                         10.506    
                         arrival time                          -4.272    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.388ns (26.976%)  route 1.050ns (73.024%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.555ns = ( 10.555 - 8.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.402     2.834    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X48Y211        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.259     3.093 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/Q
                         net (fo=2, routed)           0.549     3.642    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]
    SLICE_X49Y211        LUT6 (Prop_lut6_I3_O)        0.043     3.685 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_3/O
                         net (fo=1, routed)           0.098     3.783    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_3_n_0
    SLICE_X49Y211        LUT5 (Prop_lut5_I0_O)        0.043     3.826 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_2/O
                         net (fo=2, routed)           0.202     4.028    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_2_n_0
    SLICE_X50Y212        LUT4 (Prop_lut4_I2_O)        0.043     4.071 r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count[0]_i_1/O
                         net (fo=12, routed)          0.202     4.272    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/phy_reset_count
    SLICE_X48Y212        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.231    10.555    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X48Y212        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[11]/C
                         clock pessimism              0.254    10.809    
                         clock uncertainty           -0.125    10.684    
    SLICE_X48Y212        FDRE (Setup_fdre_C_CE)      -0.178    10.506    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[11]
  -------------------------------------------------------------------
                         required time                         10.506    
                         arrival time                          -4.272    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.388ns (26.976%)  route 1.050ns (73.024%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.555ns = ( 10.555 - 8.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.402     2.834    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X48Y211        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.259     3.093 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/Q
                         net (fo=2, routed)           0.549     3.642    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]
    SLICE_X49Y211        LUT6 (Prop_lut6_I3_O)        0.043     3.685 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_3/O
                         net (fo=1, routed)           0.098     3.783    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_3_n_0
    SLICE_X49Y211        LUT5 (Prop_lut5_I0_O)        0.043     3.826 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_2/O
                         net (fo=2, routed)           0.202     4.028    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_2_n_0
    SLICE_X50Y212        LUT4 (Prop_lut4_I2_O)        0.043     4.071 r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count[0]_i_1/O
                         net (fo=12, routed)          0.202     4.272    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/phy_reset_count
    SLICE_X48Y212        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.231    10.555    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X48Y212        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[8]/C
                         clock pessimism              0.254    10.809    
                         clock uncertainty           -0.125    10.684    
    SLICE_X48Y212        FDRE (Setup_fdre_C_CE)      -0.178    10.506    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[8]
  -------------------------------------------------------------------
                         required time                         10.506    
                         arrival time                          -4.272    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.388ns (26.976%)  route 1.050ns (73.024%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.555ns = ( 10.555 - 8.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.402     2.834    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X48Y211        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.259     3.093 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/Q
                         net (fo=2, routed)           0.549     3.642    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]
    SLICE_X49Y211        LUT6 (Prop_lut6_I3_O)        0.043     3.685 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_3/O
                         net (fo=1, routed)           0.098     3.783    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_3_n_0
    SLICE_X49Y211        LUT5 (Prop_lut5_I0_O)        0.043     3.826 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_2/O
                         net (fo=2, routed)           0.202     4.028    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_2_n_0
    SLICE_X50Y212        LUT4 (Prop_lut4_I2_O)        0.043     4.071 r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count[0]_i_1/O
                         net (fo=12, routed)          0.202     4.272    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/phy_reset_count
    SLICE_X48Y212        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.231    10.555    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X48Y212        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[9]/C
                         clock pessimism              0.254    10.809    
                         clock uncertainty           -0.125    10.684    
    SLICE_X48Y212        FDRE (Setup_fdre_C_CE)      -0.178    10.506    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[9]
  -------------------------------------------------------------------
                         required time                         10.506    
                         arrival time                          -4.272    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.388ns (26.943%)  route 1.052ns (73.057%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.555ns = ( 10.555 - 8.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.402     2.834    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X48Y211        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.259     3.093 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/Q
                         net (fo=2, routed)           0.549     3.642    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]
    SLICE_X49Y211        LUT6 (Prop_lut6_I3_O)        0.043     3.685 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_3/O
                         net (fo=1, routed)           0.098     3.783    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_3_n_0
    SLICE_X49Y211        LUT5 (Prop_lut5_I0_O)        0.043     3.826 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_2/O
                         net (fo=2, routed)           0.202     4.028    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_2_n_0
    SLICE_X50Y212        LUT4 (Prop_lut4_I2_O)        0.043     4.071 r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count[0]_i_1/O
                         net (fo=12, routed)          0.203     4.274    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/phy_reset_count
    SLICE_X48Y211        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.231    10.555    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X48Y211        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[4]/C
                         clock pessimism              0.279    10.834    
                         clock uncertainty           -0.125    10.709    
    SLICE_X48Y211        FDRE (Setup_fdre_C_CE)      -0.178    10.531    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.531    
                         arrival time                          -4.274    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.388ns (26.943%)  route 1.052ns (73.057%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.555ns = ( 10.555 - 8.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.402     2.834    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X48Y211        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.259     3.093 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]/Q
                         net (fo=2, routed)           0.549     3.642    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[7]
    SLICE_X49Y211        LUT6 (Prop_lut6_I3_O)        0.043     3.685 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_3/O
                         net (fo=1, routed)           0.098     3.783    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_3_n_0
    SLICE_X49Y211        LUT5 (Prop_lut5_I0_O)        0.043     3.826 f  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_2/O
                         net (fo=2, routed)           0.202     4.028    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_i_2_n_0
    SLICE_X50Y212        LUT4 (Prop_lut4_I2_O)        0.043     4.071 r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count[0]_i_1/O
                         net (fo=12, routed)          0.203     4.274    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/phy_reset_count
    SLICE_X48Y211        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.231    10.555    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X48Y211        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[5]/C
                         clock pessimism              0.279    10.834    
                         clock uncertainty           -0.125    10.709    
    SLICE_X48Y211        FDRE (Setup_fdre_C_CE)      -0.178    10.531    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.531    
                         arrival time                          -4.274    
  -------------------------------------------------------------------
                         slack                                  6.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst0_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.624     1.375    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/GTX_CLK
    SLICE_X47Y213        FDPE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y213        FDPE (Prop_fdpe_C_Q)         0.100     1.475 r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst0_reg/Q
                         net (fo=1, routed)           0.055     1.530    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst0
    SLICE_X47Y213        FDPE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.850     1.649    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/GTX_CLK
    SLICE_X47Y213        FDPE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst1_reg/C
                         clock pessimism             -0.274     1.375    
    SLICE_X47Y213        FDPE (Hold_fdpe_C_D)         0.047     1.422    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst1_reg
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst0_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.625     1.376    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/GTX_CLK
    SLICE_X47Y212        FDSE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y212        FDSE (Prop_fdse_C_Q)         0.100     1.476 r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst0_reg/Q
                         net (fo=1, routed)           0.055     1.531    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst0
    SLICE_X47Y212        FDSE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.851     1.650    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/GTX_CLK
    SLICE_X47Y212        FDSE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
                         clock pessimism             -0.274     1.376    
    SLICE_X47Y212        FDSE (Hold_fdse_C_D)         0.047     1.423    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_2_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_2_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.593%)  route 0.102ns (50.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.626     1.377    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X47Y210        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_2_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDRE (Prop_fdre_C_Q)         0.100     1.477 r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_2_reg_reg[18]/Q
                         net (fo=3, routed)           0.102     1.579    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_output
    SLICE_X46Y211        FDSE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.853     1.652    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X46Y211        FDSE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_2_reg_reg[0]/C
                         clock pessimism             -0.261     1.391    
    SLICE_X46Y211        FDSE (Hold_fdse_C_D)         0.059     1.450    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.609     1.360    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/clk
    SLICE_X0Y178         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y178         FDRE (Prop_fdre_C_Q)         0.118     1.478 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     1.533    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync0
    SLICE_X0Y178         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.815     1.614    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/clk
    SLICE_X0Y178         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg1/C
                         clock pessimism             -0.254     1.360    
    SLICE_X0Y178         FDRE (Hold_fdre_C_D)         0.042     1.402    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.608     1.359    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/clk
    SLICE_X0Y177         FDPE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y177         FDPE (Prop_fdpe_C_Q)         0.118     1.477 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.055     1.532    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync_reg0
    SLICE_X0Y177         FDPE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.814     1.613    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/clk
    SLICE_X0Y177         FDPE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/C
                         clock pessimism             -0.254     1.359    
    SLICE_X0Y177         FDPE (Hold_fdpe_C_D)         0.042     1.401    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (76.071%)  route 0.054ns (23.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.614     1.365    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_clk
    SLICE_X2Y183         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y183         FDRE (Prop_fdre_C_Q)         0.107     1.472 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_reg_reg/Q
                         net (fo=1, routed)           0.054     1.526    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_reg
    SLICE_X2Y183         LUT2 (Prop_lut2_I0_O)        0.064     1.590 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     1.590    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_edge_i_1_n_0
    SLICE_X2Y183         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.820     1.619    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_clk
    SLICE_X2Y183         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_edge_reg/C
                         clock pessimism             -0.254     1.365    
    SLICE_X2Y183         FDRE (Hold_fdre_C_D)         0.087     1.452    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_21/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_22/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.091ns (64.233%)  route 0.051ns (35.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.625     1.376    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X51Y212        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y212        FDRE (Prop_fdre_C_Q)         0.091     1.467 r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_21/Q
                         net (fo=1, routed)           0.051     1.518    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_21_n_0
    SLICE_X51Y212        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_22/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.850     1.649    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X51Y212        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_22/C
                         clock pessimism             -0.273     1.376    
    SLICE_X51Y212        FDRE (Hold_fdre_C_D)        -0.006     1.370    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_22
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_16/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_17/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.624     1.375    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X53Y212        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y212        FDRE (Prop_fdre_C_Q)         0.100     1.475 r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_16/Q
                         net (fo=1, routed)           0.096     1.571    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_16_n_0
    SLICE_X52Y212        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.849     1.648    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X52Y212        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_17/C
                         clock pessimism             -0.262     1.386    
    SLICE_X52Y212        FDRE (Hold_fdre_C_D)         0.037     1.423    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_17
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg[29]_COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_27/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.609%)  route 0.077ns (34.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.625     1.376    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X50Y212        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg[29]_COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y212        FDRE (Prop_fdre_C_Q)         0.118     1.494 r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg[29]_COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_27/Q
                         net (fo=1, routed)           0.077     1.571    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg[29]_COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_27_n_0
    SLICE_X51Y212        LUT2 (Prop_lut2_I0_O)        0.028     1.599 r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_gate/O
                         net (fo=1, routed)           0.000     1.599    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_gate_n_0
    SLICE_X51Y212        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.850     1.649    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X51Y212        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg[30]/C
                         clock pessimism             -0.262     1.387    
    SLICE_X51Y212        FDRE (Hold_fdre_C_D)         0.060     1.447    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_2_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_2_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.898%)  route 0.093ns (48.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.626     1.377    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X47Y211        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_2_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y211        FDRE (Prop_fdre_C_Q)         0.100     1.477 r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_2_reg_reg[10]/Q
                         net (fo=1, routed)           0.093     1.570    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_2_reg_reg_n_0_[10]
    SLICE_X47Y211        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_2_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.853     1.652    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X47Y211        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_2_reg_reg[11]/C
                         clock pessimism             -0.275     1.377    
    SLICE_X47Y211        FDRE (Hold_fdre_C_D)         0.032     1.409    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_2_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         8.000       6.591      BUFGCTRL_X0Y18   system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y0  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         8.000       7.250      SLICE_X2Y183     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_reg_reg/C
Min Period        n/a     FDPE/C             n/a            0.750         8.000       7.250      SLICE_X0Y177     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/C
Min Period        n/a     FDPE/C             n/a            0.750         8.000       7.250      SLICE_X0Y177     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync2/C
Min Period        n/a     FDPE/C             n/a            0.750         8.000       7.250      SLICE_X0Y177     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync4/C
Min Period        n/a     FDRE/C             n/a            0.750         8.000       7.250      SLICE_X0Y178     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg1/C
Min Period        n/a     FDRE/C             n/a            0.750         8.000       7.250      SLICE_X0Y178     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg2/C
Min Period        n/a     FDRE/C             n/a            0.750         8.000       7.250      SLICE_X0Y178     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg4/C
Min Period        n/a     FDPE/C             n/a            0.750         8.000       7.250      SLICE_X47Y213    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst1_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.642         4.000       3.358      SLICE_X50Y212    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_26/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.642         4.000       3.358      SLICE_X50Y212    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_26/CLK
Low Pulse Width   Fast    FDRE/C             n/a            0.400         4.000       3.600      SLICE_X2Y183     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_reg_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.400         4.000       3.600      SLICE_X0Y177     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/C
Low Pulse Width   Slow    FDPE/C             n/a            0.400         4.000       3.600      SLICE_X0Y177     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.400         4.000       3.600      SLICE_X0Y177     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync4/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         4.000       3.600      SLICE_X0Y178     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         4.000       3.600      SLICE_X0Y178     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg2/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.642         4.000       3.358      SLICE_X50Y212    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_26/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.642         4.000       3.358      SLICE_X50Y212    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_26/CLK
High Pulse Width  Fast    FDRE/C             n/a            0.350         4.000       3.650      SLICE_X49Y211    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_CMPLTE_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         4.000       3.650      SLICE_X48Y210    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         4.000       3.650      SLICE_X48Y210    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         4.000       3.650      SLICE_X48Y210    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         4.000       3.650      SLICE_X48Y210    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         4.000       3.650      SLICE_X48Y211    system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y0  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y0  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 1.412ns (38.425%)  route 2.263ns (61.575%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.482ns = ( 14.482 - 8.000 ) 
    Source Clock Delay      (SCD):    7.071ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     3.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     5.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.520     7.071    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X7Y214         FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y214         FDRE (Prop_fdre_C_Q)         0.223     7.294 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]/Q
                         net (fo=10, routed)          0.885     8.179    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxD_2_Mem_Addr[0]
    SLICE_X5Y219         LUT6 (Prop_lut6_I1_O)        0.043     8.222 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.222    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4_n_0
    SLICE_X5Y219         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.481 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.481    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_n_0
    SLICE_X5Y220         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.620 f  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry__0/CO[0]
                         net (fo=9, routed)           0.350     8.970    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1
    SLICE_X4Y218         LUT3 (Prop_lut3_I2_O)        0.131     9.101 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_9/O
                         net (fo=1, routed)           0.363     9.464    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_9_n_0
    SLICE_X4Y218         LUT6 (Prop_lut6_I3_O)        0.043     9.507 f  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_3/O
                         net (fo=16, routed)          0.665    10.172    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/align_start_addr
    SLICE_X7Y214         LUT2 (Prop_lut2_I1_O)        0.043    10.215 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_8/O
                         net (fo=1, routed)           0.000    10.215    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_8_n_0
    SLICE_X7Y214         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.474 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.474    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]_i_2_n_0
    SLICE_X7Y215         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.527 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]_i_1_n_0
    SLICE_X7Y216         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.580 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.580    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]_i_1_n_0
    SLICE_X7Y217         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.746 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.746    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[12]_i_1_n_6
    SLICE_X7Y217         FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    10.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    13.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.346    14.482    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X7Y217         FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[13]/C
                         clock pessimism              0.563    15.045    
                         clock uncertainty           -0.078    14.967    
    SLICE_X7Y217         FDRE (Setup_fdre_C_D)        0.049    15.016    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.302ns (9.657%)  route 2.825ns (90.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.373ns = ( 14.373 - 8.000 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     3.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     5.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.529     7.080    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_axi_clk
    SLICE_X2Y205         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y205         FDRE (Prop_fdre_C_Q)         0.259     7.339 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/Q
                         net (fo=470, routed)         2.583     9.922    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/tx_reset_reg
    SLICE_X33Y208        LUT2 (Prop_lut2_I0_O)        0.043     9.965 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1/O
                         net (fo=4, routed)           0.242    10.207    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0
    SLICE_X33Y208        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    10.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    13.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.237    14.373    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X33Y208        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[5]/C
                         clock pessimism              0.538    14.911    
                         clock uncertainty           -0.078    14.833    
    SLICE_X33Y208        FDRE (Setup_fdre_C_R)       -0.304    14.529    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.302ns (9.657%)  route 2.825ns (90.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.373ns = ( 14.373 - 8.000 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     3.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     5.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.529     7.080    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_axi_clk
    SLICE_X2Y205         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y205         FDRE (Prop_fdre_C_Q)         0.259     7.339 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/Q
                         net (fo=470, routed)         2.583     9.922    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/tx_reset_reg
    SLICE_X33Y208        LUT2 (Prop_lut2_I0_O)        0.043     9.965 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1/O
                         net (fo=4, routed)           0.242    10.207    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0
    SLICE_X33Y208        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    10.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    13.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.237    14.373    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X33Y208        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[6]/C
                         clock pessimism              0.538    14.911    
                         clock uncertainty           -0.078    14.833    
    SLICE_X33Y208        FDRE (Setup_fdre_C_R)       -0.304    14.529    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 1.359ns (37.524%)  route 2.263ns (62.476%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.483ns = ( 14.483 - 8.000 ) 
    Source Clock Delay      (SCD):    7.071ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     3.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     5.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.520     7.071    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X7Y214         FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y214         FDRE (Prop_fdre_C_Q)         0.223     7.294 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]/Q
                         net (fo=10, routed)          0.885     8.179    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxD_2_Mem_Addr[0]
    SLICE_X5Y219         LUT6 (Prop_lut6_I1_O)        0.043     8.222 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.222    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4_n_0
    SLICE_X5Y219         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.481 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.481    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_n_0
    SLICE_X5Y220         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.620 f  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry__0/CO[0]
                         net (fo=9, routed)           0.350     8.970    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1
    SLICE_X4Y218         LUT3 (Prop_lut3_I2_O)        0.131     9.101 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_9/O
                         net (fo=1, routed)           0.363     9.464    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_9_n_0
    SLICE_X4Y218         LUT6 (Prop_lut6_I3_O)        0.043     9.507 f  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_3/O
                         net (fo=16, routed)          0.665    10.172    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/align_start_addr
    SLICE_X7Y214         LUT2 (Prop_lut2_I1_O)        0.043    10.215 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_8/O
                         net (fo=1, routed)           0.000    10.215    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_8_n_0
    SLICE_X7Y214         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.474 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.474    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]_i_2_n_0
    SLICE_X7Y215         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.527 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]_i_1_n_0
    SLICE_X7Y216         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.693 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.693    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]_i_1_n_6
    SLICE_X7Y216         FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    10.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    13.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.347    14.483    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X7Y216         FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[9]/C
                         clock pessimism              0.563    15.046    
                         clock uncertainty           -0.078    14.968    
    SLICE_X7Y216         FDRE (Setup_fdre_C_D)        0.049    15.017    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 1.357ns (37.490%)  route 2.263ns (62.510%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.482ns = ( 14.482 - 8.000 ) 
    Source Clock Delay      (SCD):    7.071ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     3.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     5.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.520     7.071    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X7Y214         FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y214         FDRE (Prop_fdre_C_Q)         0.223     7.294 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]/Q
                         net (fo=10, routed)          0.885     8.179    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxD_2_Mem_Addr[0]
    SLICE_X5Y219         LUT6 (Prop_lut6_I1_O)        0.043     8.222 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.222    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4_n_0
    SLICE_X5Y219         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.481 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.481    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_n_0
    SLICE_X5Y220         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.620 f  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry__0/CO[0]
                         net (fo=9, routed)           0.350     8.970    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1
    SLICE_X4Y218         LUT3 (Prop_lut3_I2_O)        0.131     9.101 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_9/O
                         net (fo=1, routed)           0.363     9.464    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_9_n_0
    SLICE_X4Y218         LUT6 (Prop_lut6_I3_O)        0.043     9.507 f  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_3/O
                         net (fo=16, routed)          0.665    10.172    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/align_start_addr
    SLICE_X7Y214         LUT2 (Prop_lut2_I1_O)        0.043    10.215 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_8/O
                         net (fo=1, routed)           0.000    10.215    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_8_n_0
    SLICE_X7Y214         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.474 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.474    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]_i_2_n_0
    SLICE_X7Y215         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.527 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]_i_1_n_0
    SLICE_X7Y216         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.580 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.580    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]_i_1_n_0
    SLICE_X7Y217         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.691 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.691    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[12]_i_1_n_7
    SLICE_X7Y217         FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    10.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    13.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.346    14.482    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X7Y217         FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[12]/C
                         clock pessimism              0.563    15.045    
                         clock uncertainty           -0.078    14.967    
    SLICE_X7Y217         FDRE (Setup_fdre_C_D)        0.049    15.016    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.342ns (37.230%)  route 2.263ns (62.770%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.483ns = ( 14.483 - 8.000 ) 
    Source Clock Delay      (SCD):    7.071ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     3.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     5.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.520     7.071    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X7Y214         FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y214         FDRE (Prop_fdre_C_Q)         0.223     7.294 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]/Q
                         net (fo=10, routed)          0.885     8.179    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxD_2_Mem_Addr[0]
    SLICE_X5Y219         LUT6 (Prop_lut6_I1_O)        0.043     8.222 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.222    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4_n_0
    SLICE_X5Y219         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.481 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.481    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_n_0
    SLICE_X5Y220         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.620 f  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry__0/CO[0]
                         net (fo=9, routed)           0.350     8.970    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1
    SLICE_X4Y218         LUT3 (Prop_lut3_I2_O)        0.131     9.101 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_9/O
                         net (fo=1, routed)           0.363     9.464    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_9_n_0
    SLICE_X4Y218         LUT6 (Prop_lut6_I3_O)        0.043     9.507 f  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_3/O
                         net (fo=16, routed)          0.665    10.172    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/align_start_addr
    SLICE_X7Y214         LUT2 (Prop_lut2_I1_O)        0.043    10.215 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_8/O
                         net (fo=1, routed)           0.000    10.215    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_8_n_0
    SLICE_X7Y214         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.474 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.474    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]_i_2_n_0
    SLICE_X7Y215         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.527 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]_i_1_n_0
    SLICE_X7Y216         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.676 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.676    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]_i_1_n_4
    SLICE_X7Y216         FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    10.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    13.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.347    14.483    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X7Y216         FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[11]/C
                         clock pessimism              0.563    15.046    
                         clock uncertainty           -0.078    14.968    
    SLICE_X7Y216         FDRE (Setup_fdre_C_D)        0.049    15.017    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.302ns (9.657%)  route 2.825ns (90.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.373ns = ( 14.373 - 8.000 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     3.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     5.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.529     7.080    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_axi_clk
    SLICE_X2Y205         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y205         FDRE (Prop_fdre_C_Q)         0.259     7.339 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/Q
                         net (fo=470, routed)         2.583     9.922    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/tx_reset_reg
    SLICE_X33Y208        LUT2 (Prop_lut2_I0_O)        0.043     9.965 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1/O
                         net (fo=4, routed)           0.242    10.207    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0
    SLICE_X32Y208        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    10.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    13.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.237    14.373    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X32Y208        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[3]/C
                         clock pessimism              0.538    14.911    
                         clock uncertainty           -0.078    14.833    
    SLICE_X32Y208        FDRE (Setup_fdre_C_R)       -0.281    14.552    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                  4.344    

Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.302ns (9.657%)  route 2.825ns (90.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.373ns = ( 14.373 - 8.000 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     3.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     5.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.529     7.080    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_axi_clk
    SLICE_X2Y205         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y205         FDRE (Prop_fdre_C_Q)         0.259     7.339 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/Q
                         net (fo=470, routed)         2.583     9.922    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/tx_reset_reg
    SLICE_X33Y208        LUT2 (Prop_lut2_I0_O)        0.043     9.965 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1/O
                         net (fo=4, routed)           0.242    10.207    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0
    SLICE_X32Y208        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    10.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    13.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.237    14.373    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X32Y208        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[4]/C
                         clock pessimism              0.538    14.911    
                         clock uncertainty           -0.078    14.833    
    SLICE_X32Y208        FDRE (Setup_fdre_C_R)       -0.281    14.552    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                  4.344    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.266ns (7.585%)  route 3.241ns (92.415%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.300ns = ( 14.300 - 8.000 ) 
    Source Clock Delay      (SCD):    6.860ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     3.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     5.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.309     6.860    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X23Y198        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y198        FDRE (Prop_fdre_C_Q)         0.223     7.083 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/addra_reg[1]/Q
                         net (fo=216, routed)         2.850     9.933    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/A1
    SLICE_X26Y195        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043     9.976 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/SP/O
                         net (fo=1, routed)           0.391    10.367    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa[42]
    SLICE_X27Y198        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    10.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    13.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.164    14.300    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X27Y198        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg[42]/C
                         clock pessimism              0.508    14.808    
                         clock uncertainty           -0.078    14.730    
    SLICE_X27Y198        FDRE (Setup_fdre_C_D)       -0.008    14.722    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg[42]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 1.306ns (36.597%)  route 2.263ns (63.403%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.484ns = ( 14.484 - 8.000 ) 
    Source Clock Delay      (SCD):    7.071ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     3.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     5.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.520     7.071    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X7Y214         FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y214         FDRE (Prop_fdre_C_Q)         0.223     7.294 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]/Q
                         net (fo=10, routed)          0.885     8.179    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxD_2_Mem_Addr[0]
    SLICE_X5Y219         LUT6 (Prop_lut6_I1_O)        0.043     8.222 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.222    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4_n_0
    SLICE_X5Y219         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.481 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.481    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_n_0
    SLICE_X5Y220         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.620 f  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry__0/CO[0]
                         net (fo=9, routed)           0.350     8.970    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1
    SLICE_X4Y218         LUT3 (Prop_lut3_I2_O)        0.131     9.101 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_9/O
                         net (fo=1, routed)           0.363     9.464    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_9_n_0
    SLICE_X4Y218         LUT6 (Prop_lut6_I3_O)        0.043     9.507 f  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_3/O
                         net (fo=16, routed)          0.665    10.172    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/align_start_addr
    SLICE_X7Y214         LUT2 (Prop_lut2_I1_O)        0.043    10.215 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_8/O
                         net (fo=1, routed)           0.000    10.215    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_8_n_0
    SLICE_X7Y214         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.474 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.474    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]_i_2_n_0
    SLICE_X7Y215         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.640 r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.640    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]_i_1_n_6
    SLICE_X7Y215         FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    10.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    13.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.348    14.484    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X7Y215         FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[5]/C
                         clock pessimism              0.563    15.047    
                         clock uncertainty           -0.078    14.969    
    SLICE_X7Y215         FDRE (Setup_fdre_C_D)        0.049    15.018    system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  4.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.307ns (72.514%)  route 0.116ns (27.486%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.774ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     1.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     2.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.585     3.088    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X27Y198        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y198        FDRE (Prop_fdre_C_Q)         0.091     3.179 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg[39]/Q
                         net (fo=1, routed)           0.116     3.295    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/p_1_in[7]
    SLICE_X27Y198        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.150     3.445 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.445    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[7]_i_1_n_0
    SLICE_X27Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.470 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.470    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[11]_i_1_n_0
    SLICE_X27Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.511 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.511    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/p_0_in1_in[12]
    SLICE_X27Y200        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     1.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     2.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.892     3.774    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X27Y200        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[12]/C
                         clock pessimism             -0.387     3.387    
    SLICE_X27Y200        FDRE (Hold_fdre_C_D)         0.071     3.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.458    
                         arrival time                           3.511    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/round_robin_sequence_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/inc_fast_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.146ns (35.401%)  route 0.266ns (64.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     1.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     2.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.553     3.056    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X36Y199        FDSE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/round_robin_sequence_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDSE (Prop_fdse_C_Q)         0.118     3.174 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/round_robin_sequence_reg[0]/Q
                         net (fo=3, routed)           0.266     3.440    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/fast_statistic_control[3].fast_statistics/Q[1]
    SLICE_X37Y200        LUT6 (Prop_lut6_I4_O)        0.028     3.468 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/fast_statistic_control[3].fast_statistics/inc_fast_i_1/O
                         net (fo=1, routed)           0.000     3.468    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/inc_fast0
    SLICE_X37Y200        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/inc_fast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     1.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     2.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.859     3.741    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X37Y200        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/inc_fast_reg/C
                         clock pessimism             -0.387     3.354    
    SLICE_X37Y200        FDRE (Hold_fdre_C_D)         0.060     3.414    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/inc_fast_reg
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           3.468    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.773ns
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     1.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     2.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.664     3.167    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X31Y200        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y200        FDRE (Prop_fdre_C_Q)         0.100     3.267 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]/Q
                         net (fo=2, routed)           0.101     3.368    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/D
    SLICE_X30Y202        RAMD64E                                      r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     1.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     2.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.891     3.773    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/WCLK
    SLICE_X30Y202        RAMD64E                                      r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.592     3.181    
    SLICE_X30Y202        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     3.310    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.310    
                         arrival time                           3.368    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.674ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     1.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     2.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.585     3.088    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X27Y199        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y199        FDRE (Prop_fdre_C_Q)         0.100     3.188 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[8]/Q
                         net (fo=2, routed)           0.107     3.295    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/D
    SLICE_X26Y198        RAMD64E                                      r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     1.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     2.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.792     3.674    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/WCLK
    SLICE_X26Y198        RAMD64E                                      r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.572     3.102    
    SLICE_X26Y198        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     3.231    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.231    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.318ns (73.210%)  route 0.116ns (26.790%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.774ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     1.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     2.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.585     3.088    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X27Y198        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y198        FDRE (Prop_fdre_C_Q)         0.091     3.179 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg[39]/Q
                         net (fo=1, routed)           0.116     3.295    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/p_1_in[7]
    SLICE_X27Y198        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.150     3.445 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.445    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[7]_i_1_n_0
    SLICE_X27Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.470 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.470    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[11]_i_1_n_0
    SLICE_X27Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     3.522 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.522    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/p_0_in1_in[14]
    SLICE_X27Y200        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     1.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     2.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.892     3.774    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X27Y200        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[14]/C
                         clock pessimism             -0.387     3.387    
    SLICE_X27Y200        FDRE (Hold_fdre_C_D)         0.071     3.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.458    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.326ns (73.695%)  route 0.116ns (26.305%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.774ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     1.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     2.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.585     3.088    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X27Y198        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y198        FDRE (Prop_fdre_C_Q)         0.091     3.179 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg[39]/Q
                         net (fo=1, routed)           0.116     3.295    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/p_1_in[7]
    SLICE_X27Y198        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.150     3.445 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.445    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[7]_i_1_n_0
    SLICE_X27Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.470 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.470    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[11]_i_1_n_0
    SLICE_X27Y200        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     3.530 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.530    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/p_0_in1_in[13]
    SLICE_X27Y200        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     1.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     2.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.892     3.774    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X27Y200        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[13]/C
                         clock pessimism             -0.387     3.387    
    SLICE_X27Y200        FDRE (Hold_fdre_C_D)         0.071     3.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.458    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_lower_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.308ns (69.615%)  route 0.134ns (30.385%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.773ns
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     1.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     2.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.584     3.087    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X29Y199        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y199        FDRE (Prop_fdre_C_Q)         0.100     3.187 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg[1]/Q
                         net (fo=1, routed)           0.134     3.321    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg_n_0_[1]
    SLICE_X31Y198        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.142     3.463 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_lower_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.463    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_lower_reg[3]_i_1_n_0
    SLICE_X31Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.488 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_lower_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.488    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_lower_reg[7]_i_1_n_0
    SLICE_X31Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.529 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.529    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]_i_1_n_7
    SLICE_X31Y200        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_lower_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     1.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     2.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.891     3.773    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X31Y200        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_lower_reg[8]/C
                         clock pessimism             -0.387     3.386    
    SLICE_X31Y200        FDRE (Hold_fdre_C_D)         0.071     3.457    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_lower_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.457    
                         arrival time                           3.529    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.331ns (73.989%)  route 0.116ns (26.011%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.774ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     1.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     2.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.585     3.088    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X27Y198        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y198        FDRE (Prop_fdre_C_Q)         0.091     3.179 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg[39]/Q
                         net (fo=1, routed)           0.116     3.295    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/p_1_in[7]
    SLICE_X27Y198        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.150     3.445 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.445    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[7]_i_1_n_0
    SLICE_X27Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.470 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.470    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[11]_i_1_n_0
    SLICE_X27Y200        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     3.535 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.535    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/p_0_in1_in[15]
    SLICE_X27Y200        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     1.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     2.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.892     3.774    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X27Y200        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[15]/C
                         clock pessimism             -0.387     3.387    
    SLICE_X27Y200        FDRE (Hold_fdre_C_D)         0.071     3.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.458    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.770%)  route 0.139ns (58.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.673ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     1.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     2.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.585     3.088    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X27Y198        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y198        FDRE (Prop_fdre_C_Q)         0.100     3.188 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[5]/Q
                         net (fo=2, routed)           0.139     3.327    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/D
    SLICE_X30Y197        RAMD64E                                      r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     1.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     2.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.791     3.673    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/WCLK
    SLICE_X30Y197        RAMD64E                                      r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.552     3.121    
    SLICE_X30Y197        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     3.250    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.332ns (74.047%)  route 0.116ns (25.953%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.774ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     1.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     2.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.585     3.088    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X27Y198        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y198        FDRE (Prop_fdre_C_Q)         0.091     3.179 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/doa_sample_reg[39]/Q
                         net (fo=1, routed)           0.116     3.295    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/p_1_in[7]
    SLICE_X27Y198        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.150     3.445 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.445    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[7]_i_1_n_0
    SLICE_X27Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.470 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.470    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[11]_i_1_n_0
    SLICE_X27Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.495 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.495    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[15]_i_1_n_0
    SLICE_X27Y201        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.536 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.536    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/p_0_in1_in[16]
    SLICE_X27Y201        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     1.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     2.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.892     3.774    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X27Y201        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[16]/C
                         clock pessimism             -0.387     3.387    
    SLICE_X27Y201        FDRE (Hold_fdre_C_D)         0.071     3.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/accum_upper_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.458    
                         arrival time                           3.536    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y44     system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y42     system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y45     system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y41     system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y43     system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y0    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y0  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y189    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y166    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y165    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X32Y205    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X32Y205    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X34Y204    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[2].RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X34Y204    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[2].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X34Y204    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[2].RAM64X1D_inst/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X34Y204    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[2].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X34Y204    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X34Y204    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X34Y204    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X34Y204    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X30Y198    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X30Y198    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X30Y198    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X30Y198    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X26Y196    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X26Y196    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X26Y196    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X26Y196    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X26Y197    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X26Y197    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.943ns  (logic 0.549ns (28.248%)  route 1.394ns (71.752%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 16.492 - 10.000 ) 
    Source Clock Delay      (SCD):    7.078ns = ( 9.078 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     3.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     5.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     7.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.527     9.078    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X4Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_fdre_C_Q)         0.236     9.314 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=7, routed)           0.443     9.757    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X1Y202         LUT6 (Prop_lut6_I5_O)        0.124     9.881 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.455    10.336    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X2Y203         LUT5 (Prop_lut5_I0_O)        0.051    10.387 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.189    10.576    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X2Y203         LUT2 (Prop_lut2_I1_O)        0.138    10.714 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.308    11.021    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X0Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    12.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    15.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    15.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.356    16.492    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C
                         clock pessimism              0.538    17.030    
                         clock uncertainty           -0.078    16.952    
    SLICE_X0Y203         FDRE (Setup_fdre_C_R)       -0.281    16.671    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.671    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.930ns  (logic 0.549ns (28.451%)  route 1.381ns (71.549%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 16.492 - 10.000 ) 
    Source Clock Delay      (SCD):    7.078ns = ( 9.078 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     3.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     5.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     7.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.527     9.078    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X4Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_fdre_C_Q)         0.236     9.314 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=7, routed)           0.443     9.757    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X1Y202         LUT6 (Prop_lut6_I5_O)        0.124     9.881 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.455    10.336    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X2Y203         LUT5 (Prop_lut5_I0_O)        0.051    10.387 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.189    10.576    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X2Y203         LUT2 (Prop_lut2_I1_O)        0.138    10.714 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.294    11.008    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X0Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    12.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    15.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    15.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.356    16.492    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
                         clock pessimism              0.538    17.030    
                         clock uncertainty           -0.078    16.952    
    SLICE_X0Y202         FDRE (Setup_fdre_C_R)       -0.281    16.671    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.671    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.930ns  (logic 0.549ns (28.451%)  route 1.381ns (71.549%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 16.492 - 10.000 ) 
    Source Clock Delay      (SCD):    7.078ns = ( 9.078 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     3.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     5.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     7.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.527     9.078    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X4Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_fdre_C_Q)         0.236     9.314 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=7, routed)           0.443     9.757    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X1Y202         LUT6 (Prop_lut6_I5_O)        0.124     9.881 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.455    10.336    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X2Y203         LUT5 (Prop_lut5_I0_O)        0.051    10.387 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.189    10.576    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X2Y203         LUT2 (Prop_lut2_I1_O)        0.138    10.714 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.294    11.008    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X0Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    12.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    15.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    15.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.356    16.492    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
                         clock pessimism              0.538    17.030    
                         clock uncertainty           -0.078    16.952    
    SLICE_X0Y202         FDRE (Setup_fdre_C_R)       -0.281    16.671    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.671    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.930ns  (logic 0.549ns (28.451%)  route 1.381ns (71.549%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 16.492 - 10.000 ) 
    Source Clock Delay      (SCD):    7.078ns = ( 9.078 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     3.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     5.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     7.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.527     9.078    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X4Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_fdre_C_Q)         0.236     9.314 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=7, routed)           0.443     9.757    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X1Y202         LUT6 (Prop_lut6_I5_O)        0.124     9.881 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.455    10.336    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X2Y203         LUT5 (Prop_lut5_I0_O)        0.051    10.387 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.189    10.576    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X2Y203         LUT2 (Prop_lut2_I1_O)        0.138    10.714 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.294    11.008    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X0Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    12.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    15.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    15.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.356    16.492    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/C
                         clock pessimism              0.538    17.030    
                         clock uncertainty           -0.078    16.952    
    SLICE_X0Y202         FDRE (Setup_fdre_C_R)       -0.281    16.671    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.671    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.930ns  (logic 0.549ns (28.451%)  route 1.381ns (71.549%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 16.492 - 10.000 ) 
    Source Clock Delay      (SCD):    7.078ns = ( 9.078 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     3.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     5.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     7.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.527     9.078    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X4Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_fdre_C_Q)         0.236     9.314 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=7, routed)           0.443     9.757    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X1Y202         LUT6 (Prop_lut6_I5_O)        0.124     9.881 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.455    10.336    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X2Y203         LUT5 (Prop_lut5_I0_O)        0.051    10.387 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.189    10.576    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X2Y203         LUT2 (Prop_lut2_I1_O)        0.138    10.714 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.294    11.008    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X0Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    12.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    15.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    15.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.356    16.492    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
                         clock pessimism              0.538    17.030    
                         clock uncertainty           -0.078    16.952    
    SLICE_X0Y202         FDRE (Setup_fdre_C_R)       -0.281    16.671    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         16.671    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.930ns  (logic 0.549ns (28.451%)  route 1.381ns (71.549%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 16.492 - 10.000 ) 
    Source Clock Delay      (SCD):    7.078ns = ( 9.078 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     3.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     5.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     7.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.527     9.078    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X4Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_fdre_C_Q)         0.236     9.314 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=7, routed)           0.443     9.757    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X1Y202         LUT6 (Prop_lut6_I5_O)        0.124     9.881 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.455    10.336    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X2Y203         LUT5 (Prop_lut5_I0_O)        0.051    10.387 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.189    10.576    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X2Y203         LUT2 (Prop_lut2_I1_O)        0.138    10.714 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.294    11.008    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X0Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    12.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    15.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    15.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.356    16.492    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                         clock pessimism              0.538    17.030    
                         clock uncertainty           -0.078    16.952    
    SLICE_X0Y202         FDRE (Setup_fdre_C_R)       -0.281    16.671    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         16.671    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.704ns  (logic 0.411ns (24.120%)  route 1.293ns (75.880%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 16.492 - 10.000 ) 
    Source Clock Delay      (SCD):    7.078ns = ( 9.078 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     3.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     5.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     7.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.527     9.078    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X4Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_fdre_C_Q)         0.236     9.314 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=7, routed)           0.443     9.757    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X1Y202         LUT6 (Prop_lut6_I5_O)        0.124     9.881 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.455    10.336    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X2Y203         LUT5 (Prop_lut5_I0_O)        0.051    10.387 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.395    10.782    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X2Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    12.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    15.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    15.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.356    16.492    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                         clock pessimism              0.538    17.030    
                         clock uncertainty           -0.078    16.952    
    SLICE_X2Y203         FDRE (Setup_fdre_C_D)       -0.095    16.857    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg
  -------------------------------------------------------------------
                         required time                         16.857    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.839ns  (logic 0.549ns (29.859%)  route 1.290ns (70.141%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 16.492 - 10.000 ) 
    Source Clock Delay      (SCD):    7.078ns = ( 9.078 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     3.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     5.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     7.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.527     9.078    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X4Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_fdre_C_Q)         0.236     9.314 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=7, routed)           0.443     9.757    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X1Y202         LUT6 (Prop_lut6_I5_O)        0.124     9.881 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.455    10.336    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X2Y203         LUT5 (Prop_lut5_I0_O)        0.051    10.387 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.392    10.779    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X2Y203         LUT2 (Prop_lut2_I0_O)        0.138    10.917 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_i_1/O
                         net (fo=1, routed)           0.000    10.917    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int0
    SLICE_X2Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    12.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    15.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    15.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.356    16.492    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                         clock pessimism              0.538    17.030    
                         clock uncertainty           -0.078    16.952    
    SLICE_X2Y203         FDRE (Setup_fdre_C_D)        0.064    17.016    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg
  -------------------------------------------------------------------
                         required time                         17.016    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.843ns  (logic 0.553ns (30.011%)  route 1.290ns (69.989%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 16.492 - 10.000 ) 
    Source Clock Delay      (SCD):    7.078ns = ( 9.078 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     3.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     5.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     7.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.527     9.078    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X4Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_fdre_C_Q)         0.236     9.314 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=7, routed)           0.443     9.757    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X1Y202         LUT6 (Prop_lut6_I5_O)        0.124     9.881 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.455    10.336    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X2Y203         LUT5 (Prop_lut5_I0_O)        0.051    10.387 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.392    10.779    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X2Y203         LUT4 (Prop_lut4_I0_O)        0.142    10.921 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_i_1/O
                         net (fo=1, routed)           0.000    10.921    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_i_1_n_0
    SLICE_X2Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    12.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    15.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    15.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.356    16.492    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
                         clock pessimism              0.538    17.030    
                         clock uncertainty           -0.078    16.952    
    SLICE_X2Y203         FDRE (Setup_fdre_C_D)        0.086    17.038    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg
  -------------------------------------------------------------------
                         required time                         17.038    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  6.117    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/R
                            (rising edge-triggered cell ODDR clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.334ns  (logic 0.236ns (17.697%)  route 1.098ns (82.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 16.426 - 10.000 ) 
    Source Clock Delay      (SCD):    6.920ns = ( 8.920 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     3.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     5.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     7.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.369     8.920    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X0Y198         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_fdre_C_Q)         0.236     9.156 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg4/Q
                         net (fo=1, routed)           1.098    10.254    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/data_out
    OLOGIC_X0Y198        ODDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    12.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    15.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    15.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.290    16.426    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y198        ODDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/C
                         clock pessimism              0.508    16.934    
                         clock uncertainty           -0.078    16.856    
    OLOGIC_X0Y198        ODDR (Setup_oddr_C_R)       -0.461    16.395    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr
  -------------------------------------------------------------------
                         required time                         16.395    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  6.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 5.812 - 2.000 ) 
    Source Clock Delay      (SCD):    3.205ns = ( 5.205 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     2.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     3.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     4.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.702     5.205    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X3Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y202         FDRE (Prop_fdre_C_Q)         0.100     5.305 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     5.360    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync0
    SLICE_X3Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     2.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     3.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     4.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.930     5.812    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X3Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/C
                         clock pessimism             -0.607     5.205    
    SLICE_X3Y202         FDRE (Hold_fdre_C_D)         0.047     5.252    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -5.252    
                         arrival time                           5.360    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 5.811 - 2.000 ) 
    Source Clock Delay      (SCD):    3.204ns = ( 5.204 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     2.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     3.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     4.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.701     5.204    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X3Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y203         FDRE (Prop_fdre_C_Q)         0.100     5.304 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     5.359    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync0
    SLICE_X3Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     2.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     3.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     4.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.929     5.811    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X3Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/C
                         clock pessimism             -0.607     5.204    
    SLICE_X3Y203         FDRE (Hold_fdre_C_D)         0.047     5.251    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -5.251    
                         arrival time                           5.359    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 5.712 - 2.000 ) 
    Source Clock Delay      (SCD):    3.125ns = ( 5.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     2.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     3.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     4.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.622     5.125    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X0Y198         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_fdre_C_Q)         0.118     5.243 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     5.298    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync0
    SLICE_X0Y198         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     2.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     3.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     4.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.830     5.712    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X0Y198         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/C
                         clock pessimism             -0.587     5.125    
    SLICE_X0Y198         FDRE (Hold_fdre_C_D)         0.042     5.167    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -5.167    
                         arrival time                           5.298    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 5.810 - 2.000 ) 
    Source Clock Delay      (SCD):    3.203ns = ( 5.203 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     2.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     3.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     4.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.700     5.203    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X4Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_fdre_C_Q)         0.118     5.321 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     5.376    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync0
    SLICE_X4Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     2.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     3.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     4.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.928     5.810    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X4Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/C
                         clock pessimism             -0.607     5.203    
    SLICE_X4Y202         FDRE (Hold_fdre_C_D)         0.042     5.245    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -5.245    
                         arrival time                           5.376    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.182ns  (logic 0.118ns (64.689%)  route 0.064ns (35.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 5.812 - 2.000 ) 
    Source Clock Delay      (SCD):    3.205ns = ( 5.205 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     2.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     3.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     4.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.702     5.205    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y202         FDRE (Prop_fdre_C_Q)         0.118     5.323 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/Q
                         net (fo=2, routed)           0.064     5.387    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int
    SLICE_X2Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     2.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     3.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     4.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.930     5.812    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C
                         clock pessimism             -0.607     5.205    
    SLICE_X2Y202         FDRE (Hold_fdre_C_D)         0.042     5.247    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg
  -------------------------------------------------------------------
                         required time                         -5.247    
                         arrival time                           5.387    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.282ns  (logic 0.146ns (51.834%)  route 0.136ns (48.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 5.812 - 2.000 ) 
    Source Clock Delay      (SCD):    3.204ns = ( 5.204 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     2.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     3.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     4.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.701     5.204    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y203         FDRE (Prop_fdre_C_Q)         0.118     5.322 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/Q
                         net (fo=10, routed)          0.136     5.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[0]
    SLICE_X0Y202         LUT6 (Prop_lut6_I2_O)        0.028     5.486 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_2/O
                         net (fo=1, routed)           0.000     5.486    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/p_0_in[5]
    SLICE_X0Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     2.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     3.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     4.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.930     5.812    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                         clock pessimism             -0.593     5.219    
    SLICE_X0Y202         FDRE (Hold_fdre_C_D)         0.087     5.306    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.306    
                         arrival time                           5.486    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.293ns  (logic 0.148ns (50.472%)  route 0.145ns (49.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 5.812 - 2.000 ) 
    Source Clock Delay      (SCD):    3.204ns = ( 5.204 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     2.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     3.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     4.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.701     5.204    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y203         FDRE (Prop_fdre_C_Q)         0.118     5.322 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/Q
                         net (fo=10, routed)          0.145     5.467    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[0]
    SLICE_X0Y202         LUT3 (Prop_lut3_I1_O)        0.030     5.497 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     5.497    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/p_0_in[2]
    SLICE_X0Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     2.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     3.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     4.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.930     5.812    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
                         clock pessimism             -0.593     5.219    
    SLICE_X0Y202         FDRE (Hold_fdre_C_D)         0.096     5.315    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.315    
                         arrival time                           5.497    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.291ns  (logic 0.146ns (50.132%)  route 0.145ns (49.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 5.812 - 2.000 ) 
    Source Clock Delay      (SCD):    3.204ns = ( 5.204 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     2.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     3.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     4.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.701     5.204    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y203         FDRE (Prop_fdre_C_Q)         0.118     5.322 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/Q
                         net (fo=10, routed)          0.145     5.467    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[0]
    SLICE_X0Y202         LUT2 (Prop_lut2_I1_O)        0.028     5.495 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.495    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/p_0_in[1]
    SLICE_X0Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     2.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     3.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     4.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.930     5.812    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
                         clock pessimism             -0.593     5.219    
    SLICE_X0Y202         FDRE (Hold_fdre_C_D)         0.087     5.306    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.306    
                         arrival time                           5.495    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.291ns  (logic 0.173ns (59.352%)  route 0.118ns (40.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 5.812 - 2.000 ) 
    Source Clock Delay      (SCD):    3.205ns = ( 5.205 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     2.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     3.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     4.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.702     5.205    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y202         FDRE (Prop_fdre_C_Q)         0.107     5.312 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/Q
                         net (fo=7, routed)           0.118     5.430    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[4]
    SLICE_X2Y202         LUT6 (Prop_lut6_I2_O)        0.066     5.496 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_i_1/O
                         net (fo=1, routed)           0.000     5.496    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_i_1_n_0
    SLICE_X2Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     2.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     3.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     4.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.930     5.812    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/C
                         clock pessimism             -0.593     5.219    
    SLICE_X2Y202         FDRE (Hold_fdre_C_D)         0.087     5.306    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg
  -------------------------------------------------------------------
                         required time                         -5.306    
                         arrival time                           5.496    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 5.812 - 2.000 ) 
    Source Clock Delay      (SCD):    3.205ns = ( 5.205 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     2.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     3.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     4.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.702     5.205    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X3Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y202         FDRE (Prop_fdre_C_Q)         0.091     5.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/Q
                         net (fo=1, routed)           0.106     5.402    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync1
    SLICE_X3Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     2.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     3.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     4.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.930     5.812    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X3Y202         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg2/C
                         clock pessimism             -0.607     5.205    
    SLICE_X3Y202         FDRE (Hold_fdre_C_D)         0.006     5.211    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -5.211    
                         arrival time                           5.402    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y0  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y198    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X2Y203     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X2Y202     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X0Y202     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X0Y202     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X3Y203     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X3Y203     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg2/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X3Y203     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg4/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y203     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y202     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y202     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y202     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y203     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y203     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y203     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y202     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y202     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y202     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y203     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y203     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y203     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y203     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y203     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y203     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y203     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y203     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y202     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y202     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        3.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.309ns (25.668%)  route 0.895ns (74.332%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 7.539 - 5.000 ) 
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          1.356     2.788    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y181         FDRE (Prop_fdre_C_Q)         0.223     3.011 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/Q
                         net (fo=2, routed)           0.619     3.630    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[5]
    SLICE_X3Y181         LUT4 (Prop_lut4_I3_O)        0.043     3.673 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_2/O
                         net (fo=1, routed)           0.276     3.949    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_2_n_0
    SLICE_X2Y181         LUT6 (Prop_lut6_I1_O)        0.043     3.992 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     3.992    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1_n_0
    SLICE_X2Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          1.215     7.539    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism              0.228     7.767    
                         clock uncertainty           -0.083     7.684    
    SLICE_X2Y181         FDRE (Setup_fdre_C_D)        0.064     7.748    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.748    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.204ns (35.018%)  route 0.379ns (64.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 7.539 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          1.358     2.790    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y183         FDPE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y183         FDPE (Prop_fdpe_C_Q)         0.204     2.994 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.379     3.373    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X3Y181         FDSE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          1.215     7.539    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y181         FDSE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
                         clock pessimism              0.226     7.765    
                         clock uncertainty           -0.083     7.682    
    SLICE_X3Y181         FDSE (Setup_fdse_C_S)       -0.385     7.297    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.297    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.204ns (35.018%)  route 0.379ns (64.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 7.539 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          1.358     2.790    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y183         FDPE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y183         FDPE (Prop_fdpe_C_Q)         0.204     2.994 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.379     3.373    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X3Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          1.215     7.539    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                         clock pessimism              0.226     7.765    
                         clock uncertainty           -0.083     7.682    
    SLICE_X3Y181         FDRE (Setup_fdre_C_R)       -0.385     7.297    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.297    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.204ns (35.018%)  route 0.379ns (64.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 7.539 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          1.358     2.790    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y183         FDPE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y183         FDPE (Prop_fdpe_C_Q)         0.204     2.994 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.379     3.373    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X3Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          1.215     7.539    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
                         clock pessimism              0.226     7.765    
                         clock uncertainty           -0.083     7.682    
    SLICE_X3Y181         FDRE (Setup_fdre_C_R)       -0.385     7.297    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.297    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.204ns (35.018%)  route 0.379ns (64.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 7.539 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          1.358     2.790    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y183         FDPE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y183         FDPE (Prop_fdpe_C_Q)         0.204     2.994 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.379     3.373    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X3Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          1.215     7.539    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                         clock pessimism              0.226     7.765    
                         clock uncertainty           -0.083     7.682    
    SLICE_X3Y181         FDRE (Setup_fdre_C_R)       -0.385     7.297    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.297    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.204ns (35.018%)  route 0.379ns (64.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 7.539 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          1.358     2.790    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y183         FDPE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y183         FDPE (Prop_fdpe_C_Q)         0.204     2.994 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.379     3.373    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X3Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          1.215     7.539    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                         clock pessimism              0.226     7.765    
                         clock uncertainty           -0.083     7.682    
    SLICE_X3Y181         FDRE (Setup_fdre_C_R)       -0.385     7.297    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.297    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.204ns (35.018%)  route 0.379ns (64.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 7.539 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          1.358     2.790    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y183         FDPE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y183         FDPE (Prop_fdpe_C_Q)         0.204     2.994 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.379     3.373    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X3Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          1.215     7.539    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                         clock pessimism              0.226     7.765    
                         clock uncertainty           -0.083     7.682    
    SLICE_X3Y181         FDRE (Setup_fdre_C_R)       -0.385     7.297    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          7.297    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.204ns (35.018%)  route 0.379ns (64.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 7.539 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          1.358     2.790    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y183         FDPE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y183         FDPE (Prop_fdpe_C_Q)         0.204     2.994 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.379     3.373    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X2Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          1.215     7.539    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                         clock pessimism              0.226     7.765    
                         clock uncertainty           -0.083     7.682    
    SLICE_X2Y181         FDRE (Setup_fdre_C_R)       -0.362     7.320    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.204ns (35.018%)  route 0.379ns (64.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 7.539 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          1.358     2.790    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y183         FDPE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y183         FDPE (Prop_fdpe_C_Q)         0.204     2.994 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.379     3.373    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X2Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          1.215     7.539    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
                         clock pessimism              0.226     7.765    
                         clock uncertainty           -0.083     7.682    
    SLICE_X2Y181         FDRE (Setup_fdre_C_R)       -0.362     7.320    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.204ns (35.018%)  route 0.379ns (64.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 7.539 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          1.358     2.790    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y183         FDPE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y183         FDPE (Prop_fdpe_C_Q)         0.204     2.994 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.379     3.373    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X2Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          1.215     7.539    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism              0.226     7.765    
                         clock uncertainty           -0.083     7.682    
    SLICE_X2Y181         FDRE (Setup_fdre_C_R)       -0.362     7.320    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  3.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          0.614     1.365    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y183         FDPE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y183         FDPE (Prop_fdpe_C_Q)         0.100     1.465 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.055     1.520    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg0
    SLICE_X1Y183         FDPE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          0.820     1.619    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y183         FDPE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
                         clock pessimism             -0.254     1.365    
    SLICE_X1Y183         FDPE (Hold_fdpe_C_D)         0.047     1.412    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (59.973%)  route 0.061ns (40.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          0.612     1.363    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y181         FDRE (Prop_fdre_C_Q)         0.091     1.454 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/Q
                         net (fo=2, routed)           0.061     1.515    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[8]
    SLICE_X2Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          0.818     1.617    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                         clock pessimism             -0.243     1.374    
    SLICE_X2Y181         FDRE (Hold_fdre_C_D)         0.009     1.383    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          0.614     1.365    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y183         FDPE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y183         FDPE (Prop_fdpe_C_Q)         0.091     1.456 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/Q
                         net (fo=1, routed)           0.106     1.562    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg1
    SLICE_X1Y183         FDPE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          0.820     1.619    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y183         FDPE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
                         clock pessimism             -0.254     1.365    
    SLICE_X1Y183         FDPE (Hold_fdpe_C_D)         0.006     1.371    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.548%)  route 0.141ns (58.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          0.612     1.363    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y181         FDRE (Prop_fdre_C_Q)         0.100     1.463 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/Q
                         net (fo=2, routed)           0.141     1.604    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[6]
    SLICE_X3Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          0.818     1.617    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                         clock pessimism             -0.254     1.363    
    SLICE_X3Y181         FDRE (Hold_fdre_C_D)         0.047     1.410    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.107ns (52.607%)  route 0.096ns (47.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          0.612     1.363    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y181         FDRE (Prop_fdre_C_Q)         0.107     1.470 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/Q
                         net (fo=2, routed)           0.096     1.566    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[3]
    SLICE_X3Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          0.818     1.617    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                         clock pessimism             -0.243     1.374    
    SLICE_X3Y181         FDRE (Hold_fdre_C_D)        -0.004     1.370    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.313%)  route 0.139ns (48.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          0.612     1.363    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y181         FDRE (Prop_fdre_C_Q)         0.118     1.481 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/Q
                         net (fo=1, routed)           0.139     1.620    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[12]
    SLICE_X2Y181         LUT1 (Prop_lut1_I0_O)        0.028     1.648 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_i_1/O
                         net (fo=1, routed)           0.000     1.648    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_0
    SLICE_X2Y181         FDSE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          0.818     1.617    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y181         FDSE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
                         clock pessimism             -0.254     1.363    
    SLICE_X2Y181         FDSE (Hold_fdse_C_D)         0.087     1.450    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.091ns (44.303%)  route 0.114ns (55.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          0.612     1.363    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y181         FDRE (Prop_fdre_C_Q)         0.091     1.454 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/Q
                         net (fo=2, routed)           0.114     1.568    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[7]
    SLICE_X3Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          0.818     1.617    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                         clock pessimism             -0.254     1.363    
    SLICE_X3Y181         FDRE (Hold_fdre_C_D)         0.006     1.369    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.420%)  route 0.191ns (65.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          0.612     1.363    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y181         FDSE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y181         FDSE (Prop_fdse_C_Q)         0.100     1.463 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/Q
                         net (fo=2, routed)           0.191     1.654    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[0]
    SLICE_X2Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          0.818     1.617    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                         clock pessimism             -0.243     1.374    
    SLICE_X2Y181         FDRE (Hold_fdre_C_D)         0.067     1.441    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.107ns (48.529%)  route 0.113ns (51.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          0.612     1.363    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y181         FDRE (Prop_fdre_C_Q)         0.107     1.470 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/Q
                         net (fo=2, routed)           0.113     1.583    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[10]
    SLICE_X2Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          0.818     1.617    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
                         clock pessimism             -0.254     1.363    
    SLICE_X2Y181         FDRE (Hold_fdre_C_D)         0.002     1.365    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.179ns (58.115%)  route 0.129ns (41.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          0.612     1.363    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y181         FDRE (Prop_fdre_C_Q)         0.107     1.470 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/Q
                         net (fo=2, routed)           0.129     1.599    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[9]
    SLICE_X2Y181         LUT6 (Prop_lut6_I3_O)        0.072     1.671 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     1.671    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1_n_0
    SLICE_X2Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=20, routed)          0.818     1.617    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y181         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism             -0.254     1.363    
    SLICE_X2Y181         FDRE (Hold_fdre_C_D)         0.087     1.450    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y17   system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X2Y181     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X2Y181     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X2Y181     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X3Y181     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X3Y181     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X2Y181     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
Min Period        n/a     FDPE/C             n/a            0.750         5.000       4.250      SLICE_X1Y183     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
Min Period        n/a     FDPE/C             n/a            0.750         5.000       4.250      SLICE_X1Y183     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X2Y181     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X2Y181     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X2Y181     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X3Y181     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X3Y181     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X2Y181     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.400         2.500       2.100      SLICE_X1Y183     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
Low Pulse Width   Slow    FDPE/C             n/a            0.400         2.500       2.100      SLICE_X1Y183     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.400         2.500       2.100      SLICE_X1Y183     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         2.500       2.100      SLICE_X1Y183     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
High Pulse Width  Slow    FDSE/C             n/a            0.350         2.500       2.150      SLICE_X3Y181     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X2Y181     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X2Y181     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X2Y181     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X2Y181     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X2Y181     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X2Y181     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X3Y181     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X3Y181     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X3Y181     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        3.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.302ns (6.525%)  route 4.326ns (93.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 10.685 - 8.000 ) 
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.982    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.314     2.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.581     2.877    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_axi_clk
    SLICE_X2Y199         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDRE (Prop_fdre_C_Q)         0.259     3.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/Q
                         net (fo=1099, routed)        3.672     6.808    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X30Y177        LUT4 (Prop_lut4_I0_O)        0.043     6.851 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1/O
                         net (fo=16, routed)          0.655     7.505    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1_n_0
    SLICE_X33Y172        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.773    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.289    10.062 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.623    10.685    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X33Y172        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[2]/C
                         clock pessimism              0.235    10.919    
                         clock uncertainty           -0.035    10.884    
    SLICE_X33Y172        FDRE (Setup_fdre_C_R)       -0.304    10.580    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.302ns (6.525%)  route 4.326ns (93.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 10.685 - 8.000 ) 
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.982    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.314     2.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.581     2.877    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_axi_clk
    SLICE_X2Y199         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDRE (Prop_fdre_C_Q)         0.259     3.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/Q
                         net (fo=1099, routed)        3.672     6.808    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X30Y177        LUT4 (Prop_lut4_I0_O)        0.043     6.851 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1/O
                         net (fo=16, routed)          0.655     7.505    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1_n_0
    SLICE_X33Y172        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.773    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.289    10.062 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.623    10.685    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X33Y172        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[3]/C
                         clock pessimism              0.235    10.919    
                         clock uncertainty           -0.035    10.884    
    SLICE_X33Y172        FDRE (Setup_fdre_C_R)       -0.304    10.580    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_4_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.312ns (6.978%)  route 4.159ns (93.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 10.622 - 8.000 ) 
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.982    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.314     2.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.581     2.877    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_axi_clk
    SLICE_X2Y199         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDRE (Prop_fdre_C_Q)         0.259     3.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/Q
                         net (fo=1099, routed)        3.327     6.463    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X24Y174        LUT2 (Prop_lut2_I0_O)        0.053     6.516 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[0]_i_1/O
                         net (fo=128, routed)         0.832     7.348    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_8_out
    SLICE_X12Y176        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_4_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.773    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.289    10.062 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.560    10.622    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X12Y176        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_4_reg[4]/C
                         clock pessimism              0.235    10.856    
                         clock uncertainty           -0.035    10.821    
    SLICE_X12Y176        FDRE (Setup_fdre_C_R)       -0.373    10.448    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_4_reg[4]
  -------------------------------------------------------------------
                         required time                         10.448    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_4_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.312ns (6.978%)  route 4.159ns (93.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 10.622 - 8.000 ) 
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.982    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.314     2.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.581     2.877    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_axi_clk
    SLICE_X2Y199         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDRE (Prop_fdre_C_Q)         0.259     3.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/Q
                         net (fo=1099, routed)        3.327     6.463    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X24Y174        LUT2 (Prop_lut2_I0_O)        0.053     6.516 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[0]_i_1/O
                         net (fo=128, routed)         0.832     7.348    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_8_out
    SLICE_X12Y176        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_4_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.773    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.289    10.062 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.560    10.622    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X12Y176        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_4_reg[5]/C
                         clock pessimism              0.235    10.856    
                         clock uncertainty           -0.035    10.821    
    SLICE_X12Y176        FDRE (Setup_fdre_C_R)       -0.373    10.448    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_4_reg[5]
  -------------------------------------------------------------------
                         required time                         10.448    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_4_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.312ns (6.978%)  route 4.159ns (93.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 10.622 - 8.000 ) 
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.982    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.314     2.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.581     2.877    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_axi_clk
    SLICE_X2Y199         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDRE (Prop_fdre_C_Q)         0.259     3.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/Q
                         net (fo=1099, routed)        3.327     6.463    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X24Y174        LUT2 (Prop_lut2_I0_O)        0.053     6.516 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[0]_i_1/O
                         net (fo=128, routed)         0.832     7.348    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_8_out
    SLICE_X12Y176        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_4_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.773    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.289    10.062 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.560    10.622    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X12Y176        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_4_reg[6]/C
                         clock pessimism              0.235    10.856    
                         clock uncertainty           -0.035    10.821    
    SLICE_X12Y176        FDRE (Setup_fdre_C_R)       -0.373    10.448    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_4_reg[6]
  -------------------------------------------------------------------
                         required time                         10.448    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_4_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.312ns (6.978%)  route 4.159ns (93.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 10.622 - 8.000 ) 
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.982    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.314     2.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.581     2.877    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_axi_clk
    SLICE_X2Y199         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDRE (Prop_fdre_C_Q)         0.259     3.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/Q
                         net (fo=1099, routed)        3.327     6.463    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X24Y174        LUT2 (Prop_lut2_I0_O)        0.053     6.516 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[0]_i_1/O
                         net (fo=128, routed)         0.832     7.348    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_8_out
    SLICE_X12Y176        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_4_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.773    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.289    10.062 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.560    10.622    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X12Y176        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_4_reg[7]/C
                         clock pessimism              0.235    10.856    
                         clock uncertainty           -0.035    10.821    
    SLICE_X12Y176        FDRE (Setup_fdre_C_R)       -0.373    10.448    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_4_reg[7]
  -------------------------------------------------------------------
                         required time                         10.448    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.302ns (6.638%)  route 4.248ns (93.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 10.633 - 8.000 ) 
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.982    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.314     2.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.581     2.877    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_axi_clk
    SLICE_X2Y199         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDRE (Prop_fdre_C_Q)         0.259     3.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/Q
                         net (fo=1099, routed)        2.864     6.000    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X33Y175        LUT3 (Prop_lut3_I0_O)        0.043     6.043 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.frame_is_e2_vlan_i_1/O
                         net (fo=226, routed)         1.384     7.427    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok
    SLICE_X17Y187        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.773    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.289    10.062 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.571    10.633    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X17Y187        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4_reg[12]/C
                         clock pessimism              0.235    10.867    
                         clock uncertainty           -0.035    10.832    
    SLICE_X17Y187        FDRE (Setup_fdre_C_R)       -0.304    10.528    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4_reg[12]
  -------------------------------------------------------------------
                         required time                         10.528    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.302ns (6.638%)  route 4.248ns (93.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 10.633 - 8.000 ) 
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.982    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.314     2.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.581     2.877    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_axi_clk
    SLICE_X2Y199         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDRE (Prop_fdre_C_Q)         0.259     3.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/Q
                         net (fo=1099, routed)        2.864     6.000    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X33Y175        LUT3 (Prop_lut3_I0_O)        0.043     6.043 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.frame_is_e2_vlan_i_1/O
                         net (fo=226, routed)         1.384     7.427    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok
    SLICE_X17Y187        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.773    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.289    10.062 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.571    10.633    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X17Y187        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4_reg[13]/C
                         clock pessimism              0.235    10.867    
                         clock uncertainty           -0.035    10.832    
    SLICE_X17Y187        FDRE (Setup_fdre_C_R)       -0.304    10.528    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4_reg[13]
  -------------------------------------------------------------------
                         required time                         10.528    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.302ns (6.638%)  route 4.248ns (93.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 10.633 - 8.000 ) 
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.982    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.314     2.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.581     2.877    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_axi_clk
    SLICE_X2Y199         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDRE (Prop_fdre_C_Q)         0.259     3.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/Q
                         net (fo=1099, routed)        2.864     6.000    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X33Y175        LUT3 (Prop_lut3_I0_O)        0.043     6.043 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.frame_is_e2_vlan_i_1/O
                         net (fo=226, routed)         1.384     7.427    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok
    SLICE_X17Y187        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.773    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.289    10.062 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.571    10.633    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X17Y187        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4_reg[14]/C
                         clock pessimism              0.235    10.867    
                         clock uncertainty           -0.035    10.832    
    SLICE_X17Y187        FDRE (Setup_fdre_C_R)       -0.304    10.528    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4_reg[14]
  -------------------------------------------------------------------
                         required time                         10.528    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.302ns (6.638%)  route 4.248ns (93.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 10.633 - 8.000 ) 
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.982    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.314     2.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.581     2.877    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_axi_clk
    SLICE_X2Y199         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDRE (Prop_fdre_C_Q)         0.259     3.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_reg/Q
                         net (fo=1099, routed)        2.864     6.000    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X33Y175        LUT3 (Prop_lut3_I0_O)        0.043     6.043 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.frame_is_e2_vlan_i_1/O
                         net (fo=226, routed)         1.384     7.427    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok
    SLICE_X17Y187        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.773    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.289    10.062 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.571    10.633    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X17Y187        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4_reg[15]/C
                         clock pessimism              0.235    10.867    
                         clock uncertainty           -0.035    10.832    
    SLICE_X17Y187        FDRE (Setup_fdre_C_R)       -0.304    10.528    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4_reg[15]
  -------------------------------------------------------------------
                         required time                         10.528    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  3.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.207%)  route 0.137ns (57.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.695    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.090     0.785 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.304     1.089    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X11Y199        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y199        FDRE (Prop_fdre_C_Q)         0.100     1.189 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/Q
                         net (fo=2, routed)           0.137     1.325    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/D
    SLICE_X10Y198        RAMD64E                                      r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.925    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.093     1.018 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.344     1.362    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/WCLK
    SLICE_X10Y198        RAMD64E                                      r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.260     1.103    
    SLICE_X10Y198        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     1.235    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/rxd_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/RXD_REG1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.430%)  route 0.062ns (32.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    1.058ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.695    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.090     0.785 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.273     1.058    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y188         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/rxd_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y188         FDRE (Prop_fdre_C_Q)         0.100     1.158 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/rxd_reg3_reg[2]/Q
                         net (fo=3, routed)           0.062     1.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/rxd_reg3[2]
    SLICE_X0Y188         LUT5 (Prop_lut5_I2_O)        0.028     1.247 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/RXD_REG1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.247    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/rxd_reg1_reg[7][6]
    SLICE_X0Y188         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/RXD_REG1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.925    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.093     1.018 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.311     1.329    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/rx_axi_clk
    SLICE_X0Y188         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/RXD_REG1_reg[6]/C
                         clock pessimism             -0.261     1.069    
    SLICE_X0Y188         FDRE (Hold_fdre_C_D)         0.087     1.156    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/RXD_REG1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.396ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.695    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.090     0.785 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.337     1.122    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X37Y182        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y182        FDRE (Prop_fdre_C_Q)         0.100     1.222 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[17]/Q
                         net (fo=5, routed)           0.062     1.284    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_client_rxd_dpmem_wr_data[17]
    SLICE_X36Y182        LUT5 (Prop_lut5_I1_O)        0.028     1.312 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[9]_i_1/O
                         net (fo=1, routed)           0.000     1.312    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[9]_i_1_n_0
    SLICE_X36Y182        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.925    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.093     1.018 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.378     1.396    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X36Y182        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[9]/C
                         clock pessimism             -0.264     1.133    
    SLICE_X36Y182        FDRE (Hold_fdre_C_D)         0.087     1.220    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.445%)  route 0.136ns (57.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.695    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.090     0.785 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.304     1.089    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X11Y199        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y199        FDRE (Prop_fdre_C_Q)         0.100     1.189 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/Q
                         net (fo=2, routed)           0.136     1.324    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/D
    SLICE_X10Y197        RAMD64E                                      r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.925    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.093     1.018 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.344     1.362    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X10Y197        RAMD64E                                      r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.260     1.103    
    SLICE_X10Y197        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.232    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/RXD_REG1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD/D
                            (rising edge-triggered cell SRL16E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.118ns (50.692%)  route 0.115ns (49.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    1.058ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.695    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.090     0.785 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.273     1.058    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/rx_axi_clk
    SLICE_X2Y188         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/RXD_REG1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y188         FDRE (Prop_fdre_C_Q)         0.118     1.176 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/RXD_REG1_reg[1]/Q
                         net (fo=10, routed)          0.115     1.290    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/Q[1]
    SLICE_X4Y188         SRL16E                                       r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.925    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.093     1.018 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.312     1.330    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/rx_axi_clk
    SLICE_X4Y188         SRL16E                                       r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD/CLK
                         clock pessimism             -0.234     1.097    
    SLICE_X4Y188         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.195    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[11].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[11].SYNC_RXD_LAST_READ_GRAY/data_sync1_i/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.695    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.090     0.785 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.344     1.129    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[11].SYNC_RXD_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X41Y190        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[11].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y190        FDRE (Prop_fdre_C_Q)         0.100     1.229 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[11].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/Q
                         net (fo=1, routed)           0.055     1.283    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[11].SYNC_RXD_LAST_READ_GRAY/data_sync0
    SLICE_X41Y190        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[11].SYNC_RXD_LAST_READ_GRAY/data_sync1_i/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.925    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.093     1.018 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.387     1.405    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[11].SYNC_RXD_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X41Y190        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[11].SYNC_RXD_LAST_READ_GRAY/data_sync1_i/C
                         clock pessimism             -0.277     1.129    
    SLICE_X41Y190        FDRE (Hold_fdre_C_D)         0.047     1.176    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[11].SYNC_RXD_LAST_READ_GRAY/data_sync1_i
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync1_i/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.695    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.090     0.785 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.343     1.128    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X41Y189        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y189        FDRE (Prop_fdre_C_Q)         0.100     1.228 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/Q
                         net (fo=1, routed)           0.055     1.282    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync0
    SLICE_X41Y189        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync1_i/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.925    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.093     1.018 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.386     1.404    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X41Y189        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync1_i/C
                         clock pessimism             -0.277     1.128    
    SLICE_X41Y189        FDRE (Hold_fdre_C_D)         0.047     1.175    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync1_i
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY/data_sync1_i/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.695    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.090     0.785 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.343     1.128    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X43Y189        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y189        FDRE (Prop_fdre_C_Q)         0.100     1.228 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/Q
                         net (fo=1, routed)           0.055     1.282    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY/data_sync0
    SLICE_X43Y189        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY/data_sync1_i/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.925    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.093     1.018 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.386     1.404    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X43Y189        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY/data_sync1_i/C
                         clock pessimism             -0.277     1.128    
    SLICE_X43Y189        FDRE (Hold_fdre_C_D)         0.047     1.175    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY/data_sync1_i
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY/data_sync1_i/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.406ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.695    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.090     0.785 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.345     1.130    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X45Y188        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y188        FDRE (Prop_fdre_C_Q)         0.100     1.230 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/Q
                         net (fo=1, routed)           0.055     1.284    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY/data_sync0
    SLICE_X45Y188        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY/data_sync1_i/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.925    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.093     1.018 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.388     1.406    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X45Y188        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY/data_sync1_i/C
                         clock pessimism             -0.277     1.130    
    SLICE_X45Y188        FDRE (Hold_fdre_C_D)         0.047     1.177    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY/data_sync1_i
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY/data_sync1_i/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.695    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.090     0.785 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.343     1.128    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X47Y185        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y185        FDRE (Prop_fdre_C_Q)         0.100     1.228 r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/Q
                         net (fo=1, routed)           0.055     1.282    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY/data_sync0
    SLICE_X47Y185        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY/data_sync1_i/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.925    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.093     1.018 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.385     1.403    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X47Y185        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY/data_sync1_i/C
                         clock pessimism             -0.276     1.128    
    SLICE_X47Y185        FDRE (Hold_fdre_C_D)         0.047     1.175    system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY/data_sync1_i
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I              n/a            1.851         8.000       6.149      BUFR_X0Y13     system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y36   system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y37   system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y38   system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y39   system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y36   system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y37   system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFIO/I             n/a            1.249         8.000       6.751      BUFIO_X0Y13    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y152  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y151  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y195  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y195  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y195  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y195  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y196  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y196  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y196  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y196  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y197  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y197  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y195  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y195  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y195  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y195  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y195  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y195  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y195  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y195  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y196  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y196  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.516ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.518ns  (logic 0.329ns (21.674%)  route 1.189ns (78.326%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y201                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X33Y201        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.189     1.393    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X28Y203        LUT6 (Prop_lut6_I4_O)        0.125     1.518 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data[5]_i_1__2/O
                         net (fo=1, routed)           0.000     1.518    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data[5]_i_1__2_n_0
    SLICE_X28Y203        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X28Y203        FDRE (Setup_fdre_C_D)        0.034     6.034    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.502ns  (logic 0.329ns (21.907%)  route 1.173ns (78.093%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y201                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X33Y201        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.173     1.377    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X24Y201        LUT6 (Prop_lut6_I4_O)        0.125     1.502 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.502    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data[4]_i_1__2_n_0
    SLICE_X24Y201        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y201        FDRE (Setup_fdre_C_D)        0.034     6.034    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  4.532    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.441ns  (logic 0.329ns (22.830%)  route 1.112ns (77.170%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y201                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X33Y201        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.112     1.316    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X24Y203        LUT6 (Prop_lut6_I4_O)        0.125     1.441 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data[13]_i_1__1/O
                         net (fo=1, routed)           0.000     1.441    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data[13]_i_1__1_n_0
    SLICE_X24Y203        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y203        FDRE (Setup_fdre_C_D)        0.034     6.034    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[13]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.441    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.437ns  (logic 0.329ns (22.892%)  route 1.108ns (77.108%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y201                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X33Y201        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.108     1.312    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X28Y203        LUT6 (Prop_lut6_I4_O)        0.125     1.437 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data[27]_i_1__2/O
                         net (fo=1, routed)           0.000     1.437    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data[27]_i_1__2_n_0
    SLICE_X28Y203        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X28Y203        FDRE (Setup_fdre_C_D)        0.034     6.034    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[27]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.424ns  (logic 0.329ns (23.102%)  route 1.095ns (76.898%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y201                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X33Y201        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.095     1.299    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X24Y204        LUT6 (Prop_lut6_I4_O)        0.125     1.424 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data[31]_i_1__2/O
                         net (fo=1, routed)           0.000     1.424    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data[31]_i_1__2_n_0
    SLICE_X24Y204        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y204        FDRE (Setup_fdre_C_D)        0.034     6.034    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[31]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.424    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.410ns  (logic 0.329ns (23.331%)  route 1.081ns (76.669%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y201                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X33Y201        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.081     1.285    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X24Y203        LUT6 (Prop_lut6_I4_O)        0.125     1.410 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data[22]_i_1__2/O
                         net (fo=1, routed)           0.000     1.410    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data[22]_i_1__2_n_0
    SLICE_X24Y203        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y203        FDRE (Setup_fdre_C_D)        0.033     6.033    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[22]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -1.410    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.397ns  (logic 0.329ns (23.547%)  route 1.068ns (76.453%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y201                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X33Y201        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.068     1.272    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X24Y204        LUT6 (Prop_lut6_I4_O)        0.125     1.397 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data[29]_i_1__2/O
                         net (fo=1, routed)           0.000     1.397    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data[29]_i_1__2_n_0
    SLICE_X24Y204        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y204        FDRE (Setup_fdre_C_D)        0.034     6.034    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[29]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.397    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.296ns  (logic 0.329ns (25.393%)  route 0.967ns (74.607%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y201                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X33Y201        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          0.967     1.171    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X24Y203        LUT6 (Prop_lut6_I4_O)        0.125     1.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data[6]_i_1__2/O
                         net (fo=1, routed)           0.000     1.296    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data[6]_i_1__2_n_0
    SLICE_X24Y203        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y203        FDRE (Setup_fdre_C_D)        0.034     6.034    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.294ns  (logic 0.329ns (25.430%)  route 0.965ns (74.570%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y201                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X33Y201        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          0.965     1.169    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X25Y203        LUT6 (Prop_lut6_I4_O)        0.125     1.294 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data[30]_i_1__2/O
                         net (fo=1, routed)           0.000     1.294    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data[30]_i_1__2_n_0
    SLICE_X25Y203        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X25Y203        FDRE (Setup_fdre_C_D)        0.034     6.034    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[30]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.294ns  (logic 0.329ns (25.430%)  route 0.965ns (74.570%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y201                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X33Y201        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          0.965     1.169    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X24Y203        LUT6 (Prop_lut6_I4_O)        0.125     1.294 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.294    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__1_n_0
    SLICE_X24Y203        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y203        FDRE (Setup_fdre_C_D)        0.034     6.034    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                  4.740    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.993ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.993ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.999ns  (logic 0.266ns (8.870%)  route 2.733ns (91.130%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y209                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X27Y209        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=153, routed)         2.127     2.350    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst/DPRA1
    SLICE_X26Y195        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043     2.393 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.606     2.999    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst43_out
    SLICE_X25Y200        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X25Y200        FDRE (Setup_fdre_C_D)       -0.008     5.992    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[50]
  -------------------------------------------------------------------
                         required time                          5.992    
                         arrival time                          -2.999    
  -------------------------------------------------------------------
                         slack                                  2.993    

Slack (MET) :             3.082ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.908ns  (logic 0.266ns (9.147%)  route 2.642ns (90.853%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y209                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X27Y209        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=115, routed)         2.123     2.346    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/DPRA2
    SLICE_X32Y198        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.043     2.389 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.519     2.908    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst39_out
    SLICE_X25Y200        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X25Y200        FDRE (Setup_fdre_C_D)       -0.010     5.990    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -2.908    
  -------------------------------------------------------------------
                         slack                                  3.082    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.782ns  (logic 0.266ns (9.561%)  route 2.516ns (90.439%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y209                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X27Y209        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=115, routed)         2.073     2.296    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/DPRA2
    SLICE_X34Y198        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.043     2.339 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.443     2.782    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst__0
    SLICE_X25Y199        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X25Y199        FDRE (Setup_fdre_C_D)       -0.019     5.981    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[4]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.772ns  (logic 0.266ns (9.598%)  route 2.506ns (90.402%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y209                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X27Y209        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=153, routed)         2.224     2.447    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[36].RAM64X1D_inst/DPRA1
    SLICE_X26Y197        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043     2.490 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[36].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.281     2.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[36].RAM64X1D_inst36_out
    SLICE_X25Y199        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X25Y199        FDRE (Setup_fdre_C_D)       -0.022     5.978    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[43]
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -2.772    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.748ns  (logic 0.330ns (12.010%)  route 2.418ns (87.990%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y209                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
    SLICE_X27Y209        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=103, routed)         1.924     2.128    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/DPRA3
    SLICE_X26Y195        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.126     2.254 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.493     2.748    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst42_out
    SLICE_X23Y199        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X23Y199        FDRE (Setup_fdre_C_D)       -0.019     5.981    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[49]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -2.748    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.722ns  (logic 0.266ns (9.771%)  route 2.456ns (90.229%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y209                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X27Y209        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=115, routed)         2.083     2.306    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DPRA2
    SLICE_X26Y196        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.043     2.349 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.374     2.722    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst34_out
    SLICE_X25Y200        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X25Y200        FDRE (Setup_fdre_C_D)       -0.009     5.991    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[41]
  -------------------------------------------------------------------
                         required time                          5.991    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.665ns  (logic 0.266ns (9.981%)  route 2.399ns (90.019%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y209                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X27Y209        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=115, routed)         2.076     2.299    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/DPRA2
    SLICE_X26Y199        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.043     2.342 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.323     2.665    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst45_out
    SLICE_X29Y203        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X29Y203        FDRE (Setup_fdre_C_D)       -0.019     5.981    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[52]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -2.665    
  -------------------------------------------------------------------
                         slack                                  3.316    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.661ns  (logic 0.266ns (9.997%)  route 2.395ns (90.003%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y209                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X27Y209        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=153, routed)         1.929     2.152    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DPRA1
    SLICE_X30Y198        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043     2.195 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.465     2.661    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst32_out
    SLICE_X25Y200        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X25Y200        FDRE (Setup_fdre_C_D)       -0.010     5.990    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[39]
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.617ns  (logic 0.266ns (10.163%)  route 2.351ns (89.837%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y209                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X27Y209        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=153, routed)         1.935     2.158    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/DPRA1
    SLICE_X30Y197        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043     2.201 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.416     2.617    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst38_out
    SLICE_X25Y200        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X25Y200        FDRE (Setup_fdre_C_D)       -0.009     5.991    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[45]
  -------------------------------------------------------------------
                         required time                          5.991    
                         arrival time                          -2.617    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.603ns  (logic 0.266ns (10.217%)  route 2.337ns (89.783%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y209                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X27Y209        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=115, routed)         1.902     2.125    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/DPRA2
    SLICE_X30Y198        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.043     2.168 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.435     2.603    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst31_out
    SLICE_X29Y203        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X29Y203        FDRE (Setup_fdre_C_D)       -0.009     5.991    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[38]
  -------------------------------------------------------------------
                         required time                          5.991    
                         arrival time                          -2.603    
  -------------------------------------------------------------------
                         slack                                  3.388    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.736ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.718ns  (logic 0.223ns (31.039%)  route 0.495ns (68.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 14.492 - 8.000 ) 
    Source Clock Delay      (SCD):    7.080ns = ( 9.080 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     3.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     5.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     7.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.529     9.080    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X3Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y203         FDRE (Prop_fdre_C_Q)         0.223     9.303 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.495     9.798    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X1Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    10.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    13.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.356    14.492    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism              0.272    14.764    
                         clock uncertainty           -0.198    14.566    
    SLICE_X1Y203         FDRE (Setup_fdre_C_D)       -0.031    14.535    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  4.736    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.538ns  (logic 0.259ns (48.177%)  route 0.279ns (51.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 14.492 - 8.000 ) 
    Source Clock Delay      (SCD):    7.080ns = ( 9.080 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     3.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     5.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     7.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.529     9.080    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y203         FDRE (Prop_fdre_C_Q)         0.259     9.339 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.279     9.618    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
    SLICE_X1Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    10.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    13.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.356    14.492    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism              0.272    14.764    
                         clock uncertainty           -0.198    14.566    
    SLICE_X1Y203         FDRE (Setup_fdre_C_D)       -0.022    14.544    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.450ns  (logic 0.259ns (57.572%)  route 0.191ns (42.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 14.492 - 8.000 ) 
    Source Clock Delay      (SCD):    7.080ns = ( 9.080 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     3.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     5.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     7.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.529     9.080    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y203         FDRE (Prop_fdre_C_Q)         0.259     9.339 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.191     9.530    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X1Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    10.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    13.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.356    14.492    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism              0.272    14.764    
                         clock uncertainty           -0.198    14.566    
    SLICE_X1Y203         FDRE (Setup_fdre_C_D)       -0.019    14.547    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.211ns  (logic 0.118ns (55.958%)  route 0.093ns (44.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.811ns
    Source Clock Delay      (SCD):    3.204ns = ( 5.204 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     2.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     3.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     4.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.701     5.204    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y203         FDRE (Prop_fdre_C_Q)         0.118     5.322 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.093     5.415    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X1Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     1.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     2.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.929     3.811    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.302     3.509    
                         clock uncertainty            0.198     3.707    
    SLICE_X1Y203         FDRE (Hold_fdre_C_D)         0.041     3.748    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -3.748    
                         arrival time                           5.415    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.711ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.347%)  route 0.137ns (53.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.811ns
    Source Clock Delay      (SCD):    3.204ns = ( 5.204 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     2.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     3.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     4.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.701     5.204    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y203         FDRE (Prop_fdre_C_Q)         0.118     5.322 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.137     5.459    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
    SLICE_X1Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     1.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     2.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.929     3.811    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism             -0.302     3.509    
                         clock uncertainty            0.198     3.707    
    SLICE_X1Y203         FDRE (Hold_fdre_C_D)         0.040     3.747    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -3.747    
                         arrival time                           5.459    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.868ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.409ns  (logic 0.100ns (24.423%)  route 0.309ns (75.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.811ns
    Source Clock Delay      (SCD):    3.204ns = ( 5.204 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     2.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     3.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     4.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.701     5.204    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X3Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y203         FDRE (Prop_fdre_C_Q)         0.100     5.304 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.309     5.613    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X1Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     1.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     2.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.929     3.811    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism             -0.302     3.509    
                         clock uncertainty            0.198     3.707    
    SLICE_X1Y203         FDRE (Hold_fdre_C_D)         0.038     3.745    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         -3.745    
                         arrival time                           5.613    
  -------------------------------------------------------------------
                         slack                                  1.868    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.276ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.745ns  (logic 0.223ns (29.929%)  route 0.522ns (70.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y188                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X11Y188        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.522     0.745    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X10Y182        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X10Y182        FDRE (Setup_fdre_C_D)        0.021     6.021    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.615ns  (logic 0.236ns (38.377%)  route 0.379ns (61.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y194                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[4]/C
    SLICE_X32Y194        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[4]/Q
                         net (fo=1, routed)           0.379     0.615    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/Q[0]
    SLICE_X36Y195        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X36Y195        FDRE (Setup_fdre_C_D)       -0.060     5.940    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.940    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.609ns  (logic 0.236ns (38.734%)  route 0.373ns (61.266%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y194                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]/C
    SLICE_X32Y194        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]/Q
                         net (fo=1, routed)           0.373     0.609    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/Q[0]
    SLICE_X34Y192        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X34Y192        FDRE (Setup_fdre_C_D)       -0.064     5.936    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.936    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.566ns  (logic 0.236ns (41.685%)  route 0.330ns (58.315%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y195                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[6]/C
    SLICE_X30Y195        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[6]/Q
                         net (fo=1, routed)           0.330     0.566    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/Q[0]
    SLICE_X33Y196        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X33Y196        FDRE (Setup_fdre_C_D)       -0.094     5.906    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.906    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.649ns  (logic 0.259ns (39.912%)  route 0.390ns (60.088%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y192                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[23]/C
    SLICE_X16Y192        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[23]/Q
                         net (fo=2, routed)           0.390     0.649    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X11Y191        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X11Y191        FDRE (Setup_fdre_C_D)       -0.009     5.991    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.991    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.679ns  (logic 0.259ns (38.172%)  route 0.420ns (61.828%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y195                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[5]/C
    SLICE_X30Y195        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[5]/Q
                         net (fo=1, routed)           0.420     0.679    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/Q[0]
    SLICE_X34Y196        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X34Y196        FDRE (Setup_fdre_C_D)        0.021     6.021    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.562ns  (logic 0.204ns (36.267%)  route 0.358ns (63.733%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y197                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[5]/C
    SLICE_X25Y197        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[5]/Q
                         net (fo=1, routed)           0.358     0.562    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/Q[0]
    SLICE_X29Y198        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X29Y198        FDRE (Setup_fdre_C_D)       -0.090     5.910    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.910    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.556ns  (logic 0.236ns (42.411%)  route 0.320ns (57.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y194                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[2]/C
    SLICE_X32Y194        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[2]/Q
                         net (fo=1, routed)           0.320     0.556    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/Q[0]
    SLICE_X29Y194        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X29Y194        FDRE (Setup_fdre_C_D)       -0.092     5.908    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.908    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.629ns  (logic 0.223ns (35.462%)  route 0.406ns (64.538%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y196                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[0]/C
    SLICE_X24Y196        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[0]/Q
                         net (fo=1, routed)           0.406     0.629    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/Q[0]
    SLICE_X23Y197        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X23Y197        FDRE (Setup_fdre_C_D)       -0.009     5.991    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.991    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.651ns  (logic 0.223ns (34.250%)  route 0.428ns (65.750%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y197                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[4]/C
    SLICE_X25Y197        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[4]/Q
                         net (fo=1, routed)           0.428     0.651    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/Q[0]
    SLICE_X32Y196        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X32Y196        FDRE (Setup_fdre_C_D)        0.021     6.021    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  5.370    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.259ns (41.459%)  route 0.366ns (58.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.362ns = ( 8.362 - 2.000 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     3.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     5.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.529     7.080    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_axi_clk
    SLICE_X2Y205         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y205         FDRE (Prop_fdre_C_Q)         0.259     7.339 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/Q
                         net (fo=470, routed)         0.366     7.705    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_in
    SLICE_X0Y198         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     3.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     3.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627     4.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     7.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.226     8.362    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X0Y198         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism              0.272     8.634    
                         clock uncertainty           -0.198     8.436    
    SLICE_X0Y198         FDRE (Setup_fdre_C_D)        0.021     8.457    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.259ns (46.388%)  route 0.299ns (53.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 8.492 - 2.000 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     3.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     5.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.529     7.080    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_axi_clk
    SLICE_X2Y205         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y205         FDRE (Prop_fdre_C_Q)         0.259     7.339 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/Q
                         net (fo=470, routed)         0.299     7.638    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_in
    SLICE_X3Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     3.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     3.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627     4.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     7.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.356     8.492    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X3Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism              0.272     8.764    
                         clock uncertainty           -0.198     8.566    
    SLICE_X3Y203         FDRE (Setup_fdre_C_D)       -0.009     8.557    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          8.557    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                  0.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.750ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.285ns  (logic 0.118ns (41.355%)  route 0.167ns (58.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 5.811 - 2.000 ) 
    Source Clock Delay      (SCD):    3.204ns = ( 11.204 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     8.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     8.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     9.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    10.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.701    11.204    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_axi_clk
    SLICE_X2Y205         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y205         FDRE (Prop_fdre_C_Q)         0.118    11.322 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/Q
                         net (fo=470, routed)         0.167    11.489    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_in
    SLICE_X3Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     2.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     3.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     4.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.929     5.811    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X3Y203         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism             -0.302     5.509    
                         clock uncertainty            0.198     5.707    
    SLICE_X3Y203         FDRE (Hold_fdre_C_D)         0.032     5.739    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -5.739    
                         arrival time                          11.489    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.857ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.321ns  (logic 0.118ns (36.794%)  route 0.203ns (63.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 5.712 - 2.000 ) 
    Source Clock Delay      (SCD):    3.204ns = ( 11.204 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     8.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     8.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.722     9.473    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.523 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    10.477    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.503 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        0.701    11.204    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_axi_clk
    SLICE_X2Y205         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y205         FDRE (Prop_fdre_C_Q)         0.118    11.322 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_reg/Q
                         net (fo=470, routed)         0.203    11.525    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_in
    SLICE_X0Y198         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     2.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          0.973     3.772    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.825 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     4.852    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.882 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.830     5.712    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X0Y198         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism             -0.302     5.410    
                         clock uncertainty            0.198     5.608    
    SLICE_X0Y198         FDRE (Hold_fdre_C_D)         0.059     5.667    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -5.667    
                         arrival time                          11.525    
  -------------------------------------------------------------------
                         slack                                  5.857    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.448ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[2]
                            (output port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 3.359ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        2.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.478ns = ( 11.478 - 2.000 ) 
    Source Clock Delay      (SCD):    7.037ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     3.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     5.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.486     7.037    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y197        ODDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y197        ODDR (Prop_oddr_C_Q)         0.366     7.403 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     7.403    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_in
    Y11                  OBUF (Prop_obuf_I_O)         2.993    10.396 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.396    rgmii_td[2]
    Y11                                                               r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     3.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     3.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627     4.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     7.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.290     8.426    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.318     8.744 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     8.744    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    Y12                  OBUF (Prop_obuf_I_O)         2.734    11.478 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.478    rgmii_txc
    Y12                                                               r  rgmii_txc (OUT)
                         clock pessimism              0.272    11.750    
                         clock uncertainty           -0.198    11.552    
                         output delay                -0.750    10.802    
  -------------------------------------------------------------------
                         required time                         10.802    
                         arrival time                         -10.396    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[3]
                            (output port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        3.358ns  (logic 3.358ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.478ns = ( 15.478 - 6.000 ) 
    Source Clock Delay      (SCD):    7.035ns = ( 11.035 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     5.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.432 f  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     7.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.296 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     9.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.551 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.484    11.035    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y190        ODDR                                         f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.366    11.401 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    11.401    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_in
    W13                  OBUF (Prop_obuf_I_O)         2.992    14.393 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.393    rgmii_td[3]
    W13                                                               r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     7.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627     8.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    11.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.290    12.426    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.318    12.744 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    12.744    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    Y12                  OBUF (Prop_obuf_I_O)         2.734    15.478 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    15.478    rgmii_txc
    Y12                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.272    15.750    
                         clock uncertainty           -0.198    15.552    
                         output delay                -0.750    14.802    
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -14.393    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        3.358ns  (logic 3.358ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.478ns = ( 15.478 - 6.000 ) 
    Source Clock Delay      (SCD):    7.035ns = ( 11.035 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     5.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.432 f  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     7.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.296 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     9.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.551 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.484    11.035    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y189        ODDR                                         f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y189        ODDR (Prop_oddr_C_Q)         0.366    11.401 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000    11.401    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    Y13                  OBUF (Prop_obuf_I_O)         2.992    14.393 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    14.393    rgmii_tx_ctl
    Y13                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     7.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627     8.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    11.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.290    12.426    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.318    12.744 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    12.744    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    Y12                  OBUF (Prop_obuf_I_O)         2.734    15.478 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    15.478    rgmii_txc
    Y12                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.272    15.750    
                         clock uncertainty           -0.198    15.552    
                         output delay                -0.750    14.802    
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -14.393    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[0]
                            (output port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        3.360ns  (logic 3.360ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        2.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.478ns = ( 15.478 - 6.000 ) 
    Source Clock Delay      (SCD):    7.032ns = ( 11.032 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     5.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.432 f  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     7.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.296 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     9.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.551 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.481    11.032    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y166        ODDR                                         f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.366    11.398 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    11.398    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_in
    AE16                 OBUF (Prop_obuf_I_O)         2.994    14.392 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.392    rgmii_td[0]
    AE16                                                              r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     7.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627     8.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    11.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.290    12.426    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.318    12.744 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    12.744    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    Y12                  OBUF (Prop_obuf_I_O)         2.734    15.478 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    15.478    rgmii_txc
    Y12                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.272    15.750    
                         clock uncertainty           -0.198    15.552    
                         output delay                -0.750    14.802    
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -14.392    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[1]
                            (output port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        3.353ns  (logic 3.353ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        2.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.478ns = ( 15.478 - 6.000 ) 
    Source Clock Delay      (SCD):    7.032ns = ( 11.032 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     5.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.432 f  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     7.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.296 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     9.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.551 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.481    11.032    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y165        ODDR                                         f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y165        ODDR (Prop_oddr_C_Q)         0.366    11.398 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    11.398    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_in
    AE15                 OBUF (Prop_obuf_I_O)         2.987    14.385 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.385    rgmii_td[1]
    AE15                                                              r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     7.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627     8.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    11.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.290    12.426    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.318    12.744 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    12.744    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    Y12                  OBUF (Prop_obuf_I_O)         2.734    15.478 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    15.478    rgmii_txc
    Y12                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.272    15.750    
                         clock uncertainty           -0.198    15.552    
                         output delay                -0.750    14.802    
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -14.385    
  -------------------------------------------------------------------
                         slack                                  0.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[1]
                            (output port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.000ns  (system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        3.047ns  (logic 3.047ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.395ns = ( 16.395 - 6.000 ) 
    Source Clock Delay      (SCD):    6.422ns = ( 14.422 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    10.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    13.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.286    14.422    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y165        ODDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y165        ODDR (Prop_oddr_C_Q)         0.318    14.740 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    14.740    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_in
    AE15                 OBUF (Prop_obuf_I_O)         2.729    17.469 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.469    rgmii_td[1]
    AE15                                                              r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     7.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     7.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     9.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    11.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    11.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.486    13.037    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.366    13.403 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    13.403    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    Y12                  OBUF (Prop_obuf_I_O)         2.992    16.395 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    16.395    rgmii_txc
    Y12                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.272    16.123    
                         clock uncertainty            0.198    16.321    
                         output delay                 0.700    17.021    
  -------------------------------------------------------------------
                         required time                        -17.021    
                         arrival time                          17.469    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[0]
                            (output port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.000ns  (system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        3.055ns  (logic 3.055ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.395ns = ( 16.395 - 6.000 ) 
    Source Clock Delay      (SCD):    6.422ns = ( 14.422 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    10.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    13.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.286    14.422    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y166        ODDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.318    14.740 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    14.740    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_in
    AE16                 OBUF (Prop_obuf_I_O)         2.737    17.477 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.477    rgmii_td[0]
    AE16                                                              r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     7.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     7.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     9.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    11.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    11.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.486    13.037    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.366    13.403 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    13.403    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    Y12                  OBUF (Prop_obuf_I_O)         2.992    16.395 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    16.395    rgmii_txc
    Y12                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.272    16.123    
                         clock uncertainty            0.198    16.321    
                         output delay                 0.700    17.021    
  -------------------------------------------------------------------
                         required time                        -17.021    
                         arrival time                          17.477    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.000ns  (system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        3.053ns  (logic 3.053ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.395ns = ( 16.395 - 6.000 ) 
    Source Clock Delay      (SCD):    6.424ns = ( 14.424 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    10.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    13.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.288    14.424    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y189        ODDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y189        ODDR (Prop_oddr_C_Q)         0.318    14.742 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000    14.742    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    Y13                  OBUF (Prop_obuf_I_O)         2.735    17.477 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    17.477    rgmii_tx_ctl
    Y13                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     7.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     7.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     9.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    11.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    11.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.486    13.037    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.366    13.403 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    13.403    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    Y12                  OBUF (Prop_obuf_I_O)         2.992    16.395 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    16.395    rgmii_txc
    Y12                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.272    16.123    
                         clock uncertainty            0.198    16.321    
                         output delay                 0.700    17.021    
  -------------------------------------------------------------------
                         required time                        -17.021    
                         arrival time                          17.477    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[3]
                            (output port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.000ns  (system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        3.053ns  (logic 3.053ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.395ns = ( 16.395 - 6.000 ) 
    Source Clock Delay      (SCD):    6.424ns = ( 14.424 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    10.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    13.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.288    14.424    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y190        ODDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.318    14.742 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    14.742    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_in
    W13                  OBUF (Prop_obuf_I_O)         2.735    17.477 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.477    rgmii_td[3]
    W13                                                               r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     7.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     7.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     9.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    11.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    11.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.486    13.037    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.366    13.403 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    13.403    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    Y12                  OBUF (Prop_obuf_I_O)         2.992    16.395 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    16.395    rgmii_txc
    Y12                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.272    16.123    
                         clock uncertainty            0.198    16.321    
                         output delay                 0.700    17.021    
  -------------------------------------------------------------------
                         required time                        -17.021    
                         arrival time                          17.477    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[2]
                            (output port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.000ns  (system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        3.053ns  (logic 3.053ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.395ns = ( 16.395 - 6.000 ) 
    Source Clock Delay      (SCD):    6.426ns = ( 14.426 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     9.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.627    10.951    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    13.053    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.136 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1820, routed)        1.290    14.426    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y197        ODDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y197        ODDR (Prop_oddr_C_Q)         0.318    14.744 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    14.744    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_in
    Y11                  OBUF (Prop_obuf_I_O)         2.735    17.479 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.479    rgmii_td[2]
    Y11                                                               r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     7.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     7.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=87, routed)          1.787     9.219    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    11.458    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    11.551 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.486    13.037    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.366    13.403 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    13.403    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    Y12                  OBUF (Prop_obuf_I_O)         2.992    16.395 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    16.395    rgmii_txc
    Y12                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.272    16.123    
                         clock uncertainty            0.198    16.321    
                         output delay                 0.700    17.021    
  -------------------------------------------------------------------
                         required time                        -17.021    
                         arrival time                          17.479    
  -------------------------------------------------------------------
                         slack                                  0.458    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        4.997ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.998ns  (logic 0.223ns (22.349%)  route 0.775ns (77.651%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y199                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
    SLICE_X15Y199        FDSE (Prop_fdse_C_Q)         0.223     0.223 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/Q
                         net (fo=3, routed)           0.775     0.998    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/filter_enable_reg[0]
    SLICE_X11Y192        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X11Y192        FDRE (Setup_fdre_C_D)       -0.005     5.995    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.995    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.820ns  (logic 0.259ns (31.588%)  route 0.561ns (68.412%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y206                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
    SLICE_X16Y206        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           0.561     0.820    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/sync_update/update_pause_ad_int_reg
    SLICE_X11Y195        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X11Y195        FDRE (Setup_fdre_C_D)       -0.009     5.991    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.991    
                         arrival time                          -0.820    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.743ns  (logic 0.223ns (30.001%)  route 0.520ns (69.999%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y199                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
    SLICE_X15Y199        FDSE (Prop_fdse_C_Q)         0.223     0.223 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/Q
                         net (fo=3, routed)           0.520     0.743    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/filter_enable_reg[0]
    SLICE_X11Y194        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X11Y194        FDRE (Setup_fdre_C_D)       -0.009     5.991    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.991    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.702ns  (logic 0.223ns (31.764%)  route 0.479ns (68.236%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y199                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
    SLICE_X19Y199        FDSE (Prop_fdse_C_Q)         0.223     0.223 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/Q
                         net (fo=3, routed)           0.479     0.702    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/filter_enable_reg[0]
    SLICE_X9Y199         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X9Y199         FDRE (Setup_fdre_C_D)       -0.009     5.991    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.991    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.713ns  (logic 0.223ns (31.285%)  route 0.490ns (68.715%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y199                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
    SLICE_X15Y199        FDSE (Prop_fdse_C_Q)         0.223     0.223 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/Q
                         net (fo=3, routed)           0.490     0.713    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/filter_enable_reg[0]
    SLICE_X12Y198        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X12Y198        FDRE (Setup_fdre_C_D)        0.021     6.021    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.441ns  (logic 0.223ns (50.564%)  route 0.218ns (49.436%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y201                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
    SLICE_X19Y201        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/Q
                         net (fo=3, routed)           0.218     0.441    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_in
    SLICE_X18Y199        FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X18Y199        FDRE (Setup_fdre_C_D)        0.021     6.021    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             7.089ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.811ns  (logic 0.236ns (29.105%)  route 0.575ns (70.895%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y209                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
    SLICE_X38Y209        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/Q
                         net (fo=2, routed)           0.575     0.811    system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/D[1]
    SLICE_X37Y198        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X37Y198        FDRE (Setup_fdre_C_D)       -0.100     7.900    system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                  7.089    

Slack (MET) :             7.123ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.761ns  (logic 0.236ns (31.004%)  route 0.525ns (68.996%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y209                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
    SLICE_X38Y209        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/Q
                         net (fo=2, routed)           0.525     0.761    system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/D[0]
    SLICE_X37Y198        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X37Y198        FDRE (Setup_fdre_C_D)       -0.116     7.884    system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]
  -------------------------------------------------------------------
                         required time                          7.884    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  7.123    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.759ns  (logic 0.259ns (34.111%)  route 0.500ns (65.889%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y209                                     0.000     0.000 r  system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
    SLICE_X38Y209        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/Q
                         net (fo=2, routed)           0.500     0.759    system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/D[12]
    SLICE_X37Y198        FDRE                                         r  system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X37Y198        FDRE (Setup_fdre_C_D)       -0.022     7.978    system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]
  -------------------------------------------------------------------
                         required time                          7.978    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  7.219    





---------------------------------------------------------------------------------------------------
From Clock:  system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 rgmii_rd[3]
                            (input port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.177ns  (logic 2.177ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 13.274 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AB12                                              0.000     2.500 r  rgmii_rd[3] (IN)
                         net (fo=0)                   0.000     2.500    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[3]
    AB12                 IBUF (Prop_ibuf_I_O)         0.693     3.193 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.193    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_out
    IDELAY_X0Y196        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.677 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.677    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_4_out
    ILOGIC_X0Y196        IDDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    AC14                                              0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     4.479 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.666    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.482     5.148 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.126     5.274    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y196        IDDR                                         f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.274    
                         clock uncertainty           -0.025     5.249    
    ILOGIC_X0Y196        IDDR (Setup_iddr_C_D)       -0.003     5.246    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.246    
                         arrival time                          -4.677    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 rgmii_rd[2]
                            (input port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 2.156ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 9.266 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    AD15                                              0.000    -1.500 r  rgmii_rd[2] (IN)
                         net (fo=0)                   0.000    -1.500    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[2]
    AD15                 IBUF (Prop_ibuf_I_O)         0.673    -0.827 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.827    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_out
    IDELAY_X0Y169        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.656 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.656    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_5_out
    ILOGIC_X0Y169        IDDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.666    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.482     1.148 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.118     1.266    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y169        IDDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.266    
                         clock uncertainty           -0.025     1.241    
    ILOGIC_X0Y169        IDDR (Setup_iddr_C_D)       -0.003     1.238    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.238    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 rgmii_rd[1]
                            (input port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.098ns  (logic 2.098ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 13.271 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    Y17                                               0.000     2.500 r  rgmii_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    Y17                  IBUF (Prop_ibuf_I_O)         0.614     3.114 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.114    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_out
    IDELAY_X0Y162        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.598 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.598    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_6_out
    ILOGIC_X0Y162        IDDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    AC14                                              0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     4.479 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.666    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.482     5.148 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.123     5.271    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y162        IDDR                                         f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.271    
                         clock uncertainty           -0.025     5.246    
    ILOGIC_X0Y162        IDDR (Setup_iddr_C_D)       -0.003     5.243    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.243    
                         arrival time                          -4.598    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 rgmii_rd[0]
                            (input port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 2.097ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 9.275 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    W15                                               0.000    -1.500 r  rgmii_rd[0] (IN)
                         net (fo=0)                   0.000    -1.500    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.614    -0.886 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.886    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_out
    IDELAY_X0Y151        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.597 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.597    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_7_out
    ILOGIC_X0Y151        IDDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.666    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.482     1.148 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.127     1.275    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y151        IDDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.275    
                         clock uncertainty           -0.025     1.250    
    ILOGIC_X0Y151        IDDR (Setup_iddr_C_D)       -0.003     1.247    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.247    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 2.087ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 9.275 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    W16                                               0.000    -1.500 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000    -1.500    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl
    W16                  IBUF (Prop_ibuf_I_O)         0.603    -0.897 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.897    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y152        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.587 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     0.587    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y152        IDDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.666    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.482     1.148 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.127     1.275    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y152        IDDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     1.275    
                         clock uncertainty           -0.025     1.250    
    ILOGIC_X0Y152        IDDR (Setup_iddr_C_D)       -0.003     1.247    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          1.247    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  0.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.670ns  (logic 2.670ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    W16                                               0.000    -6.800 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000    -6.800    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl
    W16                  IBUF (Prop_ibuf_I_O)         1.350    -5.450 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.450    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y152        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.130 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -4.130    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y152        IDDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    AC14                                              0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554    -6.446 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.092    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.140    -4.952 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.348    -4.604    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y152        IDDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -4.604    
                         clock uncertainty            0.025    -4.579    
    ILOGIC_X0Y152        IDDR (Hold_iddr_C_D)         0.135    -4.444    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.444    
                         arrival time                          -4.130    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rgmii_rd[0]
                            (input port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.680ns  (logic 2.680ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    W15                                               0.000    -6.800 r  rgmii_rd[0] (IN)
                         net (fo=0)                   0.000    -6.800    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.361    -5.439 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.439    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_out
    IDELAY_X0Y151        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.120 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.120    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_7_out
    ILOGIC_X0Y151        IDDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    AC14                                              0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554    -6.446 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.092    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.140    -4.952 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.348    -4.604    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y151        IDDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.604    
                         clock uncertainty            0.025    -4.579    
    ILOGIC_X0Y151        IDDR (Hold_iddr_C_D)         0.135    -4.444    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.444    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 rgmii_rd[1]
                            (input port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.681ns  (logic 2.681ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    Y17                                               0.000    -6.800 r  rgmii_rd[1] (IN)
                         net (fo=0)                   0.000    -6.800    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    Y17                  IBUF (Prop_ibuf_I_O)         1.361    -5.439 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.439    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_out
    IDELAY_X0Y162        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.119 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.119    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_6_out
    ILOGIC_X0Y162        IDDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    AC14                                              0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554    -6.446 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.092    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.140    -4.952 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.343    -4.609    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y162        IDDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.609    
                         clock uncertainty            0.025    -4.584    
    ILOGIC_X0Y162        IDDR (Hold_iddr_C_D)         0.135    -4.449    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.449    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 rgmii_rd[2]
                            (input port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc fall@-4.000ns - system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 2.738ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 7.385 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    AD15                                              0.000    -2.800 r  rgmii_rd[2] (IN)
                         net (fo=0)                   0.000    -2.800    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[2]
    AD15                 IBUF (Prop_ibuf_I_O)         1.419    -1.381 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.381    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_out
    IDELAY_X0Y169        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -0.062 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.062    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_5_out
    ILOGIC_X0Y169        IDDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    AC14                                              0.000    -4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554    -2.446 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.092    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.140    -0.952 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.337    -0.615    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y169        IDDR                                         f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.615    
                         clock uncertainty            0.025    -0.590    
    ILOGIC_X0Y169        IDDR (Hold_iddr_C_D)         0.135    -0.455    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 rgmii_rd[3]
                            (input port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc fall@-4.000ns - system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 2.759ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 7.395 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    AB12                                              0.000    -2.800 r  rgmii_rd[3] (IN)
                         net (fo=0)                   0.000    -2.800    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[3]
    AB12                 IBUF (Prop_ibuf_I_O)         1.440    -1.360 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.360    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_out
    IDELAY_X0Y196        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -0.041 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.041    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_4_out
    ILOGIC_X0Y196        IDDR                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    AC14                                              0.000    -4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554    -2.446 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.092    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.140    -0.952 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.347    -0.605    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y196        IDDR                                         f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.605    
                         clock uncertainty            0.025    -0.580    
    ILOGIC_X0Y196        IDDR (Hold_iddr_C_D)         0.135    -0.445    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.404    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.330ns (21.465%)  route 1.207ns (78.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.564     2.996    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y261        FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y261        FDPE (Prop_fdpe_C_Q)         0.204     3.200 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.490     3.690    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y261        LUT3 (Prop_lut3_I2_O)        0.126     3.816 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.717     4.533    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X35Y263        FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.363    12.687    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y263        FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.261    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X35Y263        FDCE (Recov_fdce_C_CLR)     -0.212    12.582    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -4.533    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.330ns (21.465%)  route 1.207ns (78.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.564     2.996    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y261        FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y261        FDPE (Prop_fdpe_C_Q)         0.204     3.200 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.490     3.690    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y261        LUT3 (Prop_lut3_I2_O)        0.126     3.816 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.717     4.533    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X35Y263        FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.363    12.687    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y263        FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.261    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X35Y263        FDCE (Recov_fdce_C_CLR)     -0.212    12.582    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -4.533    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.074ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.330ns (21.465%)  route 1.207ns (78.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.564     2.996    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y261        FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y261        FDPE (Prop_fdpe_C_Q)         0.204     3.200 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.490     3.690    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y261        LUT3 (Prop_lut3_I2_O)        0.126     3.816 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.717     4.533    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X34Y263        FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.363    12.687    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y263        FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.261    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X34Y263        FDCE (Recov_fdce_C_CLR)     -0.187    12.607    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                          -4.533    
  -------------------------------------------------------------------
                         slack                                  8.074    

Slack (MET) :             8.074ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.330ns (21.465%)  route 1.207ns (78.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.564     2.996    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y261        FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y261        FDPE (Prop_fdpe_C_Q)         0.204     3.200 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.490     3.690    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y261        LUT3 (Prop_lut3_I2_O)        0.126     3.816 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.717     4.533    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X34Y263        FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.363    12.687    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y263        FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.261    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X34Y263        FDPE (Recov_fdpe_C_PRE)     -0.187    12.607    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                          -4.533    
  -------------------------------------------------------------------
                         slack                                  8.074    

Slack (MET) :             8.160ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.330ns (23.143%)  route 1.096ns (76.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.564     2.996    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y261        FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y261        FDPE (Prop_fdpe_C_Q)         0.204     3.200 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.490     3.690    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y261        LUT3 (Prop_lut3_I2_O)        0.126     3.816 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.606     4.422    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X33Y262        FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.363    12.687    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y262        FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.261    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X33Y262        FDCE (Recov_fdce_C_CLR)     -0.212    12.582    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                  8.160    

Slack (MET) :             8.160ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.330ns (23.143%)  route 1.096ns (76.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.564     2.996    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y261        FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y261        FDPE (Prop_fdpe_C_Q)         0.204     3.200 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.490     3.690    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y261        LUT3 (Prop_lut3_I2_O)        0.126     3.816 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.606     4.422    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X33Y262        FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.363    12.687    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y262        FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.261    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X33Y262        FDCE (Recov_fdce_C_CLR)     -0.212    12.582    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                  8.160    

Slack (MET) :             8.160ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.330ns (23.143%)  route 1.096ns (76.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.564     2.996    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y261        FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y261        FDPE (Prop_fdpe_C_Q)         0.204     3.200 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.490     3.690    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y261        LUT3 (Prop_lut3_I2_O)        0.126     3.816 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.606     4.422    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X33Y262        FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.363    12.687    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y262        FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.261    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X33Y262        FDCE (Recov_fdce_C_CLR)     -0.212    12.582    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                  8.160    

Slack (MET) :             8.160ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.330ns (23.143%)  route 1.096ns (76.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.564     2.996    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y261        FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y261        FDPE (Prop_fdpe_C_Q)         0.204     3.200 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.490     3.690    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y261        LUT3 (Prop_lut3_I2_O)        0.126     3.816 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.606     4.422    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X33Y262        FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.363    12.687    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y262        FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.261    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X33Y262        FDCE (Recov_fdce_C_CLR)     -0.212    12.582    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                  8.160    

Slack (MET) :             8.185ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.330ns (23.143%)  route 1.096ns (76.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.564     2.996    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y261        FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y261        FDPE (Prop_fdpe_C_Q)         0.204     3.200 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.490     3.690    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y261        LUT3 (Prop_lut3_I2_O)        0.126     3.816 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.606     4.422    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X32Y262        FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.363    12.687    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y262        FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.261    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X32Y262        FDCE (Recov_fdce_C_CLR)     -0.187    12.607    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                  8.185    

Slack (MET) :             8.198ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.330ns (23.799%)  route 1.057ns (76.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.563     2.995    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y261        FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y261        FDPE (Prop_fdpe_C_Q)         0.204     3.199 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.475     3.674    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X40Y261        LUT3 (Prop_lut3_I2_O)        0.126     3.800 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.582     4.382    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y264        FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        1.361    12.685    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X44Y264        FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.261    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X44Y264        FDCE (Recov_fdce_C_CLR)     -0.212    12.580    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                  8.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.150%)  route 0.247ns (65.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.707     1.458    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y261        FDRE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y261        FDRE (Prop_fdre_C_Q)         0.100     1.558 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.150     1.708    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X40Y261        LUT3 (Prop_lut3_I1_O)        0.028     1.736 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.833    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X41Y260        FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.953     1.752    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y260        FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.280     1.472    
    SLICE_X41Y260        FDCE (Remov_fdce_C_CLR)     -0.069     1.403    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.150%)  route 0.247ns (65.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.707     1.458    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y261        FDRE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y261        FDRE (Prop_fdre_C_Q)         0.100     1.558 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.150     1.708    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X40Y261        LUT3 (Prop_lut3_I1_O)        0.028     1.736 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.833    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X41Y260        FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.953     1.752    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y260        FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.280     1.472    
    SLICE_X41Y260        FDCE (Remov_fdce_C_CLR)     -0.069     1.403    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.150%)  route 0.247ns (65.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.707     1.458    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y261        FDRE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y261        FDRE (Prop_fdre_C_Q)         0.100     1.558 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.150     1.708    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X40Y261        LUT3 (Prop_lut3_I1_O)        0.028     1.736 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.833    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X41Y260        FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.953     1.752    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y260        FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.280     1.472    
    SLICE_X41Y260        FDPE (Remov_fdpe_C_PRE)     -0.072     1.400    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.150%)  route 0.247ns (65.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.707     1.458    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y261        FDRE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y261        FDRE (Prop_fdre_C_Q)         0.100     1.558 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.150     1.708    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X40Y261        LUT3 (Prop_lut3_I1_O)        0.028     1.736 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.833    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X41Y260        FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.953     1.752    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y260        FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.280     1.472    
    SLICE_X41Y260        FDPE (Remov_fdpe_C_PRE)     -0.072     1.400    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.150%)  route 0.247ns (65.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.707     1.458    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y261        FDRE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y261        FDRE (Prop_fdre_C_Q)         0.100     1.558 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.150     1.708    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X40Y261        LUT3 (Prop_lut3_I1_O)        0.028     1.736 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.833    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X41Y260        FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.953     1.752    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y260        FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.280     1.472    
    SLICE_X41Y260        FDPE (Remov_fdpe_C_PRE)     -0.072     1.400    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.150%)  route 0.247ns (65.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.707     1.458    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y261        FDRE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y261        FDRE (Prop_fdre_C_Q)         0.100     1.558 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.150     1.708    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X40Y261        LUT3 (Prop_lut3_I1_O)        0.028     1.736 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.833    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X41Y260        FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.953     1.752    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y260        FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.280     1.472    
    SLICE_X41Y260        FDPE (Remov_fdpe_C_PRE)     -0.072     1.400    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.150%)  route 0.247ns (65.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.707     1.458    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y261        FDRE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y261        FDRE (Prop_fdre_C_Q)         0.100     1.558 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.150     1.708    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X40Y261        LUT3 (Prop_lut3_I1_O)        0.028     1.736 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.833    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X41Y260        FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.953     1.752    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y260        FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.280     1.472    
    SLICE_X41Y260        FDPE (Remov_fdpe_C_PRE)     -0.072     1.400    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.146ns (35.234%)  route 0.268ns (64.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.708     1.459    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y261        FDRE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y261        FDRE (Prop_fdre_C_Q)         0.118     1.577 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.156     1.733    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X36Y261        LUT3 (Prop_lut3_I1_O)        0.028     1.761 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.113     1.873    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X36Y260        FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.954     1.753    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y260        FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.280     1.473    
    SLICE_X36Y260        FDCE (Remov_fdce_C_CLR)     -0.050     1.423    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.146ns (35.234%)  route 0.268ns (64.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.708     1.459    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y261        FDRE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y261        FDRE (Prop_fdre_C_Q)         0.118     1.577 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.156     1.733    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X36Y261        LUT3 (Prop_lut3_I1_O)        0.028     1.761 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.113     1.873    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X36Y260        FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.954     1.753    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y260        FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.280     1.473    
    SLICE_X36Y260        FDCE (Remov_fdce_C_CLR)     -0.050     1.423    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.146ns (35.234%)  route 0.268ns (64.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.708     1.459    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y261        FDRE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y261        FDRE (Prop_fdre_C_Q)         0.118     1.577 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.156     1.733    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X36Y261        LUT3 (Prop_lut3_I1_O)        0.028     1.761 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.113     1.873    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X36Y260        FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8997, routed)        0.954     1.753    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y260        FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.280     1.473    
    SLICE_X36Y260        FDCE (Remov_fdce_C_CLR)     -0.050     1.423    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.450    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        7.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.223ns (29.898%)  route 0.523ns (70.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.581ns = ( 10.581 - 8.000 ) 
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.982    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.314     2.296 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.577     2.873    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y187         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y187         FDRE (Prop_fdre_C_Q)         0.223     3.096 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.523     3.619    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X0Y187         FDCE                                         f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.773    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.289    10.062 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.519    10.581    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X0Y187         FDCE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.272    10.852    
                         clock uncertainty           -0.035    10.817    
    SLICE_X0Y187         FDCE (Recov_fdce_C_CLR)     -0.154    10.663    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         10.663    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                  7.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.100ns (24.046%)  route 0.316ns (75.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.695    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.090     0.785 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.272     1.057    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y187         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y187         FDRE (Prop_fdre_C_Q)         0.100     1.157 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.316     1.472    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X0Y187         FDCE                                         f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.925    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.093     1.018 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2095, routed)        0.309     1.327    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X0Y187         FDCE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.260     1.068    
    SLICE_X0Y187         FDCE (Remov_fdce_C_CLR)     -0.050     1.018    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.455    





