{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.882668",
   "Default View_TopLeft":"-145,-1",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port C0_DDR4_0 -pg 1 -lvl 11 -x 3460 -y 750 -defaultsOSRD
preplace port C0_SYS_CLK_0 -pg 1 -lvl 0 -x 0 -y 770 -defaultsOSRD
preplace port UART_0 -pg 1 -lvl 11 -x 3460 -y 440 -defaultsOSRD
preplace port mdio_0 -pg 1 -lvl 11 -x 3460 -y 170 -defaultsOSRD
preplace port rgmii_0 -pg 1 -lvl 11 -x 3460 -y 200 -defaultsOSRD
preplace port port-id_sys_rst_0 -pg 1 -lvl 0 -x 0 -y 830 -defaultsOSRD
preplace port port-id_clk_in1_0 -pg 1 -lvl 0 -x 0 -y 540 -defaultsOSRD
preplace portBus reset_rtl_0 -pg 1 -lvl 11 -x 3460 -y 250 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 10 -x 3250 -y 800 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 10 -x 3250 -y 450 -defaultsOSRD
preplace inst axi_ethernet_0 -pg 1 -lvl 10 -x 3250 -y 190 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 120 -y 530 -defaultsOSRD
preplace inst axi_ethernet_0_dma -pg 1 -lvl 5 -x 1400 -y 170 -defaultsOSRD
preplace inst mmio_xbar -pg 1 -lvl 4 -x 1040 -y 310 -defaultsOSRD
preplace inst dma_xbar -pg 1 -lvl 6 -x 1800 -y 340 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -x 1400 -y 540 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -x 1800 -y 540 -defaultsOSRD
preplace inst axi_clock_converter_0 -pg 1 -lvl 9 -x 2870 -y 650 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 8 -x 2500 -y 690 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 7 -x 2150 -y 690 -defaultsOSRD
preplace inst bit_to_bus_4_0 -pg 1 -lvl 7 -x 2150 -y 260 -defaultsOSRD
preplace inst axi_dwidth_converter_0 -pg 1 -lvl 7 -x 2150 -y 550 -defaultsOSRD
preplace inst axi_dwidth_converter_1 -pg 1 -lvl 2 -x 400 -y 550 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 3 -x 730 -y 550 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 9 -x 2870 -y 830 -defaultsOSRD
preplace inst chipyard_wrapper_0 -pg 1 -lvl 8 -x 2500 -y 560 -defaultsOSRD
preplace netloc axi_ethernet_0_dma_mm2s_cntrl_reset_out_n 1 5 5 N 180 1970J 170 2320J 220 NJ 220 NJ
preplace netloc axi_ethernet_0_dma_mm2s_introut 1 5 2 1640 230 NJ
preplace netloc axi_ethernet_0_dma_mm2s_prmry_reset_out_n 1 5 5 1600 110 1960J 130 NJ 130 NJ 130 3080J
preplace netloc axi_ethernet_0_dma_s2mm_introut 1 5 2 1650 240 1990J
preplace netloc axi_ethernet_0_dma_s2mm_prmry_reset_out_n 1 5 5 1620 170 1960J 150 NJ 150 NJ 150 3060J
preplace netloc axi_ethernet_0_dma_s2mm_sts_reset_out_n 1 5 5 1610 160 NJ 160 NJ 160 NJ 160 3030J
preplace netloc axi_ethernet_0_mac_irq 1 6 5 1990 360 NJ 360 NJ 360 NJ 360 3430
preplace netloc axi_ethernet_0_phy_rst_n 1 10 1 NJ 250
preplace netloc axi_uartlite_0_interrupt 1 6 5 1980 370 NJ 370 NJ 370 NJ 370 3430
preplace netloc bit_to_bus_4_0_bus_out 1 7 1 2320 260n
preplace netloc clk_in1_0_1 1 0 1 N 540
preplace netloc clk_wiz_0_clk_cpu 1 1 9 230 470 570 400 890 400 1220 350 1660 430 1950 470 2340 470 2690 450 3050
preplace netloc clk_wiz_0_clk_eth 1 1 9 210J 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 2310J 350 NJ 350 3030
preplace netloc clk_wiz_0_locked 1 1 9 220 630 580 410 900 410 1230 370 1570 450 1940 750 NJ 750 2700 550 3070
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 8 3 2710 540 3080 540 3430
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 0 11 30 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 2340 760 NJ 760 3080J 690 3420
preplace netloc sys_rst_0_1 1 0 9 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 NJ
preplace netloc util_vector_logic_0_Res 1 8 1 NJ 690
preplace netloc util_vector_logic_1_Res 1 7 1 2330 570n
preplace netloc util_vector_logic_2_Res 1 9 1 NJ 830
preplace netloc C0_SYS_CLK_0_1 1 0 10 NJ 770 NJ 770 NJ 770 NJ 770 NJ 770 NJ 770 NJ 770 NJ 770 NJ 770 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 NJ 540
preplace netloc axi_clock_converter_0_M_AXI 1 9 1 3030 650n
preplace netloc axi_dwidth_converter_0_M_AXI 1 7 1 2330 530n
preplace netloc axi_dwidth_converter_1_M_AXI 1 2 1 560 530n
preplace netloc axi_ethernet_0_dma_M_AXI 1 5 1 1580 100n
preplace netloc axi_ethernet_0_dma_M_AXIS_CNTRL 1 5 5 1610 120 NJ 120 NJ 120 NJ 120 NJ
preplace netloc axi_ethernet_0_dma_M_AXIS_MM2S 1 5 5 1590 100 NJ 100 NJ 100 NJ 100 NJ
preplace netloc axi_ethernet_0_dma_M_AXI_SG 1 5 1 1630 80n
preplace netloc axi_ethernet_0_m_axis_rxd 1 4 7 1220 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 3430
preplace netloc axi_ethernet_0_m_axis_rxs 1 4 7 1230 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 3440
preplace netloc axi_ethernet_0_mdio 1 10 1 NJ 170
preplace netloc axi_ethernet_0_rgmii 1 10 1 3430J 190n
preplace netloc axi_protocol_convert_0_M_AXI 1 3 1 880 290n
preplace netloc axi_uartlite_0_UART 1 10 1 NJ 440
preplace netloc chipyard_wrapper_0_axi4_mem_0 1 8 1 2670 550n
preplace netloc chipyard_wrapper_0_axi4_mmio_0 1 1 8 240 460 NJ 460 NJ 460 NJ 460 NJ 460 NJ 460 NJ 460 2660
preplace netloc ddr4_0_C0_DDR4 1 10 1 NJ 750
preplace netloc dma_xbar_M00_AXI 1 6 1 1960 340n
preplace netloc mmio_xbar_M00_AXI 1 4 1 1200 280n
preplace netloc mmio_xbar_M01_AXI 1 4 6 1210 320 1660J 250 1970J 430 NJ 430 NJ 430 NJ
preplace netloc mmio_xbar_M02_AXI 1 4 6 1190J 330 1570J 90 NJ 90 NJ 90 NJ 90 3070
preplace netloc mmio_xbar_M03_AXI 1 4 1 1180 100n
levelinfo -pg 1 0 120 400 730 1040 1400 1800 2150 2500 2870 3250 3460
pagesize -pg 1 -db -bbox -sgen -150 0 3630 910
"
}
{
   "da_aeth_cnt":"1",
   "da_board_cnt":"1"
}
