/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   mps2_an385.dts.pre.tmp
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE/dts/bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /flash@0
 *   4   /memory@20000000
 *   5   /cpus
 *   6   /cpus/cpu@0
 *   7   /gpio_keys
 *   8   /soc
 *   9   /soc/mps2_fpgaio@40028008
 *   10  /gpio_keys/button_0
 *   11  /gpio_keys/button_1
 *   12  /leds
 *   13  /soc/mps2_fpgaio@40028000
 *   14  /leds/led_0
 *   15  /leds/led_1
 *   16  /soc/interrupt-controller@e000e100
 *   17  /soc/dtimer@40002000
 *   18  /soc/eth@40200000
 *   19  /soc/gpio@40010000
 *   20  /soc/gpio@40011000
 *   21  /soc/gpio@40012000
 *   22  /soc/gpio@40013000
 *   23  /soc/i2c@40022000
 *   24  /soc/i2c@40023000
 *   25  /soc/i2c@40029000
 *   26  /soc/i2c@4002a000
 *   27  /soc/mps2_fpgaio@4002804c
 *   28  /soc/timer@40000000
 *   29  /soc/timer@40001000
 *   30  /soc/timer@e000e010
 *   31  /system-clock
 *   32  /soc/uart@40005000
 *   33  /soc/uart@40006000
 *   34  /soc/uart@40007000
 *   35  /soc/uart@40009000
 *   36  /soc/wdog@40008000
 *   37  /soc/uart@40004000
 *   38  /soc/uart@40004000/saran310
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_leds) fn(DT_N_S_gpio_keys) fn(DT_N_S_cpus) fn(DT_N_S_memory_20000000) fn(DT_N_S_flash_0) fn(DT_N_S_system_clock)

/* Node's dependency ordinal: */
#define DT_N_ORD 0

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /chosen */ \
	3, /* /flash@0 */ \
	4, /* /memory@20000000 */ \
	5, /* /cpus */ \
	7, /* /gpio_keys */ \
	8, /* /soc */ \
	12, /* /leds */ \
	31, /* /system-clock */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_arm_mps2 DT_N

/* Special property macros: */
#define DT_N_REG_NUM 0
#define DT_N_IRQ_NUM 0
#define DT_N_COMPAT_MATCHES_arm_mps2 1
#define DT_N_STATUS_okay 1

/* Generic property macros: */
#define DT_N_P_compatible {"arm,mps2"}
#define DT_N_P_compatible_IDX_0 "arm,mps2"
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_LEN 1
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N
#define DT_N_S_aliases_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Special property macros: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N
#define DT_N_S_chosen_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Special property macros: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /flash@0
 *
 * Node identifier: DT_N_S_flash_0
 *
 * Binding (compatible = soc-nv-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/soc-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_flash_0_PATH "/flash@0"

/* Node's name with unit-address: */
#define DT_N_S_flash_0_FULL_NAME "flash@0"

/* Node parent (/) identifier: */
#define DT_N_S_flash_0_PARENT DT_N
#define DT_N_S_flash_0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_flash_0_ORD 3

/* Ordinals for what this node depends on directly: */
#define DT_N_S_flash_0_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_flash_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_flash_0_EXISTS 1
#define DT_N_INST_0_soc_nv_flash DT_N_S_flash_0
#define DT_N_NODELABEL_flash0    DT_N_S_flash_0

/* Special property macros: */
#define DT_N_S_flash_0_REG_NUM 1
#define DT_N_S_flash_0_REG_IDX_0_EXISTS 1
#define DT_N_S_flash_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_flash_0_REG_IDX_0_VAL_SIZE 4194304 /* 0x400000 */
#define DT_N_S_flash_0_IRQ_NUM 0
#define DT_N_S_flash_0_COMPAT_MATCHES_soc_nv_flash 1
#define DT_N_S_flash_0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_flash_0_P_compatible {"soc-nv-flash"}
#define DT_N_S_flash_0_P_compatible_IDX_0 "soc-nv-flash"
#define DT_N_S_flash_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_flash_0_P_compatible_LEN 1
#define DT_N_S_flash_0_P_compatible_EXISTS 1
#define DT_N_S_flash_0_P_reg {0 /* 0x0 */, 4194304 /* 0x400000 */}
#define DT_N_S_flash_0_P_reg_IDX_0 0
#define DT_N_S_flash_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_flash_0_P_reg_IDX_1 4194304
#define DT_N_S_flash_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_flash_0_P_reg_EXISTS 1

/*
 * Devicetree node: /memory@20000000
 *
 * Node identifier: DT_N_S_memory_20000000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_20000000_PATH "/memory@20000000"

/* Node's name with unit-address: */
#define DT_N_S_memory_20000000_FULL_NAME "memory@20000000"

/* Node parent (/) identifier: */
#define DT_N_S_memory_20000000_PARENT DT_N
#define DT_N_S_memory_20000000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_memory_20000000_ORD 4

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_20000000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_20000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_20000000_EXISTS 1
#define DT_N_INST_0_mmio_sram DT_N_S_memory_20000000
#define DT_N_NODELABEL_sram0  DT_N_S_memory_20000000

/* Special property macros: */
#define DT_N_S_memory_20000000_REG_NUM 1
#define DT_N_S_memory_20000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_ADDRESS 536870912 /* 0x20000000 */
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_SIZE 4194304 /* 0x400000 */
#define DT_N_S_memory_20000000_IRQ_NUM 0
#define DT_N_S_memory_20000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_20000000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_memory_20000000_P_reg {536870912 /* 0x20000000 */, 4194304 /* 0x400000 */}
#define DT_N_S_memory_20000000_P_reg_IDX_0 536870912
#define DT_N_S_memory_20000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_P_reg_IDX_1 4194304
#define DT_N_S_memory_20000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_20000000_P_reg_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible {"mmio-sram"}
#define DT_N_S_memory_20000000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_memory_20000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible_LEN 1
#define DT_N_S_memory_20000000_P_compatible_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 5

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	6, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Special property macros: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m3):
 *   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m3.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 6

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	5, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m3 DT_N_S_cpus_S_cpu_0

/* Special property macros: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m3 1
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m3"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m3"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1

/*
 * Devicetree node: /gpio_keys
 *
 * Node identifier: DT_N_S_gpio_keys
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-keys.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_PATH "/gpio_keys"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_FULL_NAME "gpio_keys"

/* Node parent (/) identifier: */
#define DT_N_S_gpio_keys_PARENT DT_N
#define DT_N_S_gpio_keys_FOREACH_CHILD(fn) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_gpio_keys_S_button_1)

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_ORD 7

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_SUPPORTS_ORDS \
	10, /* /gpio_keys/button_0 */ \
	11, /* /gpio_keys/button_1 */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_EXISTS 1
#define DT_N_INST_0_gpio_keys DT_N_S_gpio_keys

/* Special property macros: */
#define DT_N_S_gpio_keys_REG_NUM 0
#define DT_N_S_gpio_keys_IRQ_NUM 0
#define DT_N_S_gpio_keys_COMPAT_MATCHES_gpio_keys 1
#define DT_N_S_gpio_keys_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_gpio_keys_P_compatible {"gpio-keys"}
#define DT_N_S_gpio_keys_P_compatible_IDX_0 "gpio-keys"
#define DT_N_S_gpio_keys_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible_LEN 1
#define DT_N_S_gpio_keys_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_timer_40000000) fn(DT_N_S_soc_S_timer_40001000) fn(DT_N_S_soc_S_dtimer_40002000) fn(DT_N_S_soc_S_uart_40004000) fn(DT_N_S_soc_S_uart_40005000) fn(DT_N_S_soc_S_uart_40006000) fn(DT_N_S_soc_S_uart_40007000) fn(DT_N_S_soc_S_wdog_40008000) fn(DT_N_S_soc_S_uart_40009000) fn(DT_N_S_soc_S_gpio_40010000) fn(DT_N_S_soc_S_gpio_40011000) fn(DT_N_S_soc_S_gpio_40012000) fn(DT_N_S_soc_S_gpio_40013000) fn(DT_N_S_soc_S_eth_40200000) fn(DT_N_S_soc_S_i2c_40022000) fn(DT_N_S_soc_S_i2c_40023000) fn(DT_N_S_soc_S_i2c_40029000) fn(DT_N_S_soc_S_i2c_4002a000) fn(DT_N_S_soc_S_mps2_fpgaio_40028000) fn(DT_N_S_soc_S_mps2_fpgaio_40028008) fn(DT_N_S_soc_S_mps2_fpgaio_4002804c)

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 8

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	9, /* /soc/mps2_fpgaio@40028008 */ \
	13, /* /soc/mps2_fpgaio@40028000 */ \
	16, /* /soc/interrupt-controller@e000e100 */ \
	17, /* /soc/dtimer@40002000 */ \
	18, /* /soc/eth@40200000 */ \
	19, /* /soc/gpio@40010000 */ \
	20, /* /soc/gpio@40011000 */ \
	21, /* /soc/gpio@40012000 */ \
	22, /* /soc/gpio@40013000 */ \
	23, /* /soc/i2c@40022000 */ \
	24, /* /soc/i2c@40023000 */ \
	25, /* /soc/i2c@40029000 */ \
	26, /* /soc/i2c@4002a000 */ \
	27, /* /soc/mps2_fpgaio@4002804c */ \
	28, /* /soc/timer@40000000 */ \
	29, /* /soc/timer@40001000 */ \
	30, /* /soc/timer@e000e010 */ \
	32, /* /soc/uart@40005000 */ \
	33, /* /soc/uart@40006000 */ \
	34, /* /soc/uart@40007000 */ \
	35, /* /soc/uart@40009000 */ \
	36, /* /soc/wdog@40008000 */ \
	37, /* /soc/uart@40004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Special property macros: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/mps2_fpgaio@40028008
 *
 * Node identifier: DT_N_S_soc_S_mps2_fpgaio_40028008
 *
 * Binding (compatible = arm,mps2-fpgaio-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/arm,mps2-fpgaio-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_PATH "/soc/mps2_fpgaio@40028008"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_FULL_NAME "mps2_fpgaio@40028008"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_PARENT DT_N_S_soc
#define DT_N_S_soc_S_mps2_fpgaio_40028008_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_ORD 9

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_REQUIRES_ORDS \
	8, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_SUPPORTS_ORDS \
	10, /* /gpio_keys/button_0 */ \
	11, /* /gpio_keys/button_1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_EXISTS 1
#define DT_N_INST_1_arm_mps2_fpgaio_gpio DT_N_S_soc_S_mps2_fpgaio_40028008
#define DT_N_NODELABEL_gpio_button       DT_N_S_soc_S_mps2_fpgaio_40028008

/* Special property macros: */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_REG_NUM 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_REG_IDX_0_VAL_ADDRESS 1073905672 /* 0x40028008 */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_IRQ_NUM 0
#define DT_N_S_soc_S_mps2_fpgaio_40028008_COMPAT_MATCHES_arm_mps2_fpgaio_gpio 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_reg {1073905672 /* 0x40028008 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_reg_IDX_0 1073905672
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_reg_IDX_1 4
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_reg_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_ngpios 2
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_gpio_controller 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_compatible {"arm,mps2-fpgaio-gpio"}
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_compatible_IDX_0 "arm,mps2-fpgaio-gpio"
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_compatible_LEN 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_label "FPGA_BUTTON"
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_label_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button_0
 *
 * Node identifier: DT_N_S_gpio_keys_S_button_0
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-keys.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_S_button_0_PATH "/gpio_keys/button_0"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME "button_0"

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_0_PARENT DT_N_S_gpio_keys
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_S_button_0_ORD 10

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_S_button_0_REQUIRES_ORDS \
	7, /* /gpio_keys */ \
	9, /* /soc/mps2_fpgaio@40028008 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_S_button_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_0_EXISTS 1
#define DT_N_ALIAS_sw0               DT_N_S_gpio_keys_S_button_0
#define DT_N_NODELABEL_user_button_0 DT_N_S_gpio_keys_S_button_0

/* Special property macros: */
#define DT_N_S_gpio_keys_S_button_0_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_0_IRQ_NUM 0
#define DT_N_S_gpio_keys_S_button_0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_PH DT_N_S_soc_S_mps2_fpgaio_40028008
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_pin 0
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_label "USERPB0"
#define DT_N_S_gpio_keys_S_button_0_P_label_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button_1
 *
 * Node identifier: DT_N_S_gpio_keys_S_button_1
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-keys.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_S_button_1_PATH "/gpio_keys/button_1"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME "button_1"

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_1_PARENT DT_N_S_gpio_keys
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_S_button_1_ORD 11

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_S_button_1_REQUIRES_ORDS \
	7, /* /gpio_keys */ \
	9, /* /soc/mps2_fpgaio@40028008 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_S_button_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_1_EXISTS 1
#define DT_N_ALIAS_sw1               DT_N_S_gpio_keys_S_button_1
#define DT_N_NODELABEL_user_button_1 DT_N_S_gpio_keys_S_button_1

/* Special property macros: */
#define DT_N_S_gpio_keys_S_button_1_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_1_IRQ_NUM 0
#define DT_N_S_gpio_keys_S_button_1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_PH DT_N_S_soc_S_mps2_fpgaio_40028008
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_pin 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_label "USERPB1"
#define DT_N_S_gpio_keys_S_button_1_P_label_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1)

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 12

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	14, /* /leds/led_0 */ \
	15, /* /leds/led_1 */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Special property macros: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/mps2_fpgaio@40028000
 *
 * Node identifier: DT_N_S_soc_S_mps2_fpgaio_40028000
 *
 * Binding (compatible = arm,mps2-fpgaio-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/arm,mps2-fpgaio-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_PATH "/soc/mps2_fpgaio@40028000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_FULL_NAME "mps2_fpgaio@40028000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_mps2_fpgaio_40028000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_ORD 13

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_REQUIRES_ORDS \
	8, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_SUPPORTS_ORDS \
	14, /* /leds/led_0 */ \
	15, /* /leds/led_1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_EXISTS 1
#define DT_N_INST_0_arm_mps2_fpgaio_gpio DT_N_S_soc_S_mps2_fpgaio_40028000
#define DT_N_NODELABEL_gpio_led0         DT_N_S_soc_S_mps2_fpgaio_40028000

/* Special property macros: */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_REG_NUM 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_REG_IDX_0_VAL_ADDRESS 1073905664 /* 0x40028000 */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_IRQ_NUM 0
#define DT_N_S_soc_S_mps2_fpgaio_40028000_COMPAT_MATCHES_arm_mps2_fpgaio_gpio 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_reg {1073905664 /* 0x40028000 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_reg_IDX_0 1073905664
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_reg_IDX_1 4
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_reg_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_ngpios 2
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_gpio_controller 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_compatible {"arm,mps2-fpgaio-gpio"}
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_compatible_IDX_0 "arm,mps2-fpgaio-gpio"
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_compatible_LEN 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_label "FPGA_LED0"
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_0
 *
 * Node identifier: DT_N_S_leds_S_led_0
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_0_PATH "/leds/led_0"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_0_FULL_NAME "led_0"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_0_PARENT DT_N_S_leds
#define DT_N_S_leds_S_led_0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_0_ORD 14

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_0_REQUIRES_ORDS \
	12, /* /leds */ \
	13, /* /soc/mps2_fpgaio@40028000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_0_EXISTS 1
#define DT_N_ALIAS_led0      DT_N_S_leds_S_led_0
#define DT_N_NODELABEL_led_0 DT_N_S_leds_S_led_0

/* Special property macros: */
#define DT_N_S_leds_S_led_0_REG_NUM 0
#define DT_N_S_leds_S_led_0_IRQ_NUM 0
#define DT_N_S_leds_S_led_0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_PH DT_N_S_soc_S_mps2_fpgaio_40028000
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin 0
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_LEN 1
#define DT_N_S_leds_S_led_0_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_0_P_label "USERLED0"
#define DT_N_S_leds_S_led_0_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_1
 *
 * Node identifier: DT_N_S_leds_S_led_1
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_1_PATH "/leds/led_1"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_1_FULL_NAME "led_1"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_1_PARENT DT_N_S_leds
#define DT_N_S_leds_S_led_1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_1_ORD 15

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_1_REQUIRES_ORDS \
	12, /* /leds */ \
	13, /* /soc/mps2_fpgaio@40028000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_1_EXISTS 1
#define DT_N_ALIAS_led1      DT_N_S_leds_S_led_1
#define DT_N_NODELABEL_led_1 DT_N_S_leds_S_led_1

/* Special property macros: */
#define DT_N_S_leds_S_led_1_REG_NUM 0
#define DT_N_S_leds_S_led_1_IRQ_NUM 0
#define DT_N_S_leds_S_led_1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_PH DT_N_S_soc_S_mps2_fpgaio_40028000
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_LEN 1
#define DT_N_S_leds_S_led_1_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label "USERLED1"
#define DT_N_S_leds_S_led_1_P_label_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v7m-nvic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v7m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 16

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	8, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	17, /* /soc/dtimer@40002000 */ \
	18, /* /soc/eth@40200000 */ \
	19, /* /soc/gpio@40010000 */ \
	20, /* /soc/gpio@40011000 */ \
	21, /* /soc/gpio@40012000 */ \
	22, /* /soc/gpio@40013000 */ \
	28, /* /soc/timer@40000000 */ \
	29, /* /soc/timer@40001000 */ \
	32, /* /soc/uart@40005000 */ \
	33, /* /soc/uart@40006000 */ \
	34, /* /soc/uart@40007000 */ \
	35, /* /soc/uart@40009000 */ \
	37, /* /soc/uart@40004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v7m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Special property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v7m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 3
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v7m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/dtimer@40002000
 *
 * Node identifier: DT_N_S_soc_S_dtimer_40002000
 *
 * Binding (compatible = arm,cmsdk-dtimer):
 *   $ZEPHYR_BASE/dts/bindings/timer/arm,cmsdk-dtimer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dtimer_40002000_PATH "/soc/dtimer@40002000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dtimer_40002000_FULL_NAME "dtimer@40002000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dtimer_40002000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_dtimer_40002000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dtimer_40002000_ORD 17

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dtimer_40002000_REQUIRES_ORDS \
	8, /* /soc */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dtimer_40002000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dtimer_40002000_EXISTS 1
#define DT_N_INST_0_arm_cmsdk_dtimer DT_N_S_soc_S_dtimer_40002000
#define DT_N_NODELABEL_dtimer0       DT_N_S_soc_S_dtimer_40002000

/* Special property macros: */
#define DT_N_S_soc_S_dtimer_40002000_REG_NUM 1
#define DT_N_S_soc_S_dtimer_40002000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_REG_IDX_0_VAL_ADDRESS 1073750016 /* 0x40002000 */
#define DT_N_S_soc_S_dtimer_40002000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_dtimer_40002000_IRQ_NUM 1
#define DT_N_S_soc_S_dtimer_40002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_IRQ_IDX_0_VAL_irq 10
#define DT_N_S_soc_S_dtimer_40002000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_dtimer_40002000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_COMPAT_MATCHES_arm_cmsdk_dtimer 1
#define DT_N_S_soc_S_dtimer_40002000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_dtimer_40002000_P_reg {1073750016 /* 0x40002000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_dtimer_40002000_P_reg_IDX_0 1073750016
#define DT_N_S_soc_S_dtimer_40002000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_dtimer_40002000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_P_interrupts {10 /* 0xa */, 3 /* 0x3 */}
#define DT_N_S_soc_S_dtimer_40002000_P_interrupts_IDX_0 10
#define DT_N_S_soc_S_dtimer_40002000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_dtimer_40002000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_P_label "DTIMER_0"
#define DT_N_S_soc_S_dtimer_40002000_P_label_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_P_compatible {"arm,cmsdk-dtimer"}
#define DT_N_S_soc_S_dtimer_40002000_P_compatible_IDX_0 "arm,cmsdk-dtimer"
#define DT_N_S_soc_S_dtimer_40002000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_P_compatible_LEN 1
#define DT_N_S_soc_S_dtimer_40002000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/eth@40200000
 *
 * Node identifier: DT_N_S_soc_S_eth_40200000
 *
 * Binding (compatible = smsc,lan9220):
 *   $ZEPHYR_BASE/dts/bindings/ethernet/smsc,lan9220.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_eth_40200000_PATH "/soc/eth@40200000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_eth_40200000_FULL_NAME "eth@40200000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_eth_40200000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_eth_40200000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_eth_40200000_ORD 18

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_eth_40200000_REQUIRES_ORDS \
	8, /* /soc */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_eth_40200000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_eth_40200000_EXISTS 1
#define DT_N_INST_0_smsc_lan9220 DT_N_S_soc_S_eth_40200000
#define DT_N_NODELABEL_eth0      DT_N_S_soc_S_eth_40200000

/* Special property macros: */
#define DT_N_S_soc_S_eth_40200000_REG_NUM 1
#define DT_N_S_soc_S_eth_40200000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_REG_IDX_0_VAL_ADDRESS 1075838976 /* 0x40200000 */
#define DT_N_S_soc_S_eth_40200000_REG_IDX_0_VAL_SIZE 1048576 /* 0x100000 */
#define DT_N_S_soc_S_eth_40200000_IRQ_NUM 1
#define DT_N_S_soc_S_eth_40200000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_IRQ_IDX_0_VAL_irq 13
#define DT_N_S_soc_S_eth_40200000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_eth_40200000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_COMPAT_MATCHES_smsc_lan9220 1
#define DT_N_S_soc_S_eth_40200000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_eth_40200000_P_reg {1075838976 /* 0x40200000 */, 1048576 /* 0x100000 */}
#define DT_N_S_soc_S_eth_40200000_P_reg_IDX_0 1075838976
#define DT_N_S_soc_S_eth_40200000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_P_reg_IDX_1 1048576
#define DT_N_S_soc_S_eth_40200000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_P_reg_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_P_interrupts {13 /* 0xd */, 3 /* 0x3 */}
#define DT_N_S_soc_S_eth_40200000_P_interrupts_IDX_0 13
#define DT_N_S_soc_S_eth_40200000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_eth_40200000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_P_compatible {"smsc,lan9220"}
#define DT_N_S_soc_S_eth_40200000_P_compatible_IDX_0 "smsc,lan9220"
#define DT_N_S_soc_S_eth_40200000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_P_compatible_LEN 1
#define DT_N_S_soc_S_eth_40200000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_P_label "eth0"
#define DT_N_S_soc_S_eth_40200000_P_label_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40010000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40010000
 *
 * Binding (compatible = arm,cmsdk-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/arm,cmsdk-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40010000_PATH "/soc/gpio@40010000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40010000_FULL_NAME "gpio@40010000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40010000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_gpio_40010000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40010000_ORD 19

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40010000_REQUIRES_ORDS \
	8, /* /soc */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40010000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40010000_EXISTS 1
#define DT_N_INST_0_arm_cmsdk_gpio DT_N_S_soc_S_gpio_40010000
#define DT_N_NODELABEL_gpio0       DT_N_S_soc_S_gpio_40010000

/* Special property macros: */
#define DT_N_S_soc_S_gpio_40010000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40010000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_REG_IDX_0_VAL_ADDRESS 1073807360 /* 0x40010000 */
#define DT_N_S_soc_S_gpio_40010000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_gpio_40010000_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_40010000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_IRQ_IDX_0_VAL_irq 6
#define DT_N_S_soc_S_gpio_40010000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_gpio_40010000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_COMPAT_MATCHES_arm_cmsdk_gpio 1
#define DT_N_S_soc_S_gpio_40010000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40010000_P_reg {1073807360 /* 0x40010000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_gpio_40010000_P_reg_IDX_0 1073807360
#define DT_N_S_soc_S_gpio_40010000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_gpio_40010000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_P_interrupts {6 /* 0x6 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_gpio_40010000_P_interrupts_IDX_0 6
#define DT_N_S_soc_S_gpio_40010000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_gpio_40010000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_P_label "GPIO_0"
#define DT_N_S_soc_S_gpio_40010000_P_label_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40010000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_P_ngpios 32
#define DT_N_S_soc_S_gpio_40010000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_P_compatible {"arm,cmsdk-gpio"}
#define DT_N_S_soc_S_gpio_40010000_P_compatible_IDX_0 "arm,cmsdk-gpio"
#define DT_N_S_soc_S_gpio_40010000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40010000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40011000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40011000
 *
 * Binding (compatible = arm,cmsdk-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/arm,cmsdk-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40011000_PATH "/soc/gpio@40011000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40011000_FULL_NAME "gpio@40011000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40011000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_gpio_40011000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40011000_ORD 20

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40011000_REQUIRES_ORDS \
	8, /* /soc */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40011000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40011000_EXISTS 1
#define DT_N_INST_1_arm_cmsdk_gpio DT_N_S_soc_S_gpio_40011000
#define DT_N_NODELABEL_gpio1       DT_N_S_soc_S_gpio_40011000

/* Special property macros: */
#define DT_N_S_soc_S_gpio_40011000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40011000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_REG_IDX_0_VAL_ADDRESS 1073811456 /* 0x40011000 */
#define DT_N_S_soc_S_gpio_40011000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_gpio_40011000_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_40011000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_IRQ_IDX_0_VAL_irq 7
#define DT_N_S_soc_S_gpio_40011000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_gpio_40011000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_COMPAT_MATCHES_arm_cmsdk_gpio 1
#define DT_N_S_soc_S_gpio_40011000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40011000_P_reg {1073811456 /* 0x40011000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_gpio_40011000_P_reg_IDX_0 1073811456
#define DT_N_S_soc_S_gpio_40011000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_gpio_40011000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_P_interrupts {7 /* 0x7 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_gpio_40011000_P_interrupts_IDX_0 7
#define DT_N_S_soc_S_gpio_40011000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_gpio_40011000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_P_label "GPIO_1"
#define DT_N_S_soc_S_gpio_40011000_P_label_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40011000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_P_ngpios 32
#define DT_N_S_soc_S_gpio_40011000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_P_compatible {"arm,cmsdk-gpio"}
#define DT_N_S_soc_S_gpio_40011000_P_compatible_IDX_0 "arm,cmsdk-gpio"
#define DT_N_S_soc_S_gpio_40011000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40011000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40012000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40012000
 *
 * Binding (compatible = arm,cmsdk-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/arm,cmsdk-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40012000_PATH "/soc/gpio@40012000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40012000_FULL_NAME "gpio@40012000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40012000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_gpio_40012000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40012000_ORD 21

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40012000_REQUIRES_ORDS \
	8, /* /soc */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40012000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40012000_EXISTS 1
#define DT_N_INST_2_arm_cmsdk_gpio DT_N_S_soc_S_gpio_40012000
#define DT_N_NODELABEL_gpio2       DT_N_S_soc_S_gpio_40012000

/* Special property macros: */
#define DT_N_S_soc_S_gpio_40012000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40012000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_REG_IDX_0_VAL_ADDRESS 1073815552 /* 0x40012000 */
#define DT_N_S_soc_S_gpio_40012000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_gpio_40012000_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_40012000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_IRQ_IDX_0_VAL_irq 16
#define DT_N_S_soc_S_gpio_40012000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_gpio_40012000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_COMPAT_MATCHES_arm_cmsdk_gpio 1
#define DT_N_S_soc_S_gpio_40012000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40012000_P_reg {1073815552 /* 0x40012000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_gpio_40012000_P_reg_IDX_0 1073815552
#define DT_N_S_soc_S_gpio_40012000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_gpio_40012000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_P_interrupts {16 /* 0x10 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_gpio_40012000_P_interrupts_IDX_0 16
#define DT_N_S_soc_S_gpio_40012000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_gpio_40012000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_P_label "GPIO_2"
#define DT_N_S_soc_S_gpio_40012000_P_label_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40012000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_P_ngpios 32
#define DT_N_S_soc_S_gpio_40012000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_P_compatible {"arm,cmsdk-gpio"}
#define DT_N_S_soc_S_gpio_40012000_P_compatible_IDX_0 "arm,cmsdk-gpio"
#define DT_N_S_soc_S_gpio_40012000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40012000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40013000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40013000
 *
 * Binding (compatible = arm,cmsdk-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/arm,cmsdk-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40013000_PATH "/soc/gpio@40013000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40013000_FULL_NAME "gpio@40013000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40013000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_gpio_40013000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40013000_ORD 22

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40013000_REQUIRES_ORDS \
	8, /* /soc */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40013000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40013000_EXISTS 1
#define DT_N_INST_3_arm_cmsdk_gpio DT_N_S_soc_S_gpio_40013000
#define DT_N_NODELABEL_gpio3       DT_N_S_soc_S_gpio_40013000

/* Special property macros: */
#define DT_N_S_soc_S_gpio_40013000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40013000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_REG_IDX_0_VAL_ADDRESS 1073819648 /* 0x40013000 */
#define DT_N_S_soc_S_gpio_40013000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_gpio_40013000_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_40013000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_IRQ_IDX_0_VAL_irq 17
#define DT_N_S_soc_S_gpio_40013000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_gpio_40013000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_COMPAT_MATCHES_arm_cmsdk_gpio 1
#define DT_N_S_soc_S_gpio_40013000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40013000_P_reg {1073819648 /* 0x40013000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_gpio_40013000_P_reg_IDX_0 1073819648
#define DT_N_S_soc_S_gpio_40013000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_gpio_40013000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_P_interrupts {17 /* 0x11 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_gpio_40013000_P_interrupts_IDX_0 17
#define DT_N_S_soc_S_gpio_40013000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_gpio_40013000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_P_label "GPIO_3"
#define DT_N_S_soc_S_gpio_40013000_P_label_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40013000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_P_ngpios 32
#define DT_N_S_soc_S_gpio_40013000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_P_compatible {"arm,cmsdk-gpio"}
#define DT_N_S_soc_S_gpio_40013000_P_compatible_IDX_0 "arm,cmsdk-gpio"
#define DT_N_S_soc_S_gpio_40013000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40013000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40022000
 *
 * Node identifier: DT_N_S_soc_S_i2c_40022000
 *
 * Binding (compatible = arm,versatile-i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/arm,versatile-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40022000_PATH "/soc/i2c@40022000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40022000_FULL_NAME "i2c@40022000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40022000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_40022000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40022000_ORD 23

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40022000_REQUIRES_ORDS \
	8, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40022000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40022000_EXISTS 1
#define DT_N_INST_0_arm_versatile_i2c DT_N_S_soc_S_i2c_40022000
#define DT_N_NODELABEL_i2c_touch      DT_N_S_soc_S_i2c_40022000

/* Special property macros: */
#define DT_N_S_soc_S_i2c_40022000_REG_NUM 1
#define DT_N_S_soc_S_i2c_40022000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40022000_REG_IDX_0_VAL_ADDRESS 1073881088 /* 0x40022000 */
#define DT_N_S_soc_S_i2c_40022000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_40022000_IRQ_NUM 0
#define DT_N_S_soc_S_i2c_40022000_COMPAT_MATCHES_arm_versatile_i2c 1
#define DT_N_S_soc_S_i2c_40022000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40022000_P_reg {1073881088 /* 0x40022000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_40022000_P_reg_IDX_0 1073881088
#define DT_N_S_soc_S_i2c_40022000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40022000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_40022000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40022000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40022000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40022000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40022000_P_label "I2C_TOUCH"
#define DT_N_S_soc_S_i2c_40022000_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_40022000_P_compatible {"arm,versatile-i2c"}
#define DT_N_S_soc_S_i2c_40022000_P_compatible_IDX_0 "arm,versatile-i2c"
#define DT_N_S_soc_S_i2c_40022000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40022000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40022000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40023000
 *
 * Node identifier: DT_N_S_soc_S_i2c_40023000
 *
 * Binding (compatible = arm,versatile-i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/arm,versatile-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40023000_PATH "/soc/i2c@40023000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40023000_FULL_NAME "i2c@40023000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40023000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_40023000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40023000_ORD 24

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40023000_REQUIRES_ORDS \
	8, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40023000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40023000_EXISTS 1
#define DT_N_INST_1_arm_versatile_i2c DT_N_S_soc_S_i2c_40023000
#define DT_N_NODELABEL_i2c_audio_conf DT_N_S_soc_S_i2c_40023000

/* Special property macros: */
#define DT_N_S_soc_S_i2c_40023000_REG_NUM 1
#define DT_N_S_soc_S_i2c_40023000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40023000_REG_IDX_0_VAL_ADDRESS 1073885184 /* 0x40023000 */
#define DT_N_S_soc_S_i2c_40023000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_40023000_IRQ_NUM 0
#define DT_N_S_soc_S_i2c_40023000_COMPAT_MATCHES_arm_versatile_i2c 1
#define DT_N_S_soc_S_i2c_40023000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40023000_P_reg {1073885184 /* 0x40023000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_40023000_P_reg_IDX_0 1073885184
#define DT_N_S_soc_S_i2c_40023000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40023000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_40023000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40023000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40023000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40023000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40023000_P_label "I2C_AUDIO_CONF"
#define DT_N_S_soc_S_i2c_40023000_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_40023000_P_compatible {"arm,versatile-i2c"}
#define DT_N_S_soc_S_i2c_40023000_P_compatible_IDX_0 "arm,versatile-i2c"
#define DT_N_S_soc_S_i2c_40023000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40023000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40023000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40029000
 *
 * Node identifier: DT_N_S_soc_S_i2c_40029000
 *
 * Binding (compatible = arm,versatile-i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/arm,versatile-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40029000_PATH "/soc/i2c@40029000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40029000_FULL_NAME "i2c@40029000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40029000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_40029000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40029000_ORD 25

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40029000_REQUIRES_ORDS \
	8, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40029000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40029000_EXISTS 1
#define DT_N_INST_2_arm_versatile_i2c DT_N_S_soc_S_i2c_40029000
#define DT_N_NODELABEL_i2c_shield0    DT_N_S_soc_S_i2c_40029000

/* Special property macros: */
#define DT_N_S_soc_S_i2c_40029000_REG_NUM 1
#define DT_N_S_soc_S_i2c_40029000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_REG_IDX_0_VAL_ADDRESS 1073909760 /* 0x40029000 */
#define DT_N_S_soc_S_i2c_40029000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_40029000_IRQ_NUM 0
#define DT_N_S_soc_S_i2c_40029000_COMPAT_MATCHES_arm_versatile_i2c 1
#define DT_N_S_soc_S_i2c_40029000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40029000_P_reg {1073909760 /* 0x40029000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_40029000_P_reg_IDX_0 1073909760
#define DT_N_S_soc_S_i2c_40029000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_40029000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40029000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_P_label "I2C_SHIELD0"
#define DT_N_S_soc_S_i2c_40029000_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_P_compatible {"arm,versatile-i2c"}
#define DT_N_S_soc_S_i2c_40029000_P_compatible_IDX_0 "arm,versatile-i2c"
#define DT_N_S_soc_S_i2c_40029000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40029000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/i2c@4002a000
 *
 * Node identifier: DT_N_S_soc_S_i2c_4002a000
 *
 * Binding (compatible = arm,versatile-i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/arm,versatile-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_4002a000_PATH "/soc/i2c@4002a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_4002a000_FULL_NAME "i2c@4002a000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_4002a000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_4002a000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_4002a000_ORD 26

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_4002a000_REQUIRES_ORDS \
	8, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_4002a000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_4002a000_EXISTS 1
#define DT_N_INST_3_arm_versatile_i2c DT_N_S_soc_S_i2c_4002a000
#define DT_N_NODELABEL_i2c_shield1    DT_N_S_soc_S_i2c_4002a000

/* Special property macros: */
#define DT_N_S_soc_S_i2c_4002a000_REG_NUM 1
#define DT_N_S_soc_S_i2c_4002a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_REG_IDX_0_VAL_ADDRESS 1073913856 /* 0x4002a000 */
#define DT_N_S_soc_S_i2c_4002a000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_4002a000_IRQ_NUM 0
#define DT_N_S_soc_S_i2c_4002a000_COMPAT_MATCHES_arm_versatile_i2c 1
#define DT_N_S_soc_S_i2c_4002a000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_4002a000_P_reg {1073913856 /* 0x4002a000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_4002a000_P_reg_IDX_0 1073913856
#define DT_N_S_soc_S_i2c_4002a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_4002a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_4002a000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_P_label "I2C_SHIELD1"
#define DT_N_S_soc_S_i2c_4002a000_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_P_compatible {"arm,versatile-i2c"}
#define DT_N_S_soc_S_i2c_4002a000_P_compatible_IDX_0 "arm,versatile-i2c"
#define DT_N_S_soc_S_i2c_4002a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_4002a000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/mps2_fpgaio@4002804c
 *
 * Node identifier: DT_N_S_soc_S_mps2_fpgaio_4002804c
 *
 * Binding (compatible = arm,mps2-fpgaio-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/arm,mps2-fpgaio-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_PATH "/soc/mps2_fpgaio@4002804c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_FULL_NAME "mps2_fpgaio@4002804c"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_PARENT DT_N_S_soc
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_ORD 27

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_REQUIRES_ORDS \
	8, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_EXISTS 1
#define DT_N_INST_2_arm_mps2_fpgaio_gpio DT_N_S_soc_S_mps2_fpgaio_4002804c
#define DT_N_NODELABEL_gpio_misc         DT_N_S_soc_S_mps2_fpgaio_4002804c

/* Special property macros: */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_REG_NUM 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_REG_IDX_0_VAL_ADDRESS 1073905740 /* 0x4002804c */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_IRQ_NUM 0
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_COMPAT_MATCHES_arm_mps2_fpgaio_gpio 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_reg {1073905740 /* 0x4002804c */, 4 /* 0x4 */}
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_reg_IDX_0 1073905740
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_reg_IDX_1 4
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_reg_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_ngpios 10
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_gpio_controller 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_compatible {"arm,mps2-fpgaio-gpio"}
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_compatible_IDX_0 "arm,mps2-fpgaio-gpio"
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_compatible_LEN 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_label "FPGA_MISC"
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_label_EXISTS 1

/*
 * Devicetree node: /soc/timer@40000000
 *
 * Node identifier: DT_N_S_soc_S_timer_40000000
 *
 * Binding (compatible = arm,cmsdk-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/arm,cmsdk-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_40000000_PATH "/soc/timer@40000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_40000000_FULL_NAME "timer@40000000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_40000000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timer_40000000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_40000000_ORD 28

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_40000000_REQUIRES_ORDS \
	8, /* /soc */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_40000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_40000000_EXISTS 1
#define DT_N_INST_0_arm_cmsdk_timer DT_N_S_soc_S_timer_40000000
#define DT_N_NODELABEL_timer0       DT_N_S_soc_S_timer_40000000

/* Special property macros: */
#define DT_N_S_soc_S_timer_40000000_REG_NUM 1
#define DT_N_S_soc_S_timer_40000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_REG_IDX_0_VAL_ADDRESS 1073741824 /* 0x40000000 */
#define DT_N_S_soc_S_timer_40000000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_timer_40000000_IRQ_NUM 1
#define DT_N_S_soc_S_timer_40000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_IRQ_IDX_0_VAL_irq 8
#define DT_N_S_soc_S_timer_40000000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_timer_40000000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_COMPAT_MATCHES_arm_cmsdk_timer 1
#define DT_N_S_soc_S_timer_40000000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_timer_40000000_P_reg {1073741824 /* 0x40000000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_timer_40000000_P_reg_IDX_0 1073741824
#define DT_N_S_soc_S_timer_40000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_timer_40000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_P_interrupts {8 /* 0x8 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_timer_40000000_P_interrupts_IDX_0 8
#define DT_N_S_soc_S_timer_40000000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_timer_40000000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_P_label "TIMER_0"
#define DT_N_S_soc_S_timer_40000000_P_label_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_P_compatible {"arm,cmsdk-timer"}
#define DT_N_S_soc_S_timer_40000000_P_compatible_IDX_0 "arm,cmsdk-timer"
#define DT_N_S_soc_S_timer_40000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_40000000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timer@40001000
 *
 * Node identifier: DT_N_S_soc_S_timer_40001000
 *
 * Binding (compatible = arm,cmsdk-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/arm,cmsdk-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_40001000_PATH "/soc/timer@40001000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_40001000_FULL_NAME "timer@40001000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_40001000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timer_40001000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_40001000_ORD 29

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_40001000_REQUIRES_ORDS \
	8, /* /soc */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_40001000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_40001000_EXISTS 1
#define DT_N_INST_1_arm_cmsdk_timer DT_N_S_soc_S_timer_40001000
#define DT_N_NODELABEL_timer1       DT_N_S_soc_S_timer_40001000

/* Special property macros: */
#define DT_N_S_soc_S_timer_40001000_REG_NUM 1
#define DT_N_S_soc_S_timer_40001000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_REG_IDX_0_VAL_ADDRESS 1073745920 /* 0x40001000 */
#define DT_N_S_soc_S_timer_40001000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_timer_40001000_IRQ_NUM 1
#define DT_N_S_soc_S_timer_40001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_IRQ_IDX_0_VAL_irq 9
#define DT_N_S_soc_S_timer_40001000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_timer_40001000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_COMPAT_MATCHES_arm_cmsdk_timer 1
#define DT_N_S_soc_S_timer_40001000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_timer_40001000_P_reg {1073745920 /* 0x40001000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_timer_40001000_P_reg_IDX_0 1073745920
#define DT_N_S_soc_S_timer_40001000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_timer_40001000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_P_interrupts {9 /* 0x9 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_timer_40001000_P_interrupts_IDX_0 9
#define DT_N_S_soc_S_timer_40001000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_timer_40001000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_P_label "TIMER_1"
#define DT_N_S_soc_S_timer_40001000_P_label_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_P_compatible {"arm,cmsdk-timer"}
#define DT_N_S_soc_S_timer_40001000_P_compatible_IDX_0 "arm,cmsdk-timer"
#define DT_N_S_soc_S_timer_40001000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_40001000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 30

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	8, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv7m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Special property macros: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv7m_systick 1
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv7m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1

/*
 * Devicetree node: /system-clock
 *
 * Node identifier: DT_N_S_system_clock
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_system_clock_PATH "/system-clock"

/* Node's name with unit-address: */
#define DT_N_S_system_clock_FULL_NAME "system-clock"

/* Node parent (/) identifier: */
#define DT_N_S_system_clock_PARENT DT_N
#define DT_N_S_system_clock_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_system_clock_ORD 31

/* Ordinals for what this node depends on directly: */
#define DT_N_S_system_clock_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_system_clock_SUPPORTS_ORDS \
	32, /* /soc/uart@40005000 */ \
	33, /* /soc/uart@40006000 */ \
	34, /* /soc/uart@40007000 */ \
	35, /* /soc/uart@40009000 */ \
	36, /* /soc/wdog@40008000 */ \
	37, /* /soc/uart@40004000 */

/* Existence and alternate IDs: */
#define DT_N_S_system_clock_EXISTS 1
#define DT_N_INST_0_fixed_clock DT_N_S_system_clock
#define DT_N_NODELABEL_sysclk   DT_N_S_system_clock

/* Special property macros: */
#define DT_N_S_system_clock_REG_NUM 0
#define DT_N_S_system_clock_IRQ_NUM 0
#define DT_N_S_system_clock_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_system_clock_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_system_clock_P_clock_frequency 25000000
#define DT_N_S_system_clock_P_clock_frequency_EXISTS 1

/*
 * Devicetree node: /soc/uart@40005000
 *
 * Node identifier: DT_N_S_soc_S_uart_40005000
 *
 * Binding (compatible = arm,cmsdk-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/arm,cmsdk-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_40005000_PATH "/soc/uart@40005000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_40005000_FULL_NAME "uart@40005000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_40005000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_uart_40005000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_40005000_ORD 32

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_40005000_REQUIRES_ORDS \
	8, /* /soc */ \
	16, /* /soc/interrupt-controller@e000e100 */ \
	31, /* /system-clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_40005000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_40005000_EXISTS 1
#define DT_N_INST_1_arm_cmsdk_uart DT_N_S_soc_S_uart_40005000
#define DT_N_NODELABEL_uart1       DT_N_S_soc_S_uart_40005000

/* Special property macros: */
#define DT_N_S_soc_S_uart_40005000_REG_NUM 1
#define DT_N_S_soc_S_uart_40005000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_REG_IDX_0_VAL_ADDRESS 1073762304 /* 0x40005000 */
#define DT_N_S_soc_S_uart_40005000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_40005000_IRQ_NUM 2
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_0_VAL_irq 3
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_1_VAL_irq 2
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_1_VAL_priority 3
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_NAME_tx_VAL_irq DT_N_S_soc_S_uart_40005000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_uart_40005000_IRQ_NAME_tx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_NAME_tx_VAL_priority DT_N_S_soc_S_uart_40005000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_uart_40005000_IRQ_NAME_tx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_NAME_rx_VAL_irq DT_N_S_soc_S_uart_40005000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_uart_40005000_IRQ_NAME_rx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_NAME_rx_VAL_priority DT_N_S_soc_S_uart_40005000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_uart_40005000_IRQ_NAME_rx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_COMPAT_MATCHES_arm_cmsdk_uart 1
#define DT_N_S_soc_S_uart_40005000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_uart_40005000_P_reg {1073762304 /* 0x40005000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_40005000_P_reg_IDX_0 1073762304
#define DT_N_S_soc_S_uart_40005000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_40005000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_interrupts {3 /* 0x3 */, 3 /* 0x3 */, 2 /* 0x2 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_uart_40005000_P_interrupts_IDX_0 3
#define DT_N_S_soc_S_uart_40005000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_uart_40005000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_interrupts_IDX_2 2
#define DT_N_S_soc_S_uart_40005000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_interrupts_IDX_3 3
#define DT_N_S_soc_S_uart_40005000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_current_speed 115200
#define DT_N_S_soc_S_uart_40005000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_label "UART_1"
#define DT_N_S_soc_S_uart_40005000_P_label_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_40005000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_compatible {"arm,cmsdk-uart"}
#define DT_N_S_soc_S_uart_40005000_P_compatible_IDX_0 "arm,cmsdk-uart"
#define DT_N_S_soc_S_uart_40005000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_40005000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names {"tx", "rx"}
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names_IDX_0 "tx"
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names_IDX_1 "rx"
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_clocks_IDX_0_PH DT_N_S_system_clock
#define DT_N_S_soc_S_uart_40005000_P_clocks_LEN 1
#define DT_N_S_soc_S_uart_40005000_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/uart@40006000
 *
 * Node identifier: DT_N_S_soc_S_uart_40006000
 *
 * Binding (compatible = arm,cmsdk-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/arm,cmsdk-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_40006000_PATH "/soc/uart@40006000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_40006000_FULL_NAME "uart@40006000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_40006000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_uart_40006000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_40006000_ORD 33

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_40006000_REQUIRES_ORDS \
	8, /* /soc */ \
	16, /* /soc/interrupt-controller@e000e100 */ \
	31, /* /system-clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_40006000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_40006000_EXISTS 1
#define DT_N_INST_2_arm_cmsdk_uart DT_N_S_soc_S_uart_40006000
#define DT_N_NODELABEL_uart2       DT_N_S_soc_S_uart_40006000

/* Special property macros: */
#define DT_N_S_soc_S_uart_40006000_REG_NUM 1
#define DT_N_S_soc_S_uart_40006000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_REG_IDX_0_VAL_ADDRESS 1073766400 /* 0x40006000 */
#define DT_N_S_soc_S_uart_40006000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_40006000_IRQ_NUM 2
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_0_VAL_irq 5
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_1_VAL_irq 4
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_1_VAL_priority 3
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_NAME_tx_VAL_irq DT_N_S_soc_S_uart_40006000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_uart_40006000_IRQ_NAME_tx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_NAME_tx_VAL_priority DT_N_S_soc_S_uart_40006000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_uart_40006000_IRQ_NAME_tx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_NAME_rx_VAL_irq DT_N_S_soc_S_uart_40006000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_uart_40006000_IRQ_NAME_rx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_NAME_rx_VAL_priority DT_N_S_soc_S_uart_40006000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_uart_40006000_IRQ_NAME_rx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_COMPAT_MATCHES_arm_cmsdk_uart 1
#define DT_N_S_soc_S_uart_40006000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_uart_40006000_P_reg {1073766400 /* 0x40006000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_40006000_P_reg_IDX_0 1073766400
#define DT_N_S_soc_S_uart_40006000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_40006000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_interrupts {5 /* 0x5 */, 3 /* 0x3 */, 4 /* 0x4 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_uart_40006000_P_interrupts_IDX_0 5
#define DT_N_S_soc_S_uart_40006000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_uart_40006000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_interrupts_IDX_2 4
#define DT_N_S_soc_S_uart_40006000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_interrupts_IDX_3 3
#define DT_N_S_soc_S_uart_40006000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_current_speed 115200
#define DT_N_S_soc_S_uart_40006000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_label "UART_2"
#define DT_N_S_soc_S_uart_40006000_P_label_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_40006000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_compatible {"arm,cmsdk-uart"}
#define DT_N_S_soc_S_uart_40006000_P_compatible_IDX_0 "arm,cmsdk-uart"
#define DT_N_S_soc_S_uart_40006000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_40006000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names {"tx", "rx"}
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names_IDX_0 "tx"
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names_IDX_1 "rx"
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_clocks_IDX_0_PH DT_N_S_system_clock
#define DT_N_S_soc_S_uart_40006000_P_clocks_LEN 1
#define DT_N_S_soc_S_uart_40006000_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/uart@40007000
 *
 * Node identifier: DT_N_S_soc_S_uart_40007000
 *
 * Binding (compatible = arm,cmsdk-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/arm,cmsdk-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_40007000_PATH "/soc/uart@40007000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_40007000_FULL_NAME "uart@40007000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_40007000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_uart_40007000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_40007000_ORD 34

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_40007000_REQUIRES_ORDS \
	8, /* /soc */ \
	16, /* /soc/interrupt-controller@e000e100 */ \
	31, /* /system-clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_40007000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_40007000_EXISTS 1
#define DT_N_INST_3_arm_cmsdk_uart DT_N_S_soc_S_uart_40007000
#define DT_N_NODELABEL_uart3       DT_N_S_soc_S_uart_40007000

/* Special property macros: */
#define DT_N_S_soc_S_uart_40007000_REG_NUM 1
#define DT_N_S_soc_S_uart_40007000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_REG_IDX_0_VAL_ADDRESS 1073770496 /* 0x40007000 */
#define DT_N_S_soc_S_uart_40007000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_40007000_IRQ_NUM 2
#define DT_N_S_soc_S_uart_40007000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_IRQ_IDX_0_VAL_irq 19
#define DT_N_S_soc_S_uart_40007000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_uart_40007000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_IRQ_IDX_1_VAL_irq 18
#define DT_N_S_soc_S_uart_40007000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_IRQ_IDX_1_VAL_priority 3
#define DT_N_S_soc_S_uart_40007000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_IRQ_NAME_tx_VAL_irq DT_N_S_soc_S_uart_40007000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_uart_40007000_IRQ_NAME_tx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_IRQ_NAME_tx_VAL_priority DT_N_S_soc_S_uart_40007000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_uart_40007000_IRQ_NAME_tx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_IRQ_NAME_rx_VAL_irq DT_N_S_soc_S_uart_40007000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_uart_40007000_IRQ_NAME_rx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_IRQ_NAME_rx_VAL_priority DT_N_S_soc_S_uart_40007000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_uart_40007000_IRQ_NAME_rx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_COMPAT_MATCHES_arm_cmsdk_uart 1
#define DT_N_S_soc_S_uart_40007000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_uart_40007000_P_reg {1073770496 /* 0x40007000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_40007000_P_reg_IDX_0 1073770496
#define DT_N_S_soc_S_uart_40007000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_40007000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_P_interrupts {19 /* 0x13 */, 3 /* 0x3 */, 18 /* 0x12 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_uart_40007000_P_interrupts_IDX_0 19
#define DT_N_S_soc_S_uart_40007000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_uart_40007000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_P_interrupts_IDX_2 18
#define DT_N_S_soc_S_uart_40007000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_P_interrupts_IDX_3 3
#define DT_N_S_soc_S_uart_40007000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_P_current_speed 115200
#define DT_N_S_soc_S_uart_40007000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_P_label "UART_3"
#define DT_N_S_soc_S_uart_40007000_P_label_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_40007000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_P_compatible {"arm,cmsdk-uart"}
#define DT_N_S_soc_S_uart_40007000_P_compatible_IDX_0 "arm,cmsdk-uart"
#define DT_N_S_soc_S_uart_40007000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_40007000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_P_interrupt_names {"tx", "rx"}
#define DT_N_S_soc_S_uart_40007000_P_interrupt_names_IDX_0 "tx"
#define DT_N_S_soc_S_uart_40007000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_P_interrupt_names_IDX_1 "rx"
#define DT_N_S_soc_S_uart_40007000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_uart_40007000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40007000_P_clocks_IDX_0_PH DT_N_S_system_clock
#define DT_N_S_soc_S_uart_40007000_P_clocks_LEN 1
#define DT_N_S_soc_S_uart_40007000_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/uart@40009000
 *
 * Node identifier: DT_N_S_soc_S_uart_40009000
 *
 * Binding (compatible = arm,cmsdk-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/arm,cmsdk-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_40009000_PATH "/soc/uart@40009000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_40009000_FULL_NAME "uart@40009000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_40009000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_uart_40009000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_40009000_ORD 35

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_40009000_REQUIRES_ORDS \
	8, /* /soc */ \
	16, /* /soc/interrupt-controller@e000e100 */ \
	31, /* /system-clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_40009000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_40009000_EXISTS 1
#define DT_N_INST_4_arm_cmsdk_uart DT_N_S_soc_S_uart_40009000
#define DT_N_NODELABEL_uart4       DT_N_S_soc_S_uart_40009000

/* Special property macros: */
#define DT_N_S_soc_S_uart_40009000_REG_NUM 1
#define DT_N_S_soc_S_uart_40009000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_REG_IDX_0_VAL_ADDRESS 1073778688 /* 0x40009000 */
#define DT_N_S_soc_S_uart_40009000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_40009000_IRQ_NUM 2
#define DT_N_S_soc_S_uart_40009000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_IRQ_IDX_0_VAL_irq 21
#define DT_N_S_soc_S_uart_40009000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_uart_40009000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_IRQ_IDX_1_VAL_irq 20
#define DT_N_S_soc_S_uart_40009000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_IRQ_IDX_1_VAL_priority 3
#define DT_N_S_soc_S_uart_40009000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_IRQ_NAME_tx_VAL_irq DT_N_S_soc_S_uart_40009000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_uart_40009000_IRQ_NAME_tx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_IRQ_NAME_tx_VAL_priority DT_N_S_soc_S_uart_40009000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_uart_40009000_IRQ_NAME_tx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_IRQ_NAME_rx_VAL_irq DT_N_S_soc_S_uart_40009000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_uart_40009000_IRQ_NAME_rx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_IRQ_NAME_rx_VAL_priority DT_N_S_soc_S_uart_40009000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_uart_40009000_IRQ_NAME_rx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_COMPAT_MATCHES_arm_cmsdk_uart 1
#define DT_N_S_soc_S_uart_40009000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_uart_40009000_P_reg {1073778688 /* 0x40009000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_40009000_P_reg_IDX_0 1073778688
#define DT_N_S_soc_S_uart_40009000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_40009000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_P_interrupts {21 /* 0x15 */, 3 /* 0x3 */, 20 /* 0x14 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_uart_40009000_P_interrupts_IDX_0 21
#define DT_N_S_soc_S_uart_40009000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_uart_40009000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_P_interrupts_IDX_2 20
#define DT_N_S_soc_S_uart_40009000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_P_interrupts_IDX_3 3
#define DT_N_S_soc_S_uart_40009000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_P_current_speed 115200
#define DT_N_S_soc_S_uart_40009000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_P_label "UART_4"
#define DT_N_S_soc_S_uart_40009000_P_label_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_40009000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_P_compatible {"arm,cmsdk-uart"}
#define DT_N_S_soc_S_uart_40009000_P_compatible_IDX_0 "arm,cmsdk-uart"
#define DT_N_S_soc_S_uart_40009000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_40009000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_P_interrupt_names {"tx", "rx"}
#define DT_N_S_soc_S_uart_40009000_P_interrupt_names_IDX_0 "tx"
#define DT_N_S_soc_S_uart_40009000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_P_interrupt_names_IDX_1 "rx"
#define DT_N_S_soc_S_uart_40009000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_uart_40009000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40009000_P_clocks_IDX_0_PH DT_N_S_system_clock
#define DT_N_S_soc_S_uart_40009000_P_clocks_LEN 1
#define DT_N_S_soc_S_uart_40009000_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/wdog@40008000
 *
 * Node identifier: DT_N_S_soc_S_wdog_40008000
 *
 * Binding (compatible = arm,cmsdk-watchdog):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/arm,cmsdk-watchdog.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_wdog_40008000_PATH "/soc/wdog@40008000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_wdog_40008000_FULL_NAME "wdog@40008000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_wdog_40008000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_wdog_40008000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_wdog_40008000_ORD 36

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_wdog_40008000_REQUIRES_ORDS \
	8, /* /soc */ \
	31, /* /system-clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_wdog_40008000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_wdog_40008000_EXISTS 1
#define DT_N_ALIAS_watchdog0           DT_N_S_soc_S_wdog_40008000
#define DT_N_INST_0_arm_cmsdk_watchdog DT_N_S_soc_S_wdog_40008000
#define DT_N_NODELABEL_wdog0           DT_N_S_soc_S_wdog_40008000

/* Special property macros: */
#define DT_N_S_soc_S_wdog_40008000_REG_NUM 1
#define DT_N_S_soc_S_wdog_40008000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_wdog_40008000_REG_IDX_0_VAL_ADDRESS 1073774592 /* 0x40008000 */
#define DT_N_S_soc_S_wdog_40008000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_wdog_40008000_IRQ_NUM 0
#define DT_N_S_soc_S_wdog_40008000_COMPAT_MATCHES_arm_cmsdk_watchdog 1
#define DT_N_S_soc_S_wdog_40008000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_wdog_40008000_P_reg {1073774592 /* 0x40008000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_wdog_40008000_P_reg_IDX_0 1073774592
#define DT_N_S_soc_S_wdog_40008000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_wdog_40008000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_wdog_40008000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_wdog_40008000_P_reg_EXISTS 1
#define DT_N_S_soc_S_wdog_40008000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_wdog_40008000_P_clocks_IDX_0_PH DT_N_S_system_clock
#define DT_N_S_soc_S_wdog_40008000_P_clocks_LEN 1
#define DT_N_S_soc_S_wdog_40008000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_wdog_40008000_P_compatible {"arm,cmsdk-watchdog"}
#define DT_N_S_soc_S_wdog_40008000_P_compatible_IDX_0 "arm,cmsdk-watchdog"
#define DT_N_S_soc_S_wdog_40008000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_wdog_40008000_P_compatible_LEN 1
#define DT_N_S_soc_S_wdog_40008000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_wdog_40008000_P_label "WATCHDOG"
#define DT_N_S_soc_S_wdog_40008000_P_label_EXISTS 1

/*
 * Devicetree node: /soc/uart@40004000
 *
 * Node identifier: DT_N_S_soc_S_uart_40004000
 *
 * Binding (compatible = arm,cmsdk-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/arm,cmsdk-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_40004000_PATH "/soc/uart@40004000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_40004000_FULL_NAME "uart@40004000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_40004000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_uart_40004000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_uart_40004000_S_saran310)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_40004000_ORD 37

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_40004000_REQUIRES_ORDS \
	8, /* /soc */ \
	16, /* /soc/interrupt-controller@e000e100 */ \
	31, /* /system-clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_40004000_SUPPORTS_ORDS \
	38, /* /soc/uart@40004000/saran310 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_40004000_EXISTS 1
#define DT_N_INST_0_arm_cmsdk_uart DT_N_S_soc_S_uart_40004000
#define DT_N_NODELABEL_uart0       DT_N_S_soc_S_uart_40004000

/* Special property macros: */
#define DT_N_S_soc_S_uart_40004000_REG_NUM 1
#define DT_N_S_soc_S_uart_40004000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_REG_IDX_0_VAL_ADDRESS 1073758208 /* 0x40004000 */
#define DT_N_S_soc_S_uart_40004000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_40004000_IRQ_NUM 2
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_0_VAL_irq 1
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_1_VAL_irq 0
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_1_VAL_priority 3
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_NAME_tx_VAL_irq DT_N_S_soc_S_uart_40004000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_uart_40004000_IRQ_NAME_tx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_NAME_tx_VAL_priority DT_N_S_soc_S_uart_40004000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_uart_40004000_IRQ_NAME_tx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_NAME_rx_VAL_irq DT_N_S_soc_S_uart_40004000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_uart_40004000_IRQ_NAME_rx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_NAME_rx_VAL_priority DT_N_S_soc_S_uart_40004000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_uart_40004000_IRQ_NAME_rx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_COMPAT_MATCHES_arm_cmsdk_uart 1
#define DT_N_S_soc_S_uart_40004000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_uart_40004000_P_reg {1073758208 /* 0x40004000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_40004000_P_reg_IDX_0 1073758208
#define DT_N_S_soc_S_uart_40004000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_40004000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_interrupts {1 /* 0x1 */, 3 /* 0x3 */, 0 /* 0x0 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_uart_40004000_P_interrupts_IDX_0 1
#define DT_N_S_soc_S_uart_40004000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_uart_40004000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_uart_40004000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_interrupts_IDX_3 3
#define DT_N_S_soc_S_uart_40004000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_current_speed 57600
#define DT_N_S_soc_S_uart_40004000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_label "UART_0"
#define DT_N_S_soc_S_uart_40004000_P_label_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_40004000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_status "okay"
#define DT_N_S_soc_S_uart_40004000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_uart_40004000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_uart_40004000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_uart_40004000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_compatible {"arm,cmsdk-uart"}
#define DT_N_S_soc_S_uart_40004000_P_compatible_IDX_0 "arm,cmsdk-uart"
#define DT_N_S_soc_S_uart_40004000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_40004000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names {"tx", "rx"}
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names_IDX_0 "tx"
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names_IDX_1 "rx"
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_clocks_IDX_0_PH DT_N_S_system_clock
#define DT_N_S_soc_S_uart_40004000_P_clocks_LEN 1
#define DT_N_S_soc_S_uart_40004000_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/uart@40004000/saran310
 *
 * Node identifier: DT_N_S_soc_S_uart_40004000_S_saran310
 *
 * Binding (compatible = ublox,sara-n310):
 *   $ZEPHYR_BASE/dts/bindings/modem/ublox,sara-n310.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_40004000_S_saran310_PATH "/soc/uart@40004000/saran310"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_40004000_S_saran310_FULL_NAME "saran310"

/* Node parent (/soc/uart@40004000) identifier: */
#define DT_N_S_soc_S_uart_40004000_S_saran310_PARENT DT_N_S_soc_S_uart_40004000
#define DT_N_S_soc_S_uart_40004000_S_saran310_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_40004000_S_saran310_ORD 38

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_40004000_S_saran310_REQUIRES_ORDS \
	37, /* /soc/uart@40004000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_40004000_S_saran310_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_40004000_S_saran310_EXISTS 1
#define DT_N_INST_0_ublox_sara_n310 DT_N_S_soc_S_uart_40004000_S_saran310

/* Bus info (controller: '/soc/uart@40004000', type: 'uart') */
#define DT_N_S_soc_S_uart_40004000_S_saran310_BUS_uart 1
#define DT_N_S_soc_S_uart_40004000_S_saran310_BUS DT_N_S_soc_S_uart_40004000

/* Special property macros: */
#define DT_N_S_soc_S_uart_40004000_S_saran310_REG_NUM 0
#define DT_N_S_soc_S_uart_40004000_S_saran310_IRQ_NUM 0
#define DT_N_S_soc_S_uart_40004000_S_saran310_COMPAT_MATCHES_ublox_sara_n310 1
#define DT_N_S_soc_S_uart_40004000_S_saran310_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_uart_40004000_S_saran310_P_label "SARAN310"
#define DT_N_S_soc_S_uart_40004000_S_saran310_P_label_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_S_saran310_P_compatible {"ublox,sara-n310"}
#define DT_N_S_soc_S_uart_40004000_S_saran310_P_compatible_IDX_0 "ublox,sara-n310"
#define DT_N_S_soc_S_uart_40004000_S_saran310_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_S_saran310_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_40004000_S_saran310_P_compatible_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_console           DT_N_S_soc_S_uart_40004000
#define DT_CHOSEN_zephyr_console_EXISTS    1
#define DT_CHOSEN_zephyr_shell_uart        DT_N_S_soc_S_uart_40004000
#define DT_CHOSEN_zephyr_shell_uart_EXISTS 1
#define DT_CHOSEN_zephyr_uart_pipe         DT_N_S_soc_S_uart_40005000
#define DT_CHOSEN_zephyr_uart_pipe_EXISTS  1
#define DT_CHOSEN_zephyr_sram              DT_N_S_memory_20000000
#define DT_CHOSEN_zephyr_sram_EXISTS       1
#define DT_CHOSEN_zephyr_flash             DT_N_S_flash_0
#define DT_CHOSEN_zephyr_flash_EXISTS      1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_arm_mps2 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v7m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv7m_systick 1
#define DT_COMPAT_HAS_OKAY_arm_cmsdk_timer 1
#define DT_COMPAT_HAS_OKAY_arm_cmsdk_dtimer 1
#define DT_COMPAT_HAS_OKAY_arm_cmsdk_uart 1
#define DT_COMPAT_HAS_OKAY_ublox_sara_n310 1
#define DT_COMPAT_HAS_OKAY_arm_cmsdk_watchdog 1
#define DT_COMPAT_HAS_OKAY_arm_cmsdk_gpio 1
#define DT_COMPAT_HAS_OKAY_smsc_lan9220 1
#define DT_COMPAT_HAS_OKAY_arm_versatile_i2c 1
#define DT_COMPAT_HAS_OKAY_arm_mps2_fpgaio_gpio 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_gpio_keys 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m3 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_soc_nv_flash 1
#define DT_COMPAT_HAS_OKAY_fixed_clock 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_arm_mps2_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v7m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv7m_systick_NUM_OKAY 1
#define DT_N_INST_arm_cmsdk_timer_NUM_OKAY 2
#define DT_N_INST_arm_cmsdk_dtimer_NUM_OKAY 1
#define DT_N_INST_arm_cmsdk_uart_NUM_OKAY 5
#define DT_N_INST_ublox_sara_n310_NUM_OKAY 1
#define DT_N_INST_arm_cmsdk_watchdog_NUM_OKAY 1
#define DT_N_INST_arm_cmsdk_gpio_NUM_OKAY 4
#define DT_N_INST_smsc_lan9220_NUM_OKAY 1
#define DT_N_INST_arm_versatile_i2c_NUM_OKAY 4
#define DT_N_INST_arm_mps2_fpgaio_gpio_NUM_OKAY 3
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_gpio_keys_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m3_NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 1
#define DT_N_INST_soc_nv_flash_NUM_OKAY 1
#define DT_N_INST_fixed_clock_NUM_OKAY 1
#define DT_FOREACH_OKAY_INST_arm_mps2(fn) fn(0)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_arm_v7m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_arm_armv7m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_arm_cmsdk_timer(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_arm_cmsdk_dtimer(fn) fn(0)
#define DT_FOREACH_OKAY_INST_arm_cmsdk_uart(fn) fn(0) fn(1) fn(2) fn(3) fn(4)
#define DT_FOREACH_OKAY_INST_ublox_sara_n310(fn) fn(0)
#define DT_FOREACH_OKAY_INST_arm_cmsdk_watchdog(fn) fn(0)
#define DT_FOREACH_OKAY_INST_arm_cmsdk_gpio(fn) fn(0) fn(1) fn(2) fn(3)
#define DT_FOREACH_OKAY_INST_smsc_lan9220(fn) fn(0)
#define DT_FOREACH_OKAY_INST_arm_versatile_i2c(fn) fn(0) fn(1) fn(2) fn(3)
#define DT_FOREACH_OKAY_INST_arm_mps2_fpgaio_gpio(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_gpio_keys(fn) fn(0)
#define DT_FOREACH_OKAY_INST_arm_cortex_m3(fn) fn(0)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0)
#define DT_FOREACH_OKAY_INST_soc_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_fixed_clock(fn) fn(0)

/*
 * Bus information for status "okay" nodes of each compatible
 */
#define DT_COMPAT_ublox_sara_n310_BUS_uart 1
