Built netlist in 2.251s
Rewrote dffs and logic gates in 0.043s
Rewrote 49358 muxes to qmuxes in 0.419s
Rewrote 44 inverted muxes to qmuxes in 2.339s
Reduced all qmuxes in 4.643s
Found 10 read port(s) in 0.116s
Found 10 memory(ies) in 0.000s
Created 10 write port(s) in 2.776s
Found 10 memory(ies):
	Memory 0: width = 158, height = 512
		Read port 0:
			Read address: (106675, 107698, 108721, 109744, 110767)...
			Read data: (14829, 14819, 14869, 14841, 14840)...
			Registers: [(105653, 105654, 105656, 105657, 105660), (106676, 106677, 106679, 106680, 106683), (107699, 107700, 107702, 107703, 107706), (108722, 108723, 108725, 108726, 108729), (109745, 109746, 109748, 109749, 109752)]...
		Write port:
			Write enable: 100000000
			Write address: (100001279, 100001534, 100001725, 100001852, 100001931)...
			Write data: (241816, 242106, 239904, 242097, 242098)...
	Memory 1: width = 116, height = 128
		Read port 0:
			Read address: (15145, 15400, 15655, 15910, 16165)...
			Read data: (14885, 14889, 14894, 14903, 14920)...
			Registers: [(14886, 14887, 14890, 14891, 14895), (15146, 15147, 15149, 15150, 15153), (15401, 15402, 15404, 15405, 15408), (15656, 15657, 15659, 15660, 15663), (15911, 15912, 15914, 15915, 15918)]...
		Write port:
			Write enable: 100002029
			Write address: (100002348, 100002411, 100002458, 100002489, 100002508)...
			Write data: (239784, 239781, 239921, 239914, 239539)...
	Memory 2: width = 8, height = 128
		Read port 0:
			Read address: (51313, 51575, 52091, 52350, 52866)...
			Read data: (51054, 51059, 51068, 51085, 51118)...
			Registers: [(51052, 51053, 51056, 51057, 51061), (51321, 51322, 51324, 51325, 51328), (51837, 51838, 51840, 51841, 51844), (52096, 52097, 52099, 52100, 52103), (52612, 52613, 52615, 52616, 52619)]...
		Write port:
			Write enable: 100002526
			Write address: (100002845, 100002908, 100002955, 100002986, 100003005)...
			Write data: (51320, 51578, 52095, 52353, 52870)...
	Memory 3: width = 8, height = 128
		Read port 0:
			Read address: (91696, 91823, 92077, 92204, 92458)...
			Read data: (91563, 91565, 91568, 91573, 91582)...
			Registers: [(51305, 51304, 51302, 51301, 51298), (51568, 51567, 51565, 51564, 51561), (52084, 52083, 52081, 52080, 52077), (52343, 52342, 52340, 52339, 52336), (52859, 52858, 52856, 52855, 52852)]...
		Write port:
			Write enable: 100003023
			Write address: (100003214, 100003277, 100003324, 100003355, 100003374)...
			Write data: (51320, 51578, 52095, 52353, 52870)...
	Memory 4: width = 16, height = 4
		Read port 0:
			Read address: (7586, 7590, 7567, 7571, 7563)...
			Read data: (7559, 7562)
			Registers: [(7245, 7244, 7248, 7247), (7294, 7293, 7297, 7296), (7345, 7344, 7348, 7347), (7394, 7393, 7397, 7396), (7444, 7443, 7447, 7446)]...
		Write port:
			Write enable: 100003392
			Write address: (100003401, 100003402)
			Write data: (90440, 90688, 90936, 91184, 91432)...
	Memory 5: width = 144, height = 2
		Read port 0:
			Read address: (238449, 238455, 238461, 238467, 238473)...
			Read data: (238448,)
			Registers: [(12350, 12349), (12367, 12366), (12384, 12383), (12401, 12400), (12418, 12417)]...
		Write port:
			Write enable: 100003403
			Write address: (100003406,)
			Write data: (238451, 238457, 238463, 238469, 238475)...
	Memory 6: width = 144, height = 2
		Read port 0:
			Read address: (12351, 12368, 12385, 12402, 12419)...
			Read data: (12239,)
			Registers: [(12349, 12350), (12366, 12367), (12383, 12384), (12400, 12401), (12417, 12418)]...
		Write port:
			Write enable: 100003408
			Write address: (100003407,)
			Write data: (238451, 238457, 238463, 238469, 238475)...
	Memory 7: width = 36, height = 2
		Read port 0:
			Read address: (94806, 94780, 5034, 5050, 5012)...
			Read data: (4795,)
			Registers: [(94804, 94805), (94778, 94779), (5032, 5033), (5048, 5049), (5010, 5011)]...
		Write port:
			Write enable: 100003411
			Write address: (100003414,)
			Write data: (239647, 240706, 239690, 240475, 240055)...
	Memory 8: width = 82, height = 2
		Read port 0:
			Read address: (94817, 94839, 94861, 94883, 8737)...
			Read data: (5018,)
			Registers: [(94815, 94816), (94837, 94838), (94859, 94860), (94881, 94882), (8507, 4438)]...
		Write port:
			Write enable: 100003416
			Write address: (100003419,)
			Write data: (239705, 240382, 239643, 240366, 239680)...
	Memory 9: width = 64, height = 2
		Read port 0:
			Read address: (45219, 45224, 45229, 45234, 45239)...
			Read data: (9673,)
			Registers: [(45217, 45218), (45222, 45223), (45227, 45228), (45232, 45233), (45237, 45238)]...
		Write port:
			Write enable: 100003421
			Write address: (100003424,)
			Write data: (88176, 88181, 88186, 88191, 88196)...
Total muxes replaced by read ports: 98020
Total estimated demuxes replaced by write ports: 98020
Time elapsed: 10.337s
