Analysis & Synthesis report for Project
Tue Jul 23 18:56:42 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Project|draw_control:my_control|current_state
 10. State Machine - |Project|game_control:my_game|stage
 11. State Machine - |Project|game_control:my_game|current_state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 23. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 24. Parameter Settings for Inferred Entity Instance: game_control:my_game|lpm_divide:Div29
 25. Parameter Settings for Inferred Entity Instance: game_control:my_game|lpm_divide:Div30
 26. Parameter Settings for Inferred Entity Instance: game_control:my_game|lpm_divide:Div28
 27. Parameter Settings for Inferred Entity Instance: game_control:my_game|lpm_divide:Div25
 28. Parameter Settings for Inferred Entity Instance: game_control:my_game|lpm_divide:Div24
 29. Parameter Settings for Inferred Entity Instance: game_control:my_game|lpm_divide:Div0
 30. altsyncram Parameter Settings by Entity Instance
 31. altpll Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "hex_display:my_hex3"
 33. Port Connectivity Checks: "hex_display:my_hex2"
 34. Port Connectivity Checks: "hex_display:my_hex1"
 35. Port Connectivity Checks: "hex_display:my_hex0"
 36. Port Connectivity Checks: "hex_display:my_hex7"
 37. Port Connectivity Checks: "hex_display:my_hex6"
 38. Port Connectivity Checks: "hex_display:my_hex5"
 39. Port Connectivity Checks: "hex_display:my_hex4"
 40. Port Connectivity Checks: "game_control:my_game"
 41. Port Connectivity Checks: "vga_adapter:VGA"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 23 18:56:42 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Project                                     ;
; Top-level Entity Name              ; Project                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,015                                       ;
;     Total combinational functions  ; 1,008                                       ;
;     Dedicated logic registers      ; 114                                         ;
; Total registers                    ; 114                                         ;
; Total pins                         ; 116                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 57,600                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Project            ; Project            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; vga_pll.v                        ; yes             ; User Wizard-Generated File   ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/vga_pll.v                  ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/vga_controller.v           ;         ;
; vga_address_translator.v         ; yes             ; User Verilog HDL File        ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/vga_address_translator.v   ;         ;
; vga_adapter.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/vga_adapter.v              ;         ;
; Project.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                      ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc               ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                         ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                      ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                      ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                       ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                          ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                          ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; db/altsyncram_60g1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/altsyncram_60g1.tdf     ;         ;
; db/decode_lsa.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/decode_lsa.tdf          ;         ;
; db/decode_e8a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/decode_e8a.tdf          ;         ;
; db/mux_0nb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/mux_0nb.tdf             ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                   ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                 ;         ;
; db/lpm_divide_jhm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/lpm_divide_jhm.tdf      ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/sign_div_unsign_bkh.tdf ;         ;
; db/alt_u_div_a4f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/alt_u_div_a4f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_hhm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/lpm_divide_hhm.tdf      ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/sign_div_unsign_9kh.tdf ;         ;
; db/alt_u_div_64f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/alt_u_div_64f.tdf       ;         ;
; db/lpm_divide_vim.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/lpm_divide_vim.tdf      ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/sign_div_unsign_nlh.tdf ;         ;
; db/alt_u_div_27f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/alt_u_div_27f.tdf       ;         ;
; db/lpm_divide_ihm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/lpm_divide_ihm.tdf      ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/sign_div_unsign_akh.tdf ;         ;
; db/alt_u_div_84f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/alt_u_div_84f.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,015          ;
;                                             ;                ;
; Total combinational functions               ; 1008           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 372            ;
;     -- 3 input functions                    ; 246            ;
;     -- <=2 input functions                  ; 390            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 704            ;
;     -- arithmetic mode                      ; 304            ;
;                                             ;                ;
; Total registers                             ; 114            ;
;     -- Dedicated logic registers            ; 114            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 116            ;
; Total memory bits                           ; 57600          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 94             ;
; Total fan-out                               ; 3666           ;
; Average fan-out                             ; 2.69           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                            ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |Project                                                ; 1008 (0)            ; 114 (0)                   ; 57600       ; 0            ; 0       ; 0         ; 116  ; 0            ; |Project                                                                                                                       ; Project                ; work         ;
;    |datapath:my_datapath|                               ; 21 (15)             ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|datapath:my_datapath                                                                                                  ; datapath               ; work         ;
;       |draw:my_draw|                                    ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|datapath:my_datapath|draw:my_draw                                                                                     ; draw                   ; work         ;
;    |draw_control:my_control|                            ; 99 (99)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|draw_control:my_control                                                                                               ; draw_control           ; work         ;
;    |game_control:my_game|                               ; 673 (317)           ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game                                                                                                  ; game_control           ; work         ;
;       |lpm_divide:Div0|                                 ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div0                                                                                  ; lpm_divide             ; work         ;
;          |lpm_divide_vim:auto_generated|                ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div0|lpm_divide_vim:auto_generated                                                    ; lpm_divide_vim         ; work         ;
;             |sign_div_unsign_nlh:divider|               ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                        ; sign_div_unsign_nlh    ; work         ;
;                |alt_u_div_27f:divider|                  ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider  ; alt_u_div_27f          ; work         ;
;       |lpm_divide:Div24|                                ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div24                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_ihm:auto_generated|                ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div24|lpm_divide_ihm:auto_generated                                                   ; lpm_divide_ihm         ; work         ;
;             |sign_div_unsign_akh:divider|               ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div24|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh    ; work         ;
;                |alt_u_div_84f:divider|                  ; 59 (59)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div24|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider ; alt_u_div_84f          ; work         ;
;       |lpm_divide:Div25|                                ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div25                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_ihm:auto_generated|                ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div25|lpm_divide_ihm:auto_generated                                                   ; lpm_divide_ihm         ; work         ;
;             |sign_div_unsign_akh:divider|               ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div25|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh    ; work         ;
;                |alt_u_div_84f:divider|                  ; 59 (59)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div25|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider ; alt_u_div_84f          ; work         ;
;       |lpm_divide:Div28|                                ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div28                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_vim:auto_generated|                ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div28|lpm_divide_vim:auto_generated                                                   ; lpm_divide_vim         ; work         ;
;             |sign_div_unsign_nlh:divider|               ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div28|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh    ; work         ;
;                |alt_u_div_27f:divider|                  ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div28|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider ; alt_u_div_27f          ; work         ;
;       |lpm_divide:Div29|                                ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div29                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_jhm:auto_generated|                ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div29|lpm_divide_jhm:auto_generated                                                   ; lpm_divide_jhm         ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div29|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh    ; work         ;
;                |alt_u_div_a4f:divider|                  ; 70 (70)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div29|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider ; alt_u_div_a4f          ; work         ;
;       |lpm_divide:Div30|                                ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div30                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_hhm:auto_generated|                ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div30|lpm_divide_hhm:auto_generated                                                   ; lpm_divide_hhm         ; work         ;
;             |sign_div_unsign_9kh:divider|               ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div30|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh    ; work         ;
;                |alt_u_div_64f:divider|                  ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|game_control:my_game|lpm_divide:Div30|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider ; alt_u_div_64f          ; work         ;
;    |hex_display:my_hex0|                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|hex_display:my_hex0                                                                                                   ; hex_display            ; work         ;
;    |hex_display:my_hex1|                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|hex_display:my_hex1                                                                                                   ; hex_display            ; work         ;
;    |hex_display:my_hex2|                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|hex_display:my_hex2                                                                                                   ; hex_display            ; work         ;
;    |hex_display:my_hex3|                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|hex_display:my_hex3                                                                                                   ; hex_display            ; work         ;
;    |hex_display:my_hex4|                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|hex_display:my_hex4                                                                                                   ; hex_display            ; work         ;
;    |hex_display:my_hex5|                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|hex_display:my_hex5                                                                                                   ; hex_display            ; work         ;
;    |hex_display:my_hex6|                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|hex_display:my_hex6                                                                                                   ; hex_display            ; work         ;
;    |hex_display:my_hex7|                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|hex_display:my_hex7                                                                                                   ; hex_display            ; work         ;
;    |rate_divider30:my_rate_div_30|                      ; 8 (8)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|rate_divider30:my_rate_div_30                                                                                         ; rate_divider30         ; work         ;
;    |rate_divider:my_rate_div|                           ; 53 (53)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|rate_divider:my_rate_div                                                                                              ; rate_divider           ; work         ;
;    |vga_adapter:VGA|                                    ; 98 (2)              ; 30 (0)                    ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|vga_adapter:VGA                                                                                                       ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 12 (0)              ; 4 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|vga_adapter:VGA|altsyncram:VideoMemory                                                                                ; altsyncram             ; work         ;
;          |altsyncram_60g1:auto_generated|               ; 12 (0)              ; 4 (4)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated                                                 ; altsyncram_60g1        ; work         ;
;             |decode_e8a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_e8a:rden_decode_b                        ; decode_e8a             ; work         ;
;             |decode_lsa:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_lsa:decode2                              ; decode_lsa             ; work         ;
;             |mux_0nb:mux3|                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|mux_0nb:mux3                                    ; mux_0nb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|vga_adapter:VGA|vga_address_translator:user_input_translator                                                          ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 66 (48)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|vga_adapter:VGA|vga_controller:controller                                                                             ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|vga_adapter:VGA|vga_pll:mypll                                                                                         ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                 ; altpll                 ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                      ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Project|draw_control:my_control|current_state                                                                          ;
+-----------------------+----------------------+--------------------+----------------------+----------------------+-----------------------+
; Name                  ; current_state.S_REST ; current_state.S_UP ; current_state.S_DOWN ; current_state.S_LEFT ; current_state.S_RIGHT ;
+-----------------------+----------------------+--------------------+----------------------+----------------------+-----------------------+
; current_state.S_REST  ; 0                    ; 0                  ; 0                    ; 0                    ; 0                     ;
; current_state.S_RIGHT ; 1                    ; 0                  ; 0                    ; 0                    ; 1                     ;
; current_state.S_LEFT  ; 1                    ; 0                  ; 0                    ; 1                    ; 0                     ;
; current_state.S_DOWN  ; 1                    ; 0                  ; 1                    ; 0                    ; 0                     ;
; current_state.S_UP    ; 1                    ; 1                  ; 0                    ; 0                    ; 0                     ;
+-----------------------+----------------------+--------------------+----------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------+
; State Machine - |Project|game_control:my_game|stage ;
+----------+----------+----------+--------------------+
; Name     ; stage.11 ; stage.01 ; stage.10           ;
+----------+----------+----------+--------------------+
; stage.01 ; 0        ; 0        ; 0                  ;
; stage.10 ; 0        ; 1        ; 1                  ;
; stage.11 ; 1        ; 1        ; 0                  ;
+----------+----------+----------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Project|game_control:my_game|current_state                                                                                                             ;
+------------------------+----------------------+------------------------+------------------------+-----------------------+----------------------+------------------------+
; Name                   ; current_state.S_DRAW ; current_state.S_LOAD_2 ; current_state.S_LOAD_1 ; current_state.S_START ; current_state.S_PLAY ; current_state.S_LOAD_3 ;
+------------------------+----------------------+------------------------+------------------------+-----------------------+----------------------+------------------------+
; current_state.S_START  ; 0                    ; 0                      ; 0                      ; 0                     ; 0                    ; 0                      ;
; current_state.S_LOAD_1 ; 0                    ; 0                      ; 1                      ; 1                     ; 0                    ; 0                      ;
; current_state.S_LOAD_2 ; 0                    ; 1                      ; 0                      ; 1                     ; 0                    ; 0                      ;
; current_state.S_DRAW   ; 1                    ; 0                      ; 0                      ; 1                     ; 0                    ; 0                      ;
; current_state.S_LOAD_3 ; 0                    ; 0                      ; 0                      ; 1                     ; 0                    ; 1                      ;
; current_state.S_PLAY   ; 0                    ; 0                      ; 0                      ; 1                     ; 1                    ; 0                      ;
+------------------------+----------------------+------------------------+------------------------+-----------------------+----------------------+------------------------+


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+-----------------------------------------+----------------------------------------------------+
; Register name                           ; Reason for Removal                                 ;
+-----------------------------------------+----------------------------------------------------+
; game_control:my_game|data[26][0][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[26][0][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[26][0][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[26][23][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[26][23][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[26][23][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[27][0][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[27][0][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[27][0][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[27][23][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[27][23][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[27][23][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[28][0][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[28][0][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[28][0][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[28][23][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[28][23][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[28][23][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[29][0][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[29][0][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[29][0][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[29][23][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[29][23][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[29][23][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[30][0][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[30][0][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[30][0][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[30][23][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[30][23][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[30][23][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][0][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][0][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][0][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][1][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][1][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][1][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][2][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][2][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][2][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][3][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][3][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][3][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][4][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][4][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][4][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][5][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][5][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][5][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][6][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][6][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][6][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][7][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][7][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][7][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][8][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][8][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][8][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][9][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][9][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][9][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][10][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][10][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][10][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][11][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][11][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][11][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][12][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][12][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][12][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][13][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][13][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][13][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][14][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][14][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][14][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][15][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][15][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][15][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][16][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][16][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][16][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][17][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][17][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][17][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][18][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][18][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][18][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][19][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][19][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][19][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][20][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][20][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][20][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][21][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][21][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][21][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][22][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][22][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][22][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][23][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][23][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[31][23][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[25][23][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[25][23][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[25][23][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[25][0][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[25][0][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[25][0][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[24][23][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[24][23][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[24][23][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[24][0][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[24][0][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[24][0][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[23][23][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[23][23][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[23][23][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[23][0][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[23][0][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[23][0][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[22][23][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[22][23][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[22][23][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[22][0][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[22][0][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[22][0][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[21][23][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[21][23][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[21][23][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[21][0][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[21][0][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[21][0][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[20][23][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[20][23][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[20][23][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[20][0][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[20][0][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[20][0][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[19][23][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[19][23][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[19][23][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[19][0][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[19][0][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[19][0][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[18][23][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[18][23][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[18][23][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[18][0][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[18][0][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[18][0][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[17][23][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[17][23][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[17][23][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[17][0][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[17][0][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[17][0][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[16][23][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[16][23][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[16][23][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[16][1][0]     ; Stuck at GND due to stuck port data_in             ;
; game_control:my_game|data[16][1][1]     ; Stuck at GND due to stuck port data_in             ;
; game_control:my_game|data[16][0][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[16][0][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[16][0][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[15][23][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[15][23][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[15][23][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[15][1][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[15][1][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[15][1][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[15][0][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[15][0][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[15][0][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[14][23][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[14][23][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[14][23][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[14][1][0]     ; Stuck at GND due to stuck port data_in             ;
; game_control:my_game|data[14][1][1]     ; Stuck at GND due to stuck port data_in             ;
; game_control:my_game|data[14][0][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[14][0][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[14][0][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[13][23][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[13][23][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[13][23][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[13][1][0]     ; Stuck at GND due to stuck port data_in             ;
; game_control:my_game|data[13][0][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[13][0][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[13][0][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[12][23][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[12][23][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[12][23][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[12][1][0]     ; Stuck at GND due to stuck port data_in             ;
; game_control:my_game|data[12][1][2]     ; Stuck at GND due to stuck port data_in             ;
; game_control:my_game|data[12][0][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[12][0][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[12][0][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[11][23][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[11][23][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[11][23][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[11][1][0]     ; Stuck at GND due to stuck port data_in             ;
; game_control:my_game|data[11][1][2]     ; Stuck at GND due to stuck port data_in             ;
; game_control:my_game|data[11][0][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[11][0][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[11][0][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[10][23][0]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[10][23][1]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[10][23][2]    ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[10][0][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[10][0][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[10][0][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[9][23][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[9][23][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[9][23][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[9][0][0]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[9][0][1]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[9][0][2]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[8][23][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[8][23][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[8][23][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[8][0][0]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[8][0][1]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[8][0][2]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[7][23][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[7][23][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[7][23][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[7][0][0]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[7][0][1]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[7][0][2]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[6][23][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[6][23][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[6][23][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[6][0][0]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[6][0][1]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[6][0][2]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[5][23][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[5][23][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[5][23][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[5][0][0]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[5][0][1]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[5][0][2]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[4][23][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[4][23][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[4][23][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[4][0][0]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[4][0][1]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[4][0][2]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[3][23][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[3][23][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[3][23][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[3][0][0]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[3][0][1]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[3][0][2]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[2][23][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[2][23][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[2][23][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[2][0][0]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[2][0][1]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[2][0][2]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[1][23][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[1][23][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[1][23][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[1][0][0]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[1][0][1]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[1][0][2]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][23][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][23][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][23][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][22][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][22][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][22][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][21][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][21][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][21][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][20][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][20][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][20][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][19][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][19][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][19][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][18][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][18][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][18][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][17][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][17][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][17][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][16][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][16][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][16][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][15][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][15][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][15][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][14][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][14][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][14][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][13][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][13][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][13][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][12][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][12][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][12][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][11][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][11][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][11][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][10][0]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][10][1]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][10][2]     ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][9][0]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][9][1]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][9][2]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][8][0]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][8][1]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][8][2]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][7][0]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][7][1]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][7][2]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][6][0]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][6][1]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][6][2]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][5][0]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][5][1]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][5][2]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][4][0]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][4][1]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][4][2]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][3][0]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][3][1]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][3][2]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][2][0]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][2][1]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][2][2]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][1][0]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][1][1]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][1][2]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][0][0]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][0][1]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[0][0][2]      ; Stuck at VCC due to stuck port data_in             ;
; game_control:my_game|data[14][1][2]     ; Merged with game_control:my_game|data[13][1][1]    ;
; game_control:my_game|data[16][1][2]     ; Merged with game_control:my_game|data[12][1][1]    ;
; game_control:my_game|current_state~6    ; Lost fanout                                        ;
; game_control:my_game|current_state~7    ; Lost fanout                                        ;
; game_control:my_game|stage.10           ; Merged with game_control:my_game|data[12][1][1]    ;
; game_control:my_game|stage.11           ; Merged with game_control:my_game|data[11][1][1]    ;
; rate_divider30:my_rate_div_30|cycles[0] ; Merged with rate_divider:my_rate_div|num_cycles[0] ;
; game_control:my_game|stage.01           ; Merged with game_control:my_game|data[13][1][1]    ;
; datapath:my_datapath|draw:my_draw|x[3]  ; Stuck at GND due to stuck port data_in             ;
; datapath:my_datapath|draw:my_draw|y[3]  ; Stuck at GND due to stuck port data_in             ;
; Total Number of Removed Registers = 346 ;                                                    ;
+-----------------------------------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                 ;
+----------------------------------------+---------------------------+----------------------------------------+
; Register name                          ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------------------------------+---------------------------+----------------------------------------+
; datapath:my_datapath|draw:my_draw|x[3] ; Stuck at GND              ; datapath:my_datapath|draw:my_draw|y[3] ;
;                                        ; due to stuck port data_in ;                                        ;
+----------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 114   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 23    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; draw_control:my_control|y0[0]          ; 5       ;
; draw_control:my_control|y0[2]          ; 7       ;
; draw_control:my_control|x0[0]          ; 4       ;
; draw_control:my_control|x0[2]          ; 6       ;
; game_control:my_game|data[13][1][1]    ; 6       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Project|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Project|draw_control:my_control|y0[3]                                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Project|draw_control:my_control|x0[5]                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Project|draw_control:my_control|y0[2]                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Project|draw_control:my_control|x0[0]                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|mux_0nb:mux3|result_node[1] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Project|game_control:my_game|counter_x                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Project|draw_control:my_control|x_out[2]                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Project|game_control:my_game|Mux423                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Project|game_control:my_game|Mux324                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Project|game_control:my_game|Mux216                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Project|game_control:my_game|Mux117                                                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Project|draw_control:my_control|y_out[0]                                                                  ;
; 32:1               ; 3 bits    ; 63 LEs        ; 63 LEs               ; 0 LEs                  ; No         ; |Project|game_control:my_game|Mux377                                                                       ;
; 24:1               ; 2 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; No         ; |Project|game_control:my_game|Mux333                                                                       ;
; 32:1               ; 3 bits    ; 63 LEs        ; 63 LEs               ; 0 LEs                  ; No         ; |Project|game_control:my_game|Mux276                                                                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; No         ; |Project|game_control:my_game|current_state                                                                ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |Project|game_control:my_game|current_state                                                                ;
; 14:1               ; 5 bits    ; 45 LEs        ; 20 LEs               ; 25 LEs                 ; No         ; |Project|draw_control:my_control|current_state                                                             ;
; 554:1              ; 2 bits    ; 738 LEs       ; 296 LEs              ; 442 LEs                ; No         ; |Project|game_control:my_game|Mux170                                                                       ;
; 488:1              ; 2 bits    ; 650 LEs       ; 260 LEs              ; 390 LEs                ; No         ; |Project|game_control:my_game|Mux168                                                                       ;
; 488:1              ; 2 bits    ; 650 LEs       ; 260 LEs              ; 390 LEs                ; No         ; |Project|game_control:my_game|Mux70                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_60g1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: game_control:my_game|lpm_divide:Div29 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                      ;
; LPM_WIDTHD             ; 3              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: game_control:my_game|lpm_divide:Div30 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                      ;
; LPM_WIDTHD             ; 3              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: game_control:my_game|lpm_divide:Div28 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 3              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: game_control:my_game|lpm_divide:Div25 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                      ;
; LPM_WIDTHD             ; 3              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: game_control:my_game|lpm_divide:Div24 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                      ;
; LPM_WIDTHD             ; 3              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: game_control:my_game|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                     ;
; LPM_WIDTHD             ; 3              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 19200                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 19200                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_display:my_hex3"                                                                                                                       ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; IN   ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "IN[3..3]" will be connected to GND. ;
; OUT  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "OUT[7..7]" have no fanouts                     ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_display:my_hex2"                                                                                                   ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; OUT  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "OUT[7..7]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_display:my_hex1"                                                                                                   ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; OUT  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "OUT[7..7]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_display:my_hex0"                                                                                                   ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; OUT  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "OUT[7..7]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_display:my_hex7"                                                                                                   ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; OUT  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "OUT[7..7]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_display:my_hex6"                                                                                                   ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; OUT  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "OUT[7..7]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_display:my_hex5"                                                                                                                       ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; IN   ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "IN[3..3]" will be connected to GND. ;
; OUT  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "OUT[7..7]" have no fanouts                     ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_display:my_hex4"                                                                                                   ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; OUT  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "OUT[7..7]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_control:my_game"                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; start  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; play   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; row    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; column ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; draw   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; plot ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 116                         ;
; cycloneiii_ff         ; 114                         ;
;     CLR               ; 20                          ;
;     ENA               ; 23                          ;
;     plain             ; 71                          ;
; cycloneiii_lcell_comb ; 1018                        ;
;     arith             ; 304                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 158                         ;
;         3 data inputs ; 144                         ;
;     normal            ; 714                         ;
;         0 data inputs ; 44                          ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 175                         ;
;         3 data inputs ; 102                         ;
;         4 data inputs ; 372                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 27.40                       ;
; Average LUT depth     ; 15.74                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jul 23 18:56:25 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/vga_adapter.v Line: 78
Info (12021): Found 8 design units, including 8 entities, in source file project.v
    Info (12023): Found entity 1: Project File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 3
    Info (12023): Found entity 2: game_control File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 202
    Info (12023): Found entity 3: draw_control File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 467
    Info (12023): Found entity 4: draw File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 611
    Info (12023): Found entity 5: datapath File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 633
    Info (12023): Found entity 6: rate_divider File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 658
    Info (12023): Found entity 7: rate_divider30 File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 679
    Info (12023): Found entity 8: hex_display File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 699
Warning (10236): Verilog HDL Implicit Net warning at Project.v(150): created implicit net for "erase" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 150
Info (12127): Elaborating entity "Project" for the top level hierarchy
Warning (10034): Output port "LEDR[9..8]" at Project.v(43) has no driver File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 43
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 76
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf
    Info (12023): Found entity 1: altsyncram_60g1 File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/altsyncram_60g1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_60g1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/decode_lsa.tdf Line: 22
Info (12128): Elaborating entity "decode_lsa" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_lsa:decode2" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/altsyncram_60g1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/decode_e8a.tdf Line: 22
Info (12128): Elaborating entity "decode_e8a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_e8a:rden_decode_b" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/altsyncram_60g1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf
    Info (12023): Found entity 1: mux_0nb File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/mux_0nb.tdf Line: 22
Info (12128): Elaborating entity "mux_0nb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|mux_0nb:mux3" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/altsyncram_60g1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/vga_adapter.v Line: 252
Info (12128): Elaborating entity "rate_divider" for hierarchy "rate_divider:my_rate_div" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 105
Info (12128): Elaborating entity "rate_divider30" for hierarchy "rate_divider30:my_rate_div_30" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 110
Info (12128): Elaborating entity "game_control" for hierarchy "game_control:my_game" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 129
Warning (10230): Verilog HDL assignment warning at Project.v(462): truncated value with size 32 to match size of target (8) File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 462
Warning (10230): Verilog HDL assignment warning at Project.v(463): truncated value with size 32 to match size of target (7) File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 463
Warning (10030): Net "data[1][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[2][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[3][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[4][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[5][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[6][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[7][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[8][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[9][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[10][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[11][2..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[12][2..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[13][2..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[14][2..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[15][2..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[16][2..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[17][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[18][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[19][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[20][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[21][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[22][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[23][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[24][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[25][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[26][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[27][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[28][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[29][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Warning (10030): Net "data[30][1..22]" at Project.v(232) has no driver or initial value, using a default initial value '0' File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 232
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data" into its bus
Info (12128): Elaborating entity "draw_control" for hierarchy "draw_control:my_control" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 144
Info (10264): Verilog HDL Case Statement information at Project.v(577): all case item expressions in this case statement are onehot File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 577
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:my_datapath" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 156
Info (12128): Elaborating entity "draw" for hierarchy "datapath:my_datapath|draw:my_draw" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 651
Info (12128): Elaborating entity "hex_display" for hierarchy "hex_display:my_hex4" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 161
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "game_control:my_game|Div29" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 443
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "game_control:my_game|Div30" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 443
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "game_control:my_game|Div28" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 416
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "game_control:my_game|Div25" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 389
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "game_control:my_game|Div24" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 389
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "game_control:my_game|Div0" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 362
Info (12130): Elaborated megafunction instantiation "game_control:my_game|lpm_divide:Div29" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 443
Info (12133): Instantiated megafunction "game_control:my_game|lpm_divide:Div29" with the following parameter: File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 443
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/lpm_divide_jhm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/sign_div_unsign_bkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/alt_u_div_a4f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "game_control:my_game|lpm_divide:Div30" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 443
Info (12133): Instantiated megafunction "game_control:my_game|lpm_divide:Div30" with the following parameter: File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 443
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf
    Info (12023): Found entity 1: lpm_divide_hhm File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/lpm_divide_hhm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/sign_div_unsign_9kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf
    Info (12023): Found entity 1: alt_u_div_64f File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/alt_u_div_64f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "game_control:my_game|lpm_divide:Div28" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 416
Info (12133): Instantiated megafunction "game_control:my_game|lpm_divide:Div28" with the following parameter: File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 416
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/lpm_divide_vim.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/sign_div_unsign_nlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/alt_u_div_27f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "game_control:my_game|lpm_divide:Div25" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 389
Info (12133): Instantiated megafunction "game_control:my_game|lpm_divide:Div25" with the following parameter: File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 389
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/lpm_divide_ihm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/db/alt_u_div_84f.tdf Line: 26
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 39
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 43
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 43
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/output_files/Project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 31
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 31
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 31
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 31
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 30
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 30
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 30
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 30
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/Project.v Line: 30
Info (21057): Implemented 1144 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 101 output pins
    Info (21061): Implemented 1018 logic cells
    Info (21064): Implemented 9 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 4845 megabytes
    Info: Processing ended: Tue Jul 23 18:56:42 2019
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Tony Xu/Documents/CSCB58/Final_Project/B58FinalProject/output_files/Project.map.smsg.


