Analysis & Synthesis Status : Successful - Sun Jul 19 17:21:38 2020
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Web Edition
Revision Name : CPU
Top-level Entity Name : CPU_pipeline
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 2,130
    Dedicated logic registers : 301
Total registers : 301
Total pins : 153
Total virtual pins : 0
Total block memory bits : 11,264
DSP block 9-bit elements : 2
Total PLLs : 0
Total DLLs : 0
