// Seed: 2307825324
module module_0 (
    input  uwire   id_0,
    output supply0 id_1,
    output uwire   id_2
);
  uwire id_4, id_5, id_6;
  assign id_5#(.id_6(1'd0)) = 1'b0;
  wire id_7;
  always $display(id_5, 1'b0, 1, 1, id_0, 1);
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input supply1 id_2,
    input wire id_3,
    input supply1 id_4,
    output tri0 id_5,
    output tri1 id_6,
    output wire id_7,
    output tri id_8,
    input wand id_9,
    input wire id_10,
    input supply1 id_11,
    output supply1 id_12,
    output supply0 id_13,
    output supply1 id_14,
    input wire id_15,
    input tri id_16,
    output tri1 id_17,
    input tri id_18,
    output wire id_19
);
  wire id_21;
  wire id_22;
  wire id_23;
  assign id_21 = id_9;
  wire id_24;
  always id_19 = id_1;
  module_0(
      id_2, id_12, id_13
  );
  assign id_12 = id_0;
  xnor (
      id_13,
      id_2,
      id_15,
      id_22,
      id_23,
      id_1,
      id_9,
      id_4,
      id_11,
      id_16,
      id_0,
      id_10,
      id_18,
      id_24,
      id_3,
      id_21
  );
endmodule
