Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Apr 19 17:18:51 2023
| Host         : sp1c4 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tinyriscv_soc_top_timing_summary_routed.rpt -pb tinyriscv_soc_top_timing_summary_routed.pb -rpx tinyriscv_soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tinyriscv_soc_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                468         
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  2048        
SYNTH-10   Warning           Wide multiplier                                            4           
TIMING-18  Warning           Missing input or output delay                              4           
TIMING-20  Warning           Non-clocked latch                                          84          
LATCH-1    Advisory          Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7776)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1424)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7776)
---------------------------
 There are 468 register/latch pins with no clock driven by root clock pin: jtag_TCK_0 (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: iopmp_core0/iopmpcfg0_reg[0]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: iopmp_core0/iopmpcfg0_reg[1]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: iopmp_core0/iopmpcfg0_reg[2]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: iopmp_core0/iopmpcfg1_reg[0]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: iopmp_core0/iopmpcfg1_reg[1]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: iopmp_core0/iopmpcfg1_reg[2]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: iopmp_core0/iopmpcfg2_reg[0]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: iopmp_core0/iopmpcfg2_reg[1]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: iopmp_core0/iopmpcfg2_reg[2]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: iopmp_core0/iopmpcfg3_reg[0]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: iopmp_core0/iopmpcfg3_reg[1]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: iopmp_core0/iopmpcfg3_reg[2]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_clint/int_assert_o_reg/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[12]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[13]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[14]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[1]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[2]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[3]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[4]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[5]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[10]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[11]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[12]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[13]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[14]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[15]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[16]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[17]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[18]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[19]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[1]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[20]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[21]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[22]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[23]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[24]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[25]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[26]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[27]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[28]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[29]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[2]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[30]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[31]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[3]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[4]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[5]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[6]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[7]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[8]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[9]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[0]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[10]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[11]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[12]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[13]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[14]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[15]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[16]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[17]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[18]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[19]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[1]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[20]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[21]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[22]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[23]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[24]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[25]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[26]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[27]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[28]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[29]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[2]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[30]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[31]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[3]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[4]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[5]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[6]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[7]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[8]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1424)
---------------------------------------------------
 There are 1424 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.608        0.000                      0                86236        0.026        0.000                      0                86236        8.750        0.000                       0                 10197  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.608        0.000                      0                86236        0.026        0.000                      0                86236        8.750        0.000                       0                 10197  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regs/regs_reg_r3_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.138ns  (logic 10.638ns (55.584%)  route 8.500ns (44.416%))
  Logic Levels:           26  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 25.170 - 20.000 ) 
    Source Clock Delay      (SCD):    5.638ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.834     5.638    u_tinyriscv0/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X49Y133        FDRE                                         r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.419     6.057 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/Q
                         net (fo=6, routed)           0.831     6.888    u_tinyriscv0/u_id_ex/inst_ff/ie_inst_o[0]
    SLICE_X49Y131        LUT6 (Prop_lut6_I0_O)        0.299     7.187 r  u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_25/O
                         net (fo=1, routed)           0.496     7.683    u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_25_n_1
    SLICE_X45Y126        LUT5 (Prop_lut5_I4_O)        0.124     7.807 r  u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_13/O
                         net (fo=6, routed)           0.421     8.229    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[5]_0
    SLICE_X43Y126        LUT5 (Prop_lut5_I4_O)        0.124     8.353 r  u_tinyriscv0/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          1.285     9.638    u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1
    SLICE_X33Y121        LUT3 (Prop_lut3_I1_O)        0.153     9.791 r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1_i_8/O
                         net (fo=2, routed)           0.549    10.340    u_tinyriscv0/u_ex/mul_op1[8]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.239    14.579 r  u_tinyriscv0/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.581    u_tinyriscv0/u_ex/mul_temp__1_n_107
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.099 r  u_tinyriscv0/u_ex/mul_temp__2/P[1]
                         net (fo=2, routed)           0.766    16.865    u_tinyriscv0/u_ex/mul_temp__2_n_105
    SLICE_X35Y120        LUT2 (Prop_lut2_I0_O)        0.124    16.989 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_153/O
                         net (fo=1, routed)           0.000    16.989    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_153_n_1
    SLICE_X35Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.387 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.387    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_88_n_1
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.501 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_117/CO[3]
                         net (fo=1, routed)           0.000    17.501    u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_117_n_1
    SLICE_X35Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.615    u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_73_n_1
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  u_tinyriscv0/u_ex/qout_r_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.729    u_tinyriscv0/u_ex/qout_r_reg[30]_i_9_n_1
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.063 f  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_75/O[1]
                         net (fo=2, routed)           0.577    18.641    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_75_n_7
    SLICE_X37Y124        LUT1 (Prop_lut1_I0_O)        0.303    18.944 r  u_tinyriscv0/u_ex/qout_r[3]_i_22/O
                         net (fo=1, routed)           0.000    18.944    u_tinyriscv0/u_ex/qout_r[3]_i_22_n_1
    SLICE_X37Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.494 r  u_tinyriscv0/u_ex/qout_r_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.009    19.503    u_tinyriscv0/u_ex/qout_r_reg[3]_i_14_n_1
    SLICE_X37Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.617 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_105/CO[3]
                         net (fo=1, routed)           0.000    19.617    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_105_n_1
    SLICE_X37Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_6_11_i_91/CO[3]
                         net (fo=1, routed)           0.000    19.731    u_tinyriscv0/u_ex/regs_reg_r1_0_31_6_11_i_91_n_1
    SLICE_X37Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.845 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.845    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_51_n_1
    SLICE_X37Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.959 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.959    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_82_n_1
    SLICE_X37Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.073 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_100/CO[3]
                         net (fo=1, routed)           0.000    20.073    u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_100_n_1
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.295 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_40/O[0]
                         net (fo=1, routed)           0.364    20.658    u_tinyriscv0/u_ex/p_16_in[24]
    SLICE_X36Y130        LUT4 (Prop_lut4_I0_O)        0.299    20.957 r  u_tinyriscv0/u_ex/qout_r[24]_i_13/O
                         net (fo=1, routed)           0.590    21.547    u_tinyriscv0/u_id_ex/inst_ff/qout_r[24]_i_5_1
    SLICE_X36Y134        LUT6 (Prop_lut6_I1_O)        0.124    21.671 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[24]_i_9/O
                         net (fo=1, routed)           0.580    22.251    u_tinyriscv0/u_id_ex/inst_ff/qout_r[24]_i_9_n_1
    SLICE_X42Y135        LUT6 (Prop_lut6_I5_O)        0.124    22.375 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[24]_i_5/O
                         net (fo=1, routed)           0.452    22.827    u_tinyriscv0/u_id_ex/inst_ff/qout_r[24]_i_5_n_1
    SLICE_X42Y135        LUT6 (Prop_lut6_I5_O)        0.124    22.951 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[24]_i_3/O
                         net (fo=2, routed)           0.579    23.530    u_tinyriscv0/u_id_ex/inst_ff/result_o_reg[24]
    SLICE_X46Y136        LUT5 (Prop_lut5_I4_O)        0.124    23.654 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_8/O
                         net (fo=3, routed)           0.479    24.133    u_jtag_top0/u_jtag_dm/ex_reg_wdata_o[24]
    SLICE_X48Y135        LUT6 (Prop_lut6_I1_O)        0.124    24.257 r  u_jtag_top0/u_jtag_dm/regs_reg_r1_0_31_24_29_i_2/O
                         net (fo=3, routed)           0.520    24.777    u_regs/regs_reg_r3_0_31_24_29/DIA0
    SLICE_X46Y133        RAMD32                                       r  u_regs/regs_reg_r3_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.645    25.170    u_regs/regs_reg_r3_0_31_24_29/WCLK
    SLICE_X46Y133        RAMD32                                       r  u_regs/regs_reg_r3_0_31_24_29/RAMA/CLK
                         clock pessimism              0.412    25.581    
                         clock uncertainty           -0.035    25.546    
    SLICE_X46Y133        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    25.385    u_regs/regs_reg_r3_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         25.385    
                         arrival time                         -24.777    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regs/regs_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.138ns  (logic 10.638ns (55.585%)  route 8.500ns (44.415%))
  Logic Levels:           26  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 25.171 - 20.000 ) 
    Source Clock Delay      (SCD):    5.638ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.834     5.638    u_tinyriscv0/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X49Y133        FDRE                                         r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.419     6.057 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/Q
                         net (fo=6, routed)           0.831     6.888    u_tinyriscv0/u_id_ex/inst_ff/ie_inst_o[0]
    SLICE_X49Y131        LUT6 (Prop_lut6_I0_O)        0.299     7.187 r  u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_25/O
                         net (fo=1, routed)           0.496     7.683    u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_25_n_1
    SLICE_X45Y126        LUT5 (Prop_lut5_I4_O)        0.124     7.807 r  u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_13/O
                         net (fo=6, routed)           0.421     8.229    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[5]_0
    SLICE_X43Y126        LUT5 (Prop_lut5_I4_O)        0.124     8.353 r  u_tinyriscv0/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          1.285     9.638    u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1
    SLICE_X33Y121        LUT3 (Prop_lut3_I1_O)        0.153     9.791 r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1_i_8/O
                         net (fo=2, routed)           0.549    10.340    u_tinyriscv0/u_ex/mul_op1[8]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.239    14.579 r  u_tinyriscv0/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.581    u_tinyriscv0/u_ex/mul_temp__1_n_107
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.099 r  u_tinyriscv0/u_ex/mul_temp__2/P[1]
                         net (fo=2, routed)           0.766    16.865    u_tinyriscv0/u_ex/mul_temp__2_n_105
    SLICE_X35Y120        LUT2 (Prop_lut2_I0_O)        0.124    16.989 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_153/O
                         net (fo=1, routed)           0.000    16.989    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_153_n_1
    SLICE_X35Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.387 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.387    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_88_n_1
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.501 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_117/CO[3]
                         net (fo=1, routed)           0.000    17.501    u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_117_n_1
    SLICE_X35Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.615    u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_73_n_1
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  u_tinyriscv0/u_ex/qout_r_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.729    u_tinyriscv0/u_ex/qout_r_reg[30]_i_9_n_1
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.063 f  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_75/O[1]
                         net (fo=2, routed)           0.577    18.641    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_75_n_7
    SLICE_X37Y124        LUT1 (Prop_lut1_I0_O)        0.303    18.944 r  u_tinyriscv0/u_ex/qout_r[3]_i_22/O
                         net (fo=1, routed)           0.000    18.944    u_tinyriscv0/u_ex/qout_r[3]_i_22_n_1
    SLICE_X37Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.494 r  u_tinyriscv0/u_ex/qout_r_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.009    19.503    u_tinyriscv0/u_ex/qout_r_reg[3]_i_14_n_1
    SLICE_X37Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.617 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_105/CO[3]
                         net (fo=1, routed)           0.000    19.617    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_105_n_1
    SLICE_X37Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_6_11_i_91/CO[3]
                         net (fo=1, routed)           0.000    19.731    u_tinyriscv0/u_ex/regs_reg_r1_0_31_6_11_i_91_n_1
    SLICE_X37Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.845 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.845    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_51_n_1
    SLICE_X37Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.959 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.959    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_82_n_1
    SLICE_X37Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.073 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_100/CO[3]
                         net (fo=1, routed)           0.000    20.073    u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_100_n_1
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.295 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_40/O[0]
                         net (fo=1, routed)           0.364    20.658    u_tinyriscv0/u_ex/p_16_in[24]
    SLICE_X36Y130        LUT4 (Prop_lut4_I0_O)        0.299    20.957 r  u_tinyriscv0/u_ex/qout_r[24]_i_13/O
                         net (fo=1, routed)           0.590    21.547    u_tinyriscv0/u_id_ex/inst_ff/qout_r[24]_i_5_1
    SLICE_X36Y134        LUT6 (Prop_lut6_I1_O)        0.124    21.671 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[24]_i_9/O
                         net (fo=1, routed)           0.580    22.251    u_tinyriscv0/u_id_ex/inst_ff/qout_r[24]_i_9_n_1
    SLICE_X42Y135        LUT6 (Prop_lut6_I5_O)        0.124    22.375 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[24]_i_5/O
                         net (fo=1, routed)           0.452    22.827    u_tinyriscv0/u_id_ex/inst_ff/qout_r[24]_i_5_n_1
    SLICE_X42Y135        LUT6 (Prop_lut6_I5_O)        0.124    22.951 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[24]_i_3/O
                         net (fo=2, routed)           0.579    23.530    u_tinyriscv0/u_id_ex/inst_ff/result_o_reg[24]
    SLICE_X46Y136        LUT5 (Prop_lut5_I4_O)        0.124    23.654 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_8/O
                         net (fo=3, routed)           0.479    24.133    u_jtag_top0/u_jtag_dm/ex_reg_wdata_o[24]
    SLICE_X48Y135        LUT6 (Prop_lut6_I1_O)        0.124    24.257 r  u_jtag_top0/u_jtag_dm/regs_reg_r1_0_31_24_29_i_2/O
                         net (fo=3, routed)           0.520    24.777    u_regs/regs_reg_r1_0_31_24_29/DIA0
    SLICE_X46Y134        RAMD32                                       r  u_regs/regs_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.646    25.171    u_regs/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X46Y134        RAMD32                                       r  u_regs/regs_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.412    25.582    
                         clock uncertainty           -0.035    25.547    
    SLICE_X46Y134        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    25.386    u_regs/regs_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         25.386    
                         arrival time                         -24.777    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regs/regs_reg_r3_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.044ns  (logic 10.612ns (55.724%)  route 8.432ns (44.276%))
  Logic Levels:           25  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 25.170 - 20.000 ) 
    Source Clock Delay      (SCD):    5.638ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.834     5.638    u_tinyriscv0/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X49Y133        FDRE                                         r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.419     6.057 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/Q
                         net (fo=6, routed)           0.831     6.888    u_tinyriscv0/u_id_ex/inst_ff/ie_inst_o[0]
    SLICE_X49Y131        LUT6 (Prop_lut6_I0_O)        0.299     7.187 r  u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_25/O
                         net (fo=1, routed)           0.496     7.683    u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_25_n_1
    SLICE_X45Y126        LUT5 (Prop_lut5_I4_O)        0.124     7.807 r  u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_13/O
                         net (fo=6, routed)           0.421     8.229    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[5]_0
    SLICE_X43Y126        LUT5 (Prop_lut5_I4_O)        0.124     8.353 r  u_tinyriscv0/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          1.285     9.638    u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1
    SLICE_X33Y121        LUT3 (Prop_lut3_I1_O)        0.153     9.791 r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1_i_8/O
                         net (fo=2, routed)           0.549    10.340    u_tinyriscv0/u_ex/mul_op1[8]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.239    14.579 r  u_tinyriscv0/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.581    u_tinyriscv0/u_ex/mul_temp__1_n_107
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.099 r  u_tinyriscv0/u_ex/mul_temp__2/P[1]
                         net (fo=2, routed)           0.766    16.865    u_tinyriscv0/u_ex/mul_temp__2_n_105
    SLICE_X35Y120        LUT2 (Prop_lut2_I0_O)        0.124    16.989 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_153/O
                         net (fo=1, routed)           0.000    16.989    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_153_n_1
    SLICE_X35Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.387 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.387    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_88_n_1
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.501 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_117/CO[3]
                         net (fo=1, routed)           0.000    17.501    u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_117_n_1
    SLICE_X35Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.615    u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_73_n_1
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  u_tinyriscv0/u_ex/qout_r_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.729    u_tinyriscv0/u_ex/qout_r_reg[30]_i_9_n_1
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.063 f  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_75/O[1]
                         net (fo=2, routed)           0.577    18.641    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_75_n_7
    SLICE_X37Y124        LUT1 (Prop_lut1_I0_O)        0.303    18.944 r  u_tinyriscv0/u_ex/qout_r[3]_i_22/O
                         net (fo=1, routed)           0.000    18.944    u_tinyriscv0/u_ex/qout_r[3]_i_22_n_1
    SLICE_X37Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.494 r  u_tinyriscv0/u_ex/qout_r_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.009    19.503    u_tinyriscv0/u_ex/qout_r_reg[3]_i_14_n_1
    SLICE_X37Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.617 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_105/CO[3]
                         net (fo=1, routed)           0.000    19.617    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_105_n_1
    SLICE_X37Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_6_11_i_91/CO[3]
                         net (fo=1, routed)           0.000    19.731    u_tinyriscv0/u_ex/regs_reg_r1_0_31_6_11_i_91_n_1
    SLICE_X37Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.845 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.845    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_51_n_1
    SLICE_X37Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.959 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.959    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_82_n_1
    SLICE_X37Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.073 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_100/CO[3]
                         net (fo=1, routed)           0.000    20.073    u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_100_n_1
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.386 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_40/O[3]
                         net (fo=1, routed)           0.354    20.740    u_tinyriscv0/u_id_ex/inst_ff/qout_r[29]_i_3_0[21]
    SLICE_X36Y130        LUT5 (Prop_lut5_I3_O)        0.306    21.046 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_81/O
                         net (fo=1, routed)           0.445    21.491    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_81_n_1
    SLICE_X36Y132        LUT6 (Prop_lut6_I1_O)        0.124    21.615 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_45/O
                         net (fo=1, routed)           0.616    22.231    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_45_n_1
    SLICE_X48Y132        LUT6 (Prop_lut6_I4_O)        0.124    22.355 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_20/O
                         net (fo=1, routed)           0.690    23.044    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_20_n_1
    SLICE_X48Y139        LUT6 (Prop_lut6_I2_O)        0.124    23.168 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_9/O
                         net (fo=4, routed)           0.662    23.831    u_jtag_top0/u_jtag_dm/ex_reg_wdata_o[27]
    SLICE_X49Y135        LUT6 (Prop_lut6_I1_O)        0.124    23.955 r  u_jtag_top0/u_jtag_dm/regs_reg_r1_0_31_24_29_i_3/O
                         net (fo=3, routed)           0.728    24.682    u_regs/regs_reg_r3_0_31_24_29/DIB1
    SLICE_X46Y133        RAMD32                                       r  u_regs/regs_reg_r3_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.645    25.170    u_regs/regs_reg_r3_0_31_24_29/WCLK
    SLICE_X46Y133        RAMD32                                       r  u_regs/regs_reg_r3_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.412    25.581    
                         clock uncertainty           -0.035    25.546    
    SLICE_X46Y133        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    25.318    u_regs/regs_reg_r3_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         25.318    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_id_ex/op1_jump_ff/qout_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.186ns  (logic 10.936ns (56.999%)  route 8.250ns (43.001%))
  Logic Levels:           26  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 25.162 - 20.000 ) 
    Source Clock Delay      (SCD):    5.638ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.834     5.638    u_tinyriscv0/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X49Y133        FDRE                                         r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.419     6.057 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/Q
                         net (fo=6, routed)           0.831     6.888    u_tinyriscv0/u_id_ex/inst_ff/ie_inst_o[0]
    SLICE_X49Y131        LUT6 (Prop_lut6_I0_O)        0.299     7.187 r  u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_25/O
                         net (fo=1, routed)           0.496     7.683    u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_25_n_1
    SLICE_X45Y126        LUT5 (Prop_lut5_I4_O)        0.124     7.807 r  u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_13/O
                         net (fo=6, routed)           0.421     8.229    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[5]_0
    SLICE_X43Y126        LUT5 (Prop_lut5_I4_O)        0.124     8.353 r  u_tinyriscv0/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          1.285     9.638    u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1
    SLICE_X33Y121        LUT3 (Prop_lut3_I1_O)        0.153     9.791 r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1_i_8/O
                         net (fo=2, routed)           0.549    10.340    u_tinyriscv0/u_ex/mul_op1[8]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.239    14.579 r  u_tinyriscv0/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.581    u_tinyriscv0/u_ex/mul_temp__1_n_107
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.099 r  u_tinyriscv0/u_ex/mul_temp__2/P[1]
                         net (fo=2, routed)           0.766    16.865    u_tinyriscv0/u_ex/mul_temp__2_n_105
    SLICE_X35Y120        LUT2 (Prop_lut2_I0_O)        0.124    16.989 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_153/O
                         net (fo=1, routed)           0.000    16.989    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_153_n_1
    SLICE_X35Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.387 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.387    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_88_n_1
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.501 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_117/CO[3]
                         net (fo=1, routed)           0.000    17.501    u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_117_n_1
    SLICE_X35Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.615    u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_73_n_1
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  u_tinyriscv0/u_ex/qout_r_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.729    u_tinyriscv0/u_ex/qout_r_reg[30]_i_9_n_1
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.063 f  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_75/O[1]
                         net (fo=2, routed)           0.577    18.641    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_75_n_7
    SLICE_X37Y124        LUT1 (Prop_lut1_I0_O)        0.303    18.944 r  u_tinyriscv0/u_ex/qout_r[3]_i_22/O
                         net (fo=1, routed)           0.000    18.944    u_tinyriscv0/u_ex/qout_r[3]_i_22_n_1
    SLICE_X37Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.494 r  u_tinyriscv0/u_ex/qout_r_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.009    19.503    u_tinyriscv0/u_ex/qout_r_reg[3]_i_14_n_1
    SLICE_X37Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.617 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_105/CO[3]
                         net (fo=1, routed)           0.000    19.617    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_105_n_1
    SLICE_X37Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_6_11_i_91/CO[3]
                         net (fo=1, routed)           0.000    19.731    u_tinyriscv0/u_ex/regs_reg_r1_0_31_6_11_i_91_n_1
    SLICE_X37Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.845 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.845    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_51_n_1
    SLICE_X37Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.959 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.959    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_82_n_1
    SLICE_X37Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.073 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_100/CO[3]
                         net (fo=1, routed)           0.000    20.073    u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_100_n_1
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.386 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_40/O[3]
                         net (fo=1, routed)           0.354    20.740    u_tinyriscv0/u_id_ex/inst_ff/qout_r[29]_i_3_0[21]
    SLICE_X36Y130        LUT5 (Prop_lut5_I3_O)        0.306    21.046 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_81/O
                         net (fo=1, routed)           0.445    21.491    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_81_n_1
    SLICE_X36Y132        LUT6 (Prop_lut6_I1_O)        0.124    21.615 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_45/O
                         net (fo=1, routed)           0.616    22.231    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_45_n_1
    SLICE_X48Y132        LUT6 (Prop_lut6_I4_O)        0.124    22.355 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_20/O
                         net (fo=1, routed)           0.690    23.044    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_20_n_1
    SLICE_X48Y139        LUT6 (Prop_lut6_I2_O)        0.124    23.168 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_9/O
                         net (fo=4, routed)           0.739    23.908    u_tinyriscv0/u_div/ex_reg_wdata_o[21]
    SLICE_X50Y137        LUT4 (Prop_lut4_I3_O)        0.117    24.025 r  u_tinyriscv0/u_div/qout_r[27]_i_1__1/O
                         net (fo=3, routed)           0.469    24.494    u_tinyriscv0/u_if_id/inst_ff/qout_r_reg[27]_1
    SLICE_X52Y138        LUT4 (Prop_lut4_I1_O)        0.331    24.825 r  u_tinyriscv0/u_if_id/inst_ff/qout_r[27]_i_1/O
                         net (fo=1, routed)           0.000    24.825    u_tinyriscv0/u_id_ex/op1_jump_ff/qout_r_reg[31]_1[27]
    SLICE_X52Y138        FDRE                                         r  u_tinyriscv0/u_id_ex/op1_jump_ff/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.637    25.162    u_tinyriscv0/u_id_ex/op1_jump_ff/clk_IBUF_BUFG
    SLICE_X52Y138        FDRE                                         r  u_tinyriscv0/u_id_ex/op1_jump_ff/qout_r_reg[27]/C
                         clock pessimism              0.311    25.473    
                         clock uncertainty           -0.035    25.438    
    SLICE_X52Y138        FDRE (Setup_fdre_C_D)        0.031    25.469    u_tinyriscv0/u_id_ex/op1_jump_ff/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                         25.469    
                         arrival time                         -24.825    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.032ns  (logic 10.605ns (55.721%)  route 8.427ns (44.279%))
  Logic Levels:           25  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 25.172 - 20.000 ) 
    Source Clock Delay      (SCD):    5.638ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.834     5.638    u_tinyriscv0/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X49Y133        FDRE                                         r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.419     6.057 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/Q
                         net (fo=6, routed)           0.831     6.888    u_tinyriscv0/u_id_ex/inst_ff/ie_inst_o[0]
    SLICE_X49Y131        LUT6 (Prop_lut6_I0_O)        0.299     7.187 r  u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_25/O
                         net (fo=1, routed)           0.496     7.683    u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_25_n_1
    SLICE_X45Y126        LUT5 (Prop_lut5_I4_O)        0.124     7.807 r  u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_13/O
                         net (fo=6, routed)           0.421     8.229    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[5]_0
    SLICE_X43Y126        LUT5 (Prop_lut5_I4_O)        0.124     8.353 r  u_tinyriscv0/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          1.285     9.638    u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1
    SLICE_X33Y121        LUT3 (Prop_lut3_I1_O)        0.153     9.791 r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1_i_8/O
                         net (fo=2, routed)           0.549    10.340    u_tinyriscv0/u_ex/mul_op1[8]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.239    14.579 r  u_tinyriscv0/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.581    u_tinyriscv0/u_ex/mul_temp__1_n_107
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.099 r  u_tinyriscv0/u_ex/mul_temp__2/P[1]
                         net (fo=2, routed)           0.766    16.865    u_tinyriscv0/u_ex/mul_temp__2_n_105
    SLICE_X35Y120        LUT2 (Prop_lut2_I0_O)        0.124    16.989 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_153/O
                         net (fo=1, routed)           0.000    16.989    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_153_n_1
    SLICE_X35Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.387 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.387    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_88_n_1
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.501 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_117/CO[3]
                         net (fo=1, routed)           0.000    17.501    u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_117_n_1
    SLICE_X35Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.615    u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_73_n_1
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  u_tinyriscv0/u_ex/qout_r_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.729    u_tinyriscv0/u_ex/qout_r_reg[30]_i_9_n_1
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.063 f  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_75/O[1]
                         net (fo=2, routed)           0.577    18.641    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_75_n_7
    SLICE_X37Y124        LUT1 (Prop_lut1_I0_O)        0.303    18.944 r  u_tinyriscv0/u_ex/qout_r[3]_i_22/O
                         net (fo=1, routed)           0.000    18.944    u_tinyriscv0/u_ex/qout_r[3]_i_22_n_1
    SLICE_X37Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.494 r  u_tinyriscv0/u_ex/qout_r_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.009    19.503    u_tinyriscv0/u_ex/qout_r_reg[3]_i_14_n_1
    SLICE_X37Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.617 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_105/CO[3]
                         net (fo=1, routed)           0.000    19.617    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_105_n_1
    SLICE_X37Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_6_11_i_91/CO[3]
                         net (fo=1, routed)           0.000    19.731    u_tinyriscv0/u_ex/regs_reg_r1_0_31_6_11_i_91_n_1
    SLICE_X37Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.845 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.845    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_51_n_1
    SLICE_X37Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.959 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.959    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_82_n_1
    SLICE_X37Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.073 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_100/CO[3]
                         net (fo=1, routed)           0.000    20.073    u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_100_n_1
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.386 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_40/O[3]
                         net (fo=1, routed)           0.354    20.740    u_tinyriscv0/u_id_ex/inst_ff/qout_r[29]_i_3_0[21]
    SLICE_X36Y130        LUT5 (Prop_lut5_I3_O)        0.306    21.046 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_81/O
                         net (fo=1, routed)           0.445    21.491    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_81_n_1
    SLICE_X36Y132        LUT6 (Prop_lut6_I1_O)        0.124    21.615 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_45/O
                         net (fo=1, routed)           0.616    22.231    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_45_n_1
    SLICE_X48Y132        LUT6 (Prop_lut6_I4_O)        0.124    22.355 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_20/O
                         net (fo=1, routed)           0.690    23.044    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_20_n_1
    SLICE_X48Y139        LUT6 (Prop_lut6_I2_O)        0.124    23.168 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_9/O
                         net (fo=4, routed)           0.739    23.908    u_tinyriscv0/u_div/ex_reg_wdata_o[21]
    SLICE_X50Y137        LUT4 (Prop_lut4_I3_O)        0.117    24.025 r  u_tinyriscv0/u_div/qout_r[27]_i_1__1/O
                         net (fo=3, routed)           0.646    24.671    u_tinyriscv0/u_id_ex/reg1_rdata_ff/qout_r_reg[27]_4
    SLICE_X48Y137        FDRE                                         r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.647    25.172    u_tinyriscv0/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X48Y137        FDRE                                         r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/C
                         clock pessimism              0.446    25.617    
                         clock uncertainty           -0.035    25.582    
    SLICE_X48Y137        FDRE (Setup_fdre_C_D)       -0.265    25.317    u_tinyriscv0/u_id_ex/reg1_rdata_ff/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                         25.317    
                         arrival time                         -24.671    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regs/regs_reg_r1_0_31_30_31__1/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.987ns  (logic 10.850ns (57.144%)  route 8.137ns (42.856%))
  Logic Levels:           27  (CARRY4=13 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 25.167 - 20.000 ) 
    Source Clock Delay      (SCD):    5.638ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.834     5.638    u_tinyriscv0/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X49Y133        FDRE                                         r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.419     6.057 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/Q
                         net (fo=6, routed)           0.831     6.888    u_tinyriscv0/u_id_ex/inst_ff/ie_inst_o[0]
    SLICE_X49Y131        LUT6 (Prop_lut6_I0_O)        0.299     7.187 r  u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_25/O
                         net (fo=1, routed)           0.496     7.683    u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_25_n_1
    SLICE_X45Y126        LUT5 (Prop_lut5_I4_O)        0.124     7.807 r  u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_13/O
                         net (fo=6, routed)           0.421     8.229    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[5]_0
    SLICE_X43Y126        LUT5 (Prop_lut5_I4_O)        0.124     8.353 r  u_tinyriscv0/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          1.285     9.638    u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1
    SLICE_X33Y121        LUT3 (Prop_lut3_I1_O)        0.153     9.791 r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1_i_8/O
                         net (fo=2, routed)           0.549    10.340    u_tinyriscv0/u_ex/mul_op1[8]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.239    14.579 r  u_tinyriscv0/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.581    u_tinyriscv0/u_ex/mul_temp__1_n_107
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.099 r  u_tinyriscv0/u_ex/mul_temp__2/P[1]
                         net (fo=2, routed)           0.766    16.865    u_tinyriscv0/u_ex/mul_temp__2_n_105
    SLICE_X35Y120        LUT2 (Prop_lut2_I0_O)        0.124    16.989 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_153/O
                         net (fo=1, routed)           0.000    16.989    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_153_n_1
    SLICE_X35Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.387 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.387    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_88_n_1
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.501 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_117/CO[3]
                         net (fo=1, routed)           0.000    17.501    u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_117_n_1
    SLICE_X35Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.615    u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_73_n_1
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  u_tinyriscv0/u_ex/qout_r_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.729    u_tinyriscv0/u_ex/qout_r_reg[30]_i_9_n_1
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.063 f  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_75/O[1]
                         net (fo=2, routed)           0.577    18.641    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_75_n_7
    SLICE_X37Y124        LUT1 (Prop_lut1_I0_O)        0.303    18.944 r  u_tinyriscv0/u_ex/qout_r[3]_i_22/O
                         net (fo=1, routed)           0.000    18.944    u_tinyriscv0/u_ex/qout_r[3]_i_22_n_1
    SLICE_X37Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.494 r  u_tinyriscv0/u_ex/qout_r_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.009    19.503    u_tinyriscv0/u_ex/qout_r_reg[3]_i_14_n_1
    SLICE_X37Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.617 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_105/CO[3]
                         net (fo=1, routed)           0.000    19.617    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_105_n_1
    SLICE_X37Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_6_11_i_91/CO[3]
                         net (fo=1, routed)           0.000    19.731    u_tinyriscv0/u_ex/regs_reg_r1_0_31_6_11_i_91_n_1
    SLICE_X37Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.845 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.845    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_51_n_1
    SLICE_X37Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.959 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.959    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_82_n_1
    SLICE_X37Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.073 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_100/CO[3]
                         net (fo=1, routed)           0.000    20.073    u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_100_n_1
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.187 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.187    u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_40_n_1
    SLICE_X37Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.500 r  u_tinyriscv0/u_ex/qout_r_reg[29]_i_6/O[3]
                         net (fo=1, routed)           0.430    20.929    u_tinyriscv0/u_ex/p_16_in[31]
    SLICE_X36Y131        LUT4 (Prop_lut4_I2_O)        0.306    21.235 r  u_tinyriscv0/u_ex/qout_r[31]_i_25/O
                         net (fo=1, routed)           0.425    21.660    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_13_1
    SLICE_X39Y130        LUT6 (Prop_lut6_I5_O)        0.124    21.784 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_18/O
                         net (fo=1, routed)           0.442    22.226    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_18_n_1
    SLICE_X42Y130        LUT6 (Prop_lut6_I0_O)        0.124    22.350 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_13/O
                         net (fo=1, routed)           0.445    22.795    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_13_n_1
    SLICE_X47Y131        LUT6 (Prop_lut6_I5_O)        0.124    22.919 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_5/O
                         net (fo=2, routed)           0.318    23.237    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_5_n_1
    SLICE_X48Y131        LUT3 (Prop_lut3_I1_O)        0.124    23.361 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_4/O
                         net (fo=5, routed)           0.587    23.948    u_jtag_top0/u_jtag_dm/ex_reg_wdata_o[31]
    SLICE_X48Y131        LUT6 (Prop_lut6_I1_O)        0.124    24.072 r  u_jtag_top0/u_jtag_dm/regs_reg_r1_0_31_30_31__1_i_1/O
                         net (fo=6, routed)           0.554    24.626    u_regs/regs_reg_r1_0_31_30_31__1/D
    SLICE_X46Y131        RAMD32                                       r  u_regs/regs_reg_r1_0_31_30_31__1/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.642    25.167    u_regs/regs_reg_r1_0_31_30_31__1/WCLK
    SLICE_X46Y131        RAMD32                                       r  u_regs/regs_reg_r1_0_31_30_31__1/DP/CLK
                         clock pessimism              0.412    25.578    
                         clock uncertainty           -0.035    25.543    
    SLICE_X46Y131        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    25.305    u_regs/regs_reg_r1_0_31_30_31__1/DP
  -------------------------------------------------------------------
                         required time                         25.305    
                         arrival time                         -24.626    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regs/regs_reg_r2_0_31_30_31__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.987ns  (logic 10.850ns (57.144%)  route 8.137ns (42.856%))
  Logic Levels:           27  (CARRY4=13 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 25.167 - 20.000 ) 
    Source Clock Delay      (SCD):    5.638ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.834     5.638    u_tinyriscv0/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X49Y133        FDRE                                         r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.419     6.057 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/Q
                         net (fo=6, routed)           0.831     6.888    u_tinyriscv0/u_id_ex/inst_ff/ie_inst_o[0]
    SLICE_X49Y131        LUT6 (Prop_lut6_I0_O)        0.299     7.187 r  u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_25/O
                         net (fo=1, routed)           0.496     7.683    u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_25_n_1
    SLICE_X45Y126        LUT5 (Prop_lut5_I4_O)        0.124     7.807 r  u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_13/O
                         net (fo=6, routed)           0.421     8.229    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[5]_0
    SLICE_X43Y126        LUT5 (Prop_lut5_I4_O)        0.124     8.353 r  u_tinyriscv0/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          1.285     9.638    u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1
    SLICE_X33Y121        LUT3 (Prop_lut3_I1_O)        0.153     9.791 r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1_i_8/O
                         net (fo=2, routed)           0.549    10.340    u_tinyriscv0/u_ex/mul_op1[8]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.239    14.579 r  u_tinyriscv0/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.581    u_tinyriscv0/u_ex/mul_temp__1_n_107
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.099 r  u_tinyriscv0/u_ex/mul_temp__2/P[1]
                         net (fo=2, routed)           0.766    16.865    u_tinyriscv0/u_ex/mul_temp__2_n_105
    SLICE_X35Y120        LUT2 (Prop_lut2_I0_O)        0.124    16.989 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_153/O
                         net (fo=1, routed)           0.000    16.989    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_153_n_1
    SLICE_X35Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.387 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.387    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_88_n_1
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.501 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_117/CO[3]
                         net (fo=1, routed)           0.000    17.501    u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_117_n_1
    SLICE_X35Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.615    u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_73_n_1
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  u_tinyriscv0/u_ex/qout_r_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.729    u_tinyriscv0/u_ex/qout_r_reg[30]_i_9_n_1
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.063 f  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_75/O[1]
                         net (fo=2, routed)           0.577    18.641    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_75_n_7
    SLICE_X37Y124        LUT1 (Prop_lut1_I0_O)        0.303    18.944 r  u_tinyriscv0/u_ex/qout_r[3]_i_22/O
                         net (fo=1, routed)           0.000    18.944    u_tinyriscv0/u_ex/qout_r[3]_i_22_n_1
    SLICE_X37Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.494 r  u_tinyriscv0/u_ex/qout_r_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.009    19.503    u_tinyriscv0/u_ex/qout_r_reg[3]_i_14_n_1
    SLICE_X37Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.617 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_105/CO[3]
                         net (fo=1, routed)           0.000    19.617    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_105_n_1
    SLICE_X37Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_6_11_i_91/CO[3]
                         net (fo=1, routed)           0.000    19.731    u_tinyriscv0/u_ex/regs_reg_r1_0_31_6_11_i_91_n_1
    SLICE_X37Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.845 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.845    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_51_n_1
    SLICE_X37Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.959 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.959    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_82_n_1
    SLICE_X37Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.073 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_100/CO[3]
                         net (fo=1, routed)           0.000    20.073    u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_100_n_1
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.187 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.187    u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_40_n_1
    SLICE_X37Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.500 r  u_tinyriscv0/u_ex/qout_r_reg[29]_i_6/O[3]
                         net (fo=1, routed)           0.430    20.929    u_tinyriscv0/u_ex/p_16_in[31]
    SLICE_X36Y131        LUT4 (Prop_lut4_I2_O)        0.306    21.235 r  u_tinyriscv0/u_ex/qout_r[31]_i_25/O
                         net (fo=1, routed)           0.425    21.660    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_13_1
    SLICE_X39Y130        LUT6 (Prop_lut6_I5_O)        0.124    21.784 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_18/O
                         net (fo=1, routed)           0.442    22.226    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_18_n_1
    SLICE_X42Y130        LUT6 (Prop_lut6_I0_O)        0.124    22.350 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_13/O
                         net (fo=1, routed)           0.445    22.795    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_13_n_1
    SLICE_X47Y131        LUT6 (Prop_lut6_I5_O)        0.124    22.919 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_5/O
                         net (fo=2, routed)           0.318    23.237    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_5_n_1
    SLICE_X48Y131        LUT3 (Prop_lut3_I1_O)        0.124    23.361 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_4/O
                         net (fo=5, routed)           0.587    23.948    u_jtag_top0/u_jtag_dm/ex_reg_wdata_o[31]
    SLICE_X48Y131        LUT6 (Prop_lut6_I1_O)        0.124    24.072 r  u_jtag_top0/u_jtag_dm/regs_reg_r1_0_31_30_31__1_i_1/O
                         net (fo=6, routed)           0.554    24.626    u_regs/regs_reg_r2_0_31_30_31__0/D
    SLICE_X46Y131        RAMD32                                       r  u_regs/regs_reg_r2_0_31_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.642    25.167    u_regs/regs_reg_r2_0_31_30_31__0/WCLK
    SLICE_X46Y131        RAMD32                                       r  u_regs/regs_reg_r2_0_31_30_31__0/SP/CLK
                         clock pessimism              0.412    25.578    
                         clock uncertainty           -0.035    25.543    
    SLICE_X46Y131        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    25.315    u_regs/regs_reg_r2_0_31_30_31__0/SP
  -------------------------------------------------------------------
                         required time                         25.315    
                         arrival time                         -24.626    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.176ns  (logic 10.936ns (57.029%)  route 8.240ns (42.971%))
  Logic Levels:           26  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 25.162 - 20.000 ) 
    Source Clock Delay      (SCD):    5.638ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.834     5.638    u_tinyriscv0/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X49Y133        FDRE                                         r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.419     6.057 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/Q
                         net (fo=6, routed)           0.831     6.888    u_tinyriscv0/u_id_ex/inst_ff/ie_inst_o[0]
    SLICE_X49Y131        LUT6 (Prop_lut6_I0_O)        0.299     7.187 r  u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_25/O
                         net (fo=1, routed)           0.496     7.683    u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_25_n_1
    SLICE_X45Y126        LUT5 (Prop_lut5_I4_O)        0.124     7.807 r  u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_13/O
                         net (fo=6, routed)           0.421     8.229    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[5]_0
    SLICE_X43Y126        LUT5 (Prop_lut5_I4_O)        0.124     8.353 r  u_tinyriscv0/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          1.285     9.638    u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1
    SLICE_X33Y121        LUT3 (Prop_lut3_I1_O)        0.153     9.791 r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1_i_8/O
                         net (fo=2, routed)           0.549    10.340    u_tinyriscv0/u_ex/mul_op1[8]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.239    14.579 r  u_tinyriscv0/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.581    u_tinyriscv0/u_ex/mul_temp__1_n_107
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.099 r  u_tinyriscv0/u_ex/mul_temp__2/P[1]
                         net (fo=2, routed)           0.766    16.865    u_tinyriscv0/u_ex/mul_temp__2_n_105
    SLICE_X35Y120        LUT2 (Prop_lut2_I0_O)        0.124    16.989 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_153/O
                         net (fo=1, routed)           0.000    16.989    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_153_n_1
    SLICE_X35Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.387 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.387    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_88_n_1
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.501 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_117/CO[3]
                         net (fo=1, routed)           0.000    17.501    u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_117_n_1
    SLICE_X35Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.615    u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_73_n_1
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  u_tinyriscv0/u_ex/qout_r_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.729    u_tinyriscv0/u_ex/qout_r_reg[30]_i_9_n_1
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.063 f  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_75/O[1]
                         net (fo=2, routed)           0.577    18.641    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_75_n_7
    SLICE_X37Y124        LUT1 (Prop_lut1_I0_O)        0.303    18.944 r  u_tinyriscv0/u_ex/qout_r[3]_i_22/O
                         net (fo=1, routed)           0.000    18.944    u_tinyriscv0/u_ex/qout_r[3]_i_22_n_1
    SLICE_X37Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.494 r  u_tinyriscv0/u_ex/qout_r_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.009    19.503    u_tinyriscv0/u_ex/qout_r_reg[3]_i_14_n_1
    SLICE_X37Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.617 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_105/CO[3]
                         net (fo=1, routed)           0.000    19.617    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_105_n_1
    SLICE_X37Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_6_11_i_91/CO[3]
                         net (fo=1, routed)           0.000    19.731    u_tinyriscv0/u_ex/regs_reg_r1_0_31_6_11_i_91_n_1
    SLICE_X37Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.845 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.845    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_51_n_1
    SLICE_X37Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.959 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.959    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_82_n_1
    SLICE_X37Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.073 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_100/CO[3]
                         net (fo=1, routed)           0.000    20.073    u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_100_n_1
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.386 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_40/O[3]
                         net (fo=1, routed)           0.354    20.740    u_tinyriscv0/u_id_ex/inst_ff/qout_r[29]_i_3_0[21]
    SLICE_X36Y130        LUT5 (Prop_lut5_I3_O)        0.306    21.046 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_81/O
                         net (fo=1, routed)           0.445    21.491    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_81_n_1
    SLICE_X36Y132        LUT6 (Prop_lut6_I1_O)        0.124    21.615 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_45/O
                         net (fo=1, routed)           0.616    22.231    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_45_n_1
    SLICE_X48Y132        LUT6 (Prop_lut6_I4_O)        0.124    22.355 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_20/O
                         net (fo=1, routed)           0.690    23.044    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_20_n_1
    SLICE_X48Y139        LUT6 (Prop_lut6_I2_O)        0.124    23.168 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_9/O
                         net (fo=4, routed)           0.739    23.908    u_tinyriscv0/u_div/ex_reg_wdata_o[21]
    SLICE_X50Y137        LUT4 (Prop_lut4_I3_O)        0.117    24.025 r  u_tinyriscv0/u_div/qout_r[27]_i_1__1/O
                         net (fo=3, routed)           0.459    24.484    u_tinyriscv0/u_if_id/inst_ff/qout_r_reg[27]_1
    SLICE_X50Y138        LUT6 (Prop_lut6_I1_O)        0.331    24.815 r  u_tinyriscv0/u_if_id/inst_ff/qout_r[27]_i_1__0/O
                         net (fo=1, routed)           0.000    24.815    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[31]_0[27]
    SLICE_X50Y138        FDRE                                         r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.637    25.162    u_tinyriscv0/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X50Y138        FDRE                                         r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[27]/C
                         clock pessimism              0.311    25.473    
                         clock uncertainty           -0.035    25.438    
    SLICE_X50Y138        FDRE (Setup_fdre_C_D)        0.079    25.517    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                         25.517    
                         arrival time                         -24.815    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regs/regs_reg_r3_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.951ns  (logic 10.850ns (57.253%)  route 8.101ns (42.747%))
  Logic Levels:           27  (CARRY4=13 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 25.168 - 20.000 ) 
    Source Clock Delay      (SCD):    5.638ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.834     5.638    u_tinyriscv0/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X49Y133        FDRE                                         r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.419     6.057 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/Q
                         net (fo=6, routed)           0.831     6.888    u_tinyriscv0/u_id_ex/inst_ff/ie_inst_o[0]
    SLICE_X49Y131        LUT6 (Prop_lut6_I0_O)        0.299     7.187 r  u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_25/O
                         net (fo=1, routed)           0.496     7.683    u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_25_n_1
    SLICE_X45Y126        LUT5 (Prop_lut5_I4_O)        0.124     7.807 r  u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_13/O
                         net (fo=6, routed)           0.421     8.229    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[5]_0
    SLICE_X43Y126        LUT5 (Prop_lut5_I4_O)        0.124     8.353 r  u_tinyriscv0/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          1.285     9.638    u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1
    SLICE_X33Y121        LUT3 (Prop_lut3_I1_O)        0.153     9.791 r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1_i_8/O
                         net (fo=2, routed)           0.549    10.340    u_tinyriscv0/u_ex/mul_op1[8]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.239    14.579 r  u_tinyriscv0/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.581    u_tinyriscv0/u_ex/mul_temp__1_n_107
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.099 r  u_tinyriscv0/u_ex/mul_temp__2/P[1]
                         net (fo=2, routed)           0.766    16.865    u_tinyriscv0/u_ex/mul_temp__2_n_105
    SLICE_X35Y120        LUT2 (Prop_lut2_I0_O)        0.124    16.989 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_153/O
                         net (fo=1, routed)           0.000    16.989    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_153_n_1
    SLICE_X35Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.387 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.387    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_88_n_1
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.501 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_117/CO[3]
                         net (fo=1, routed)           0.000    17.501    u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_117_n_1
    SLICE_X35Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.615    u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_73_n_1
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  u_tinyriscv0/u_ex/qout_r_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.729    u_tinyriscv0/u_ex/qout_r_reg[30]_i_9_n_1
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.063 f  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_75/O[1]
                         net (fo=2, routed)           0.577    18.641    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_75_n_7
    SLICE_X37Y124        LUT1 (Prop_lut1_I0_O)        0.303    18.944 r  u_tinyriscv0/u_ex/qout_r[3]_i_22/O
                         net (fo=1, routed)           0.000    18.944    u_tinyriscv0/u_ex/qout_r[3]_i_22_n_1
    SLICE_X37Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.494 r  u_tinyriscv0/u_ex/qout_r_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.009    19.503    u_tinyriscv0/u_ex/qout_r_reg[3]_i_14_n_1
    SLICE_X37Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.617 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_105/CO[3]
                         net (fo=1, routed)           0.000    19.617    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_105_n_1
    SLICE_X37Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_6_11_i_91/CO[3]
                         net (fo=1, routed)           0.000    19.731    u_tinyriscv0/u_ex/regs_reg_r1_0_31_6_11_i_91_n_1
    SLICE_X37Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.845 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.845    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_51_n_1
    SLICE_X37Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.959 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.959    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_82_n_1
    SLICE_X37Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.073 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_100/CO[3]
                         net (fo=1, routed)           0.000    20.073    u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_100_n_1
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.187 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.187    u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_40_n_1
    SLICE_X37Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.500 r  u_tinyriscv0/u_ex/qout_r_reg[29]_i_6/O[3]
                         net (fo=1, routed)           0.430    20.929    u_tinyriscv0/u_ex/p_16_in[31]
    SLICE_X36Y131        LUT4 (Prop_lut4_I2_O)        0.306    21.235 r  u_tinyriscv0/u_ex/qout_r[31]_i_25/O
                         net (fo=1, routed)           0.425    21.660    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_13_1
    SLICE_X39Y130        LUT6 (Prop_lut6_I5_O)        0.124    21.784 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_18/O
                         net (fo=1, routed)           0.442    22.226    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_18_n_1
    SLICE_X42Y130        LUT6 (Prop_lut6_I0_O)        0.124    22.350 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_13/O
                         net (fo=1, routed)           0.445    22.795    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_13_n_1
    SLICE_X47Y131        LUT6 (Prop_lut6_I5_O)        0.124    22.919 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_5/O
                         net (fo=2, routed)           0.318    23.237    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_5_n_1
    SLICE_X48Y131        LUT3 (Prop_lut3_I1_O)        0.124    23.361 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_4/O
                         net (fo=5, routed)           0.587    23.948    u_jtag_top0/u_jtag_dm/ex_reg_wdata_o[31]
    SLICE_X48Y131        LUT6 (Prop_lut6_I1_O)        0.124    24.072 r  u_jtag_top0/u_jtag_dm/regs_reg_r1_0_31_30_31__1_i_1/O
                         net (fo=6, routed)           0.517    24.589    u_regs/regs_reg_r3_0_31_30_31__0/D
    SLICE_X42Y131        RAMD32                                       r  u_regs/regs_reg_r3_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.643    25.168    u_regs/regs_reg_r3_0_31_30_31__0/WCLK
    SLICE_X42Y131        RAMD32                                       r  u_regs/regs_reg_r3_0_31_30_31__0/DP/CLK
                         clock pessimism              0.412    25.579    
                         clock uncertainty           -0.035    25.544    
    SLICE_X42Y131        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    25.306    u_regs/regs_reg_r3_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         25.306    
                         arrival time                         -24.589    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regs/regs_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.997ns  (logic 10.638ns (55.997%)  route 8.359ns (44.003%))
  Logic Levels:           26  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 25.172 - 20.000 ) 
    Source Clock Delay      (SCD):    5.638ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.834     5.638    u_tinyriscv0/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X49Y133        FDRE                                         r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.419     6.057 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[0]/Q
                         net (fo=6, routed)           0.831     6.888    u_tinyriscv0/u_id_ex/inst_ff/ie_inst_o[0]
    SLICE_X49Y131        LUT6 (Prop_lut6_I0_O)        0.299     7.187 r  u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_25/O
                         net (fo=1, routed)           0.496     7.683    u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_25_n_1
    SLICE_X45Y126        LUT5 (Prop_lut5_I4_O)        0.124     7.807 r  u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_13/O
                         net (fo=6, routed)           0.421     8.229    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[5]_0
    SLICE_X43Y126        LUT5 (Prop_lut5_I4_O)        0.124     8.353 r  u_tinyriscv0/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          1.285     9.638    u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1
    SLICE_X33Y121        LUT3 (Prop_lut3_I1_O)        0.153     9.791 r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1_i_8/O
                         net (fo=2, routed)           0.549    10.340    u_tinyriscv0/u_ex/mul_op1[8]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.239    14.579 r  u_tinyriscv0/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.581    u_tinyriscv0/u_ex/mul_temp__1_n_107
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.099 r  u_tinyriscv0/u_ex/mul_temp__2/P[1]
                         net (fo=2, routed)           0.766    16.865    u_tinyriscv0/u_ex/mul_temp__2_n_105
    SLICE_X35Y120        LUT2 (Prop_lut2_I0_O)        0.124    16.989 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_153/O
                         net (fo=1, routed)           0.000    16.989    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_153_n_1
    SLICE_X35Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.387 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.387    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_88_n_1
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.501 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_117/CO[3]
                         net (fo=1, routed)           0.000    17.501    u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_117_n_1
    SLICE_X35Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.615    u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_73_n_1
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  u_tinyriscv0/u_ex/qout_r_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.729    u_tinyriscv0/u_ex/qout_r_reg[30]_i_9_n_1
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.063 f  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_75/O[1]
                         net (fo=2, routed)           0.577    18.641    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_75_n_7
    SLICE_X37Y124        LUT1 (Prop_lut1_I0_O)        0.303    18.944 r  u_tinyriscv0/u_ex/qout_r[3]_i_22/O
                         net (fo=1, routed)           0.000    18.944    u_tinyriscv0/u_ex/qout_r[3]_i_22_n_1
    SLICE_X37Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.494 r  u_tinyriscv0/u_ex/qout_r_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.009    19.503    u_tinyriscv0/u_ex/qout_r_reg[3]_i_14_n_1
    SLICE_X37Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.617 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_105/CO[3]
                         net (fo=1, routed)           0.000    19.617    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_105_n_1
    SLICE_X37Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_6_11_i_91/CO[3]
                         net (fo=1, routed)           0.000    19.731    u_tinyriscv0/u_ex/regs_reg_r1_0_31_6_11_i_91_n_1
    SLICE_X37Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.845 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.845    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_51_n_1
    SLICE_X37Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.959 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.959    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_82_n_1
    SLICE_X37Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.073 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_100/CO[3]
                         net (fo=1, routed)           0.000    20.073    u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_100_n_1
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.295 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_40/O[0]
                         net (fo=1, routed)           0.364    20.658    u_tinyriscv0/u_ex/p_16_in[24]
    SLICE_X36Y130        LUT4 (Prop_lut4_I0_O)        0.299    20.957 r  u_tinyriscv0/u_ex/qout_r[24]_i_13/O
                         net (fo=1, routed)           0.590    21.547    u_tinyriscv0/u_id_ex/inst_ff/qout_r[24]_i_5_1
    SLICE_X36Y134        LUT6 (Prop_lut6_I1_O)        0.124    21.671 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[24]_i_9/O
                         net (fo=1, routed)           0.580    22.251    u_tinyriscv0/u_id_ex/inst_ff/qout_r[24]_i_9_n_1
    SLICE_X42Y135        LUT6 (Prop_lut6_I5_O)        0.124    22.375 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[24]_i_5/O
                         net (fo=1, routed)           0.452    22.827    u_tinyriscv0/u_id_ex/inst_ff/qout_r[24]_i_5_n_1
    SLICE_X42Y135        LUT6 (Prop_lut6_I5_O)        0.124    22.951 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[24]_i_3/O
                         net (fo=2, routed)           0.579    23.530    u_tinyriscv0/u_id_ex/inst_ff/result_o_reg[24]
    SLICE_X46Y136        LUT5 (Prop_lut5_I4_O)        0.124    23.654 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_8/O
                         net (fo=3, routed)           0.479    24.133    u_jtag_top0/u_jtag_dm/ex_reg_wdata_o[24]
    SLICE_X48Y135        LUT6 (Prop_lut6_I1_O)        0.124    24.257 r  u_jtag_top0/u_jtag_dm/regs_reg_r1_0_31_24_29_i_2/O
                         net (fo=3, routed)           0.379    24.636    u_regs/regs_reg_r2_0_31_24_29/DIA0
    SLICE_X46Y135        RAMD32                                       r  u_regs/regs_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.647    25.172    u_regs/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X46Y135        RAMD32                                       r  u_regs/regs_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.412    25.583    
                         clock uncertainty           -0.035    25.548    
    SLICE_X46Y135        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    25.387    u_regs/regs_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         25.387    
                         arrival time                         -24.636    
  -------------------------------------------------------------------
                         slack                                  0.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 u_jtag_top1/u_jtag_dm/data0_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_dm/dm_reg_wdata_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.397%)  route 0.217ns (60.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.627     1.593    u_jtag_top1/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X51Y118        FDCE                                         r  u_jtag_top1/u_jtag_dm/data0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDCE (Prop_fdce_C_Q)         0.141     1.734 r  u_jtag_top1/u_jtag_dm/data0_reg[21]/Q
                         net (fo=2, routed)           0.217     1.951    u_jtag_top1/u_jtag_dm/data0_reg_n_1_[21]
    SLICE_X49Y121        FDCE                                         r  u_jtag_top1/u_jtag_dm/dm_reg_wdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.898     2.112    u_jtag_top1/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X49Y121        FDCE                                         r  u_jtag_top1/u_jtag_dm/dm_reg_wdata_reg[21]/C
                         clock pessimism             -0.257     1.856    
    SLICE_X49Y121        FDCE (Hold_fdce_C_D)         0.070     1.926    u_jtag_top1/u_jtag_dm/dm_reg_wdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_jtag_top0/u_jtag_dm/sbaddress0_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_dm/dm_mem_addr_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.148%)  route 0.209ns (52.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.627     1.593    u_jtag_top0/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X52Y118        FDCE                                         r  u_jtag_top0/u_jtag_dm/sbaddress0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        FDCE (Prop_fdce_C_Q)         0.141     1.734 r  u_jtag_top0/u_jtag_dm/sbaddress0_reg[28]/Q
                         net (fo=2, routed)           0.209     1.943    u_jtag_top0/u_jtag_dm/rx/dm_mem_addr_reg[31]_6[14]
    SLICE_X49Y118        LUT5 (Prop_lut5_I2_O)        0.045     1.988 r  u_jtag_top0/u_jtag_dm/rx/dm_mem_addr[28]_i_1/O
                         net (fo=1, routed)           0.000     1.988    u_jtag_top0/u_jtag_dm/rx_n_122
    SLICE_X49Y118        FDCE                                         r  u_jtag_top0/u_jtag_dm/dm_mem_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.901     2.115    u_jtag_top0/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X49Y118        FDCE                                         r  u_jtag_top0/u_jtag_dm/dm_mem_addr_reg[28]/C
                         clock pessimism             -0.257     1.859    
    SLICE_X49Y118        FDCE (Hold_fdce_C_D)         0.092     1.951    u_jtag_top0/u_jtag_dm/dm_mem_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_jtag_top1/u_jtag_dm/data0_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_dm/dm_reg_wdata_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.726%)  route 0.277ns (66.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.627     1.593    u_jtag_top1/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X51Y118        FDCE                                         r  u_jtag_top1/u_jtag_dm/data0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDCE (Prop_fdce_C_Q)         0.141     1.734 r  u_jtag_top1/u_jtag_dm/data0_reg[24]/Q
                         net (fo=2, routed)           0.277     2.011    u_jtag_top1/u_jtag_dm/data0_reg_n_1_[24]
    SLICE_X49Y122        FDCE                                         r  u_jtag_top1/u_jtag_dm/dm_reg_wdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.897     2.111    u_jtag_top1/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X49Y122        FDCE                                         r  u_jtag_top1/u_jtag_dm/dm_reg_wdata_reg[24]/C
                         clock pessimism             -0.257     1.855    
    SLICE_X49Y122        FDCE (Hold_fdce_C_D)         0.070     1.925    u_jtag_top1/u_jtag_dm/dm_reg_wdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_jtag_top1/u_jtag_dm/data0_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_dm/dm_reg_wdata_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.991%)  route 0.228ns (64.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.627     1.593    u_jtag_top1/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X51Y118        FDCE                                         r  u_jtag_top1/u_jtag_dm/data0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDCE (Prop_fdce_C_Q)         0.128     1.721 r  u_jtag_top1/u_jtag_dm/data0_reg[22]/Q
                         net (fo=2, routed)           0.228     1.949    u_jtag_top1/u_jtag_dm/data0_reg_n_1_[22]
    SLICE_X49Y121        FDCE                                         r  u_jtag_top1/u_jtag_dm/dm_reg_wdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.898     2.112    u_jtag_top1/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X49Y121        FDCE                                         r  u_jtag_top1/u_jtag_dm/dm_reg_wdata_reg[22]/C
                         clock pessimism             -0.257     1.856    
    SLICE_X49Y121        FDCE (Hold_fdce_C_D)        -0.006     1.850    u_jtag_top1/u_jtag_dm/dm_reg_wdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_jtag_top0/u_jtag_dm/dm_reg_wdata_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regs/regs_reg_r1_0_31_30_31/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.443%)  route 0.311ns (62.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.627     1.593    u_jtag_top0/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X52Y131        FDCE                                         r  u_jtag_top0/u_jtag_dm/dm_reg_wdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y131        FDCE (Prop_fdce_C_Q)         0.141     1.734 r  u_jtag_top0/u_jtag_dm/dm_reg_wdata_reg[30]/Q
                         net (fo=1, routed)           0.171     1.905    u_jtag_top0/u_jtag_dm/jtag_reg_data_o_0[30]
    SLICE_X48Y131        LUT6 (Prop_lut6_I3_O)        0.045     1.950 r  u_jtag_top0/u_jtag_dm/regs_reg_r1_0_31_30_31_i_1/O
                         net (fo=6, routed)           0.140     2.090    u_regs/regs_reg_r1_0_31_30_31/D
    SLICE_X46Y131        RAMD32                                       r  u_regs/regs_reg_r1_0_31_30_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.901     2.115    u_regs/regs_reg_r1_0_31_30_31/WCLK
    SLICE_X46Y131        RAMD32                                       r  u_regs/regs_reg_r1_0_31_30_31/SP/CLK
                         clock pessimism             -0.257     1.859    
    SLICE_X46Y131        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.121     1.980    u_regs/regs_reg_r1_0_31_30_31/SP
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_jtag_top0/u_jtag_dm/dm_reg_wdata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regs/regs_reg_r2_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.778%)  route 0.334ns (64.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.625     1.591    u_jtag_top0/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X51Y129        FDCE                                         r  u_jtag_top0/u_jtag_dm/dm_reg_wdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y129        FDCE (Prop_fdce_C_Q)         0.141     1.732 r  u_jtag_top0/u_jtag_dm/dm_reg_wdata_reg[10]/Q
                         net (fo=1, routed)           0.136     1.868    u_jtag_top0/u_jtag_dm/jtag_reg_data_o_0[10]
    SLICE_X51Y129        LUT6 (Prop_lut6_I0_O)        0.045     1.913 r  u_jtag_top0/u_jtag_dm/regs_reg_r1_0_31_6_11_i_6/O
                         net (fo=3, routed)           0.198     2.111    u_regs/regs_reg_r2_0_31_6_11/DIC0
    SLICE_X46Y129        RAMD32                                       r  u_regs/regs_reg_r2_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.899     2.113    u_regs/regs_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y129        RAMD32                                       r  u_regs/regs_reg_r2_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.257     1.857    
    SLICE_X46Y129        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.001    u_regs/regs_reg_r2_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_jtag_top0/u_jtag_dm/sbaddress0_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_dm/dm_mem_addr_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.617%)  route 0.283ns (60.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.624     1.590    u_jtag_top0/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  u_jtag_top0/u_jtag_dm/sbaddress0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.141     1.731 r  u_jtag_top0/u_jtag_dm/sbaddress0_reg[30]/Q
                         net (fo=2, routed)           0.283     2.015    u_jtag_top0/u_jtag_dm/rx/dm_mem_addr_reg[31]_6[16]
    SLICE_X48Y123        LUT5 (Prop_lut5_I2_O)        0.045     2.060 r  u_jtag_top0/u_jtag_dm/rx/dm_mem_addr[30]_i_1/O
                         net (fo=1, routed)           0.000     2.060    u_jtag_top0/u_jtag_dm/rx_n_120
    SLICE_X48Y123        FDCE                                         r  u_jtag_top0/u_jtag_dm/dm_mem_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.895     2.109    u_jtag_top0/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X48Y123        FDCE                                         r  u_jtag_top0/u_jtag_dm/dm_mem_addr_reg[30]/C
                         clock pessimism             -0.257     1.853    
    SLICE_X48Y123        FDCE (Hold_fdce_C_D)         0.092     1.945    u_jtag_top0/u_jtag_dm/dm_mem_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_jtag_top1/u_jtag_dm/dm_reg_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regs/regs_reg_r1_0_31_12_17__0/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.150%)  route 0.298ns (67.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.652     1.618    u_jtag_top1/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X60Y120        FDCE                                         r  u_jtag_top1/u_jtag_dm/dm_reg_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y120        FDCE (Prop_fdce_C_Q)         0.141     1.759 r  u_jtag_top1/u_jtag_dm/dm_reg_addr_reg[0]/Q
                         net (fo=80, routed)          0.298     2.057    u_regs/regs_reg_r1_0_31_12_17__0/ADDRD0
    SLICE_X62Y121        RAMD32                                       r  u_regs/regs_reg_r1_0_31_12_17__0/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.922     2.136    u_regs/regs_reg_r1_0_31_12_17__0/WCLK
    SLICE_X62Y121        RAMD32                                       r  u_regs/regs_reg_r1_0_31_12_17__0/RAMA/CLK
                         clock pessimism             -0.505     1.631    
    SLICE_X62Y121        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.941    u_regs/regs_reg_r1_0_31_12_17__0/RAMA
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_jtag_top1/u_jtag_dm/dm_reg_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regs/regs_reg_r1_0_31_12_17__0/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.150%)  route 0.298ns (67.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.652     1.618    u_jtag_top1/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X60Y120        FDCE                                         r  u_jtag_top1/u_jtag_dm/dm_reg_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y120        FDCE (Prop_fdce_C_Q)         0.141     1.759 r  u_jtag_top1/u_jtag_dm/dm_reg_addr_reg[0]/Q
                         net (fo=80, routed)          0.298     2.057    u_regs/regs_reg_r1_0_31_12_17__0/ADDRD0
    SLICE_X62Y121        RAMD32                                       r  u_regs/regs_reg_r1_0_31_12_17__0/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.922     2.136    u_regs/regs_reg_r1_0_31_12_17__0/WCLK
    SLICE_X62Y121        RAMD32                                       r  u_regs/regs_reg_r1_0_31_12_17__0/RAMA_D1/CLK
                         clock pessimism             -0.505     1.631    
    SLICE_X62Y121        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.941    u_regs/regs_reg_r1_0_31_12_17__0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_jtag_top1/u_jtag_dm/dm_reg_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regs/regs_reg_r1_0_31_12_17__0/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.150%)  route 0.298ns (67.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.652     1.618    u_jtag_top1/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X60Y120        FDCE                                         r  u_jtag_top1/u_jtag_dm/dm_reg_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y120        FDCE (Prop_fdce_C_Q)         0.141     1.759 r  u_jtag_top1/u_jtag_dm/dm_reg_addr_reg[0]/Q
                         net (fo=80, routed)          0.298     2.057    u_regs/regs_reg_r1_0_31_12_17__0/ADDRD0
    SLICE_X62Y121        RAMD32                                       r  u_regs/regs_reg_r1_0_31_12_17__0/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.922     2.136    u_regs/regs_reg_r1_0_31_12_17__0/WCLK
    SLICE_X62Y121        RAMD32                                       r  u_regs/regs_reg_r1_0_31_12_17__0/RAMB/CLK
                         clock pessimism             -0.505     1.631    
    SLICE_X62Y121        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.941    u_regs/regs_reg_r1_0_31_12_17__0/RAMB
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X65Y113   gpio_0/gpio_ctrl_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X63Y93    gpio_0/gpio_ctrl_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X61Y93    gpio_0/gpio_ctrl_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y88    gpio_0/gpio_ctrl_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y95    gpio_0/gpio_ctrl_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X47Y89    gpio_0/gpio_ctrl_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X61Y108   gpio_0/gpio_ctrl_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X45Y105   gpio_0/gpio_ctrl_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X59Y104   gpio_0/gpio_ctrl_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X96Y76    u_ram0/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X96Y76    u_ram0/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X96Y76    u_ram0/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X96Y76    u_ram0/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X96Y76    u_ram0/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X96Y76    u_ram0/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X96Y76    u_ram0/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X96Y76    u_ram0/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X96Y40    u_ram0/_ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X96Y40    u_ram0/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X96Y76    u_ram0/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X96Y76    u_ram0/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X96Y76    u_ram0/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X96Y76    u_ram0/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X96Y76    u_ram0/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X96Y76    u_ram0/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X96Y76    u_ram0/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X96Y76    u_ram0/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X96Y40    u_ram0/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X96Y40    u_ram0/_ram_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1402 Endpoints
Min Delay          1402 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            iopmp_core0/core0_ex_data_i_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.543ns  (logic 1.900ns (8.070%)  route 21.643ns (91.930%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=532, routed)        17.384    18.912    u_rom0/rst_IBUF
    SLICE_X51Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.036 r  u_rom0/qout_r[23]_i_12/O
                         net (fo=2, routed)           1.845    20.881    iopmp_core0/s0_data_i[23]
    SLICE_X49Y93         LUT6 (Prop_lut6_I1_O)        0.124    21.005 r  iopmp_core0/core0_ex_data_i_reg[23]_i_3/O
                         net (fo=1, routed)           1.536    22.541    iopmp_core0/core0_ex_data_i_reg[23]_i_3_n_1
    SLICE_X47Y110        LUT6 (Prop_lut6_I5_O)        0.124    22.665 r  iopmp_core0/core0_ex_data_i_reg[23]_i_1/O
                         net (fo=1, routed)           0.878    23.543    iopmp_core0/m0_data_o[23]
    SLICE_X47Y119        LDCE                                         r  iopmp_core0/core0_ex_data_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            iopmp_core0/core0_ex_data_i_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.298ns  (logic 1.900ns (8.155%)  route 21.398ns (91.845%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=532, routed)        17.027    18.554    u_rom0/rst_IBUF
    SLICE_X59Y57         LUT6 (Prop_lut6_I0_O)        0.124    18.678 r  u_rom0/qout_r[1]_i_12/O
                         net (fo=2, routed)           1.720    20.398    iopmp_core0/s0_data_i[1]
    SLICE_X63Y89         LUT6 (Prop_lut6_I1_O)        0.124    20.522 r  iopmp_core0/core0_ex_data_i_reg[1]_i_3/O
                         net (fo=1, routed)           1.538    22.060    iopmp_core0/core0_ex_data_i_reg[1]_i_3_n_1
    SLICE_X63Y109        LUT6 (Prop_lut6_I5_O)        0.124    22.184 r  iopmp_core0/core0_ex_data_i_reg[1]_i_1/O
                         net (fo=1, routed)           1.114    23.298    iopmp_core0/m0_data_o[1]
    SLICE_X48Y118        LDCE                                         r  iopmp_core0/core0_ex_data_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            iopmp_core0/core0_ex_data_i_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.286ns  (logic 1.900ns (8.160%)  route 21.386ns (91.840%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=532, routed)        17.340    18.868    u_rom0/rst_IBUF
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.124    18.992 r  u_rom0/qout_r[0]_i_10__0/O
                         net (fo=2, routed)           2.077    21.069    iopmp_core0/s0_data_i[0]
    SLICE_X61Y110        LUT6 (Prop_lut6_I1_O)        0.124    21.193 r  iopmp_core0/core0_ex_data_i_reg[0]_i_4/O
                         net (fo=1, routed)           0.640    21.832    iopmp_core0/core0_ex_data_i_reg[0]_i_4_n_1
    SLICE_X61Y112        LUT6 (Prop_lut6_I5_O)        0.124    21.956 r  iopmp_core0/core0_ex_data_i_reg[0]_i_1/O
                         net (fo=1, routed)           1.329    23.286    iopmp_core0/m0_data_o[0]
    SLICE_X43Y119        LDCE                                         r  iopmp_core0/core0_ex_data_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            iopmp_core0/core0_ex_data_i_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.103ns  (logic 1.900ns (8.596%)  route 20.203ns (91.404%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=532, routed)        16.057    17.585    u_rom0/rst_IBUF
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.124    17.709 r  u_rom0/qout_r[11]_i_12__0/O
                         net (fo=2, routed)           1.976    19.685    iopmp_core0/s0_data_i[11]
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  iopmp_core0/core0_ex_data_i_reg[11]_i_3/O
                         net (fo=1, routed)           1.145    20.954    iopmp_core0/core0_ex_data_i_reg[11]_i_3_n_1
    SLICE_X61Y92         LUT6 (Prop_lut6_I5_O)        0.124    21.078 r  iopmp_core0/core0_ex_data_i_reg[11]_i_1/O
                         net (fo=1, routed)           1.025    22.103    iopmp_core0/m0_data_o[11]
    SLICE_X56Y108        LDCE                                         r  iopmp_core0/core0_ex_data_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            iopmp_core0/core0_ex_data_i_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.889ns  (logic 1.900ns (8.680%)  route 19.990ns (91.320%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=532, routed)        15.033    16.561    u_rom0/rst_IBUF
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124    16.685 r  u_rom0/qout_r[21]_i_12/O
                         net (fo=2, routed)           2.910    19.594    iopmp_core0/s0_data_i[21]
    SLICE_X44Y93         LUT6 (Prop_lut6_I1_O)        0.124    19.718 r  iopmp_core0/core0_ex_data_i_reg[21]_i_3/O
                         net (fo=1, routed)           1.237    20.955    iopmp_core0/core0_ex_data_i_reg[21]_i_3_n_1
    SLICE_X44Y113        LUT6 (Prop_lut6_I5_O)        0.124    21.079 r  iopmp_core0/core0_ex_data_i_reg[21]_i_1/O
                         net (fo=1, routed)           0.811    21.889    iopmp_core0/m0_data_o[21]
    SLICE_X44Y121        LDCE                                         r  iopmp_core0/core0_ex_data_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            iopmp_core0/core0_ex_data_i_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.614ns  (logic 1.900ns (8.790%)  route 19.714ns (91.210%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=532, routed)        15.637    17.165    u_rom0/rst_IBUF
    SLICE_X64Y45         LUT6 (Prop_lut6_I0_O)        0.124    17.289 r  u_rom0/qout_r[3]_i_12__0/O
                         net (fo=2, routed)           2.160    19.449    iopmp_core0/s0_data_i[3]
    SLICE_X63Y89         LUT6 (Prop_lut6_I1_O)        0.124    19.573 r  iopmp_core0/core0_ex_data_i_reg[3]_i_3/O
                         net (fo=1, routed)           1.209    20.783    iopmp_core0/core0_ex_data_i_reg[3]_i_3_n_1
    SLICE_X63Y91         LUT6 (Prop_lut6_I5_O)        0.124    20.907 r  iopmp_core0/core0_ex_data_i_reg[3]_i_1/O
                         net (fo=1, routed)           0.708    21.614    iopmp_core0/m0_data_o[3]
    SLICE_X55Y98         LDCE                                         r  iopmp_core0/core0_ex_data_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            iopmp_core0/core0_ex_data_i_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.863ns  (logic 1.900ns (9.107%)  route 18.963ns (90.893%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=532, routed)        14.866    16.394    u_rom0/rst_IBUF
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124    16.518 r  u_rom0/qout_r[14]_i_12__0/O
                         net (fo=2, routed)           2.135    18.653    iopmp_core0/s0_data_i[14]
    SLICE_X49Y85         LUT6 (Prop_lut6_I1_O)        0.124    18.777 r  iopmp_core0/core0_ex_data_i_reg[14]_i_3/O
                         net (fo=1, routed)           0.406    19.183    iopmp_core0/core0_ex_data_i_reg[14]_i_3_n_1
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.307 r  iopmp_core0/core0_ex_data_i_reg[14]_i_1/O
                         net (fo=1, routed)           1.556    20.863    iopmp_core0/m0_data_o[14]
    SLICE_X48Y115        LDCE                                         r  iopmp_core0/core0_ex_data_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            iopmp_core0/core0_ex_data_i_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.813ns  (logic 1.900ns (9.129%)  route 18.913ns (90.871%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=532, routed)        14.271    15.799    u_rom0/rst_IBUF
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.124    15.923 r  u_rom0/qout_r[22]_i_12/O
                         net (fo=2, routed)           2.660    18.584    iopmp_core0/s0_data_i[22]
    SLICE_X47Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.708 r  iopmp_core0/core0_ex_data_i_reg[22]_i_3/O
                         net (fo=1, routed)           1.129    19.837    iopmp_core0/core0_ex_data_i_reg[22]_i_3_n_1
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124    19.961 r  iopmp_core0/core0_ex_data_i_reg[22]_i_1/O
                         net (fo=1, routed)           0.852    20.813    iopmp_core0/m0_data_o[22]
    SLICE_X44Y121        LDCE                                         r  iopmp_core0/core0_ex_data_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            iopmp_core0/core0_ex_data_i_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.810ns  (logic 1.900ns (9.130%)  route 18.910ns (90.870%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=532, routed)        14.189    15.717    u_rom0/rst_IBUF
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.124    15.841 r  u_rom0/qout_r[17]_i_12/O
                         net (fo=2, routed)           2.351    18.192    iopmp_core0/s0_data_i[17]
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.124    18.316 r  iopmp_core0/core0_ex_data_i_reg[17]_i_3/O
                         net (fo=1, routed)           1.164    19.480    iopmp_core0/core0_ex_data_i_reg[17]_i_3_n_1
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124    19.604 r  iopmp_core0/core0_ex_data_i_reg[17]_i_1/O
                         net (fo=1, routed)           1.205    20.810    iopmp_core0/m0_data_o[17]
    SLICE_X49Y115        LDCE                                         r  iopmp_core0/core0_ex_data_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            iopmp_core0/core0_ex_data_i_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.807ns  (logic 1.900ns (9.131%)  route 18.907ns (90.869%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=532, routed)        15.333    16.861    u_rom0/rst_IBUF
    SLICE_X60Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.985 r  u_rom0/qout_r[4]_i_12/O
                         net (fo=2, routed)           1.763    18.747    iopmp_core0/s0_data_i[4]
    SLICE_X60Y85         LUT6 (Prop_lut6_I1_O)        0.124    18.871 r  iopmp_core0/core0_ex_data_i_reg[4]_i_3/O
                         net (fo=1, routed)           0.639    19.511    iopmp_core0/core0_ex_data_i_reg[4]_i_3_n_1
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.635 r  iopmp_core0/core0_ex_data_i_reg[4]_i_1/O
                         net (fo=1, routed)           1.172    20.807    iopmp_core0/m0_data_o[4]
    SLICE_X48Y99         LDCE                                         r  iopmp_core0/core0_ex_data_i_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/recv_data_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_driver/dm_resp_data_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[19]/C
    SLICE_X52Y123        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[19]/Q
                         net (fo=1, routed)           0.086     0.227    u_jtag_top1/u_jtag_driver/recv_data[19]
    SLICE_X53Y123        FDCE                                         r  u_jtag_top1/u_jtag_driver/dm_resp_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/dm_resp_data_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_driver/shift_reg_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y131        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/dm_resp_data_reg[20]/C
    SLICE_X60Y131        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/dm_resp_data_reg[20]/Q
                         net (fo=1, routed)           0.051     0.192    u_jtag_top0/u_jtag_driver/dm_resp_data[20]
    SLICE_X61Y131        LUT4 (Prop_lut4_I2_O)        0.045     0.237 r  u_jtag_top0/u_jtag_driver/shift_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     0.237    u_jtag_top0/u_jtag_driver/shift_reg[20]_i_1_n_1
    SLICE_X61Y131        FDRE                                         r  u_jtag_top0/u_jtag_driver/shift_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/dm_resp_data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_driver/shift_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y124        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/dm_resp_data_reg[12]/C
    SLICE_X64Y124        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/dm_resp_data_reg[12]/Q
                         net (fo=1, routed)           0.051     0.192    u_jtag_top1/u_jtag_driver/dm_resp_data[12]
    SLICE_X65Y124        LUT6 (Prop_lut6_I1_O)        0.045     0.237 r  u_jtag_top1/u_jtag_driver/shift_reg[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.237    u_jtag_top1/u_jtag_driver/shift_reg[12]_i_1__0_n_1
    SLICE_X65Y124        FDRE                                         r  u_jtag_top1/u_jtag_driver/shift_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/dm_resp_data_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_driver/shift_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y133        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/dm_resp_data_reg[13]/C
    SLICE_X64Y133        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/dm_resp_data_reg[13]/Q
                         net (fo=1, routed)           0.054     0.195    u_jtag_top0/u_jtag_driver/dm_resp_data[13]
    SLICE_X65Y133        LUT4 (Prop_lut4_I2_O)        0.045     0.240 r  u_jtag_top0/u_jtag_driver/shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     0.240    u_jtag_top0/u_jtag_driver/shift_reg[13]_i_1_n_1
    SLICE_X65Y133        FDRE                                         r  u_jtag_top0/u_jtag_driver/shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/rx/recv_data_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_driver/dm_resp_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.394%)  route 0.116ns (47.606%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y130        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[18]/C
    SLICE_X61Y130        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[18]/Q
                         net (fo=1, routed)           0.116     0.244    u_jtag_top0/u_jtag_driver/recv_data[18]
    SLICE_X60Y131        FDCE                                         r  u_jtag_top0/u_jtag_driver/dm_resp_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/rx/recv_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_driver/dm_resp_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[6]/C
    SLICE_X65Y131        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[6]/Q
                         net (fo=1, routed)           0.116     0.244    u_jtag_top0/u_jtag_driver/recv_data[6]
    SLICE_X64Y131        FDCE                                         r  u_jtag_top0/u_jtag_driver/dm_resp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/rx/recv_data_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_driver/dm_resp_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.210%)  route 0.117ns (47.790%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[20]/C
    SLICE_X60Y130        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[20]/Q
                         net (fo=1, routed)           0.117     0.245    u_jtag_top0/u_jtag_driver/recv_data[20]
    SLICE_X60Y131        FDCE                                         r  u_jtag_top0/u_jtag_driver/dm_resp_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/recv_data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_driver/dm_resp_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.210%)  route 0.117ns (47.790%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y123        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[12]/C
    SLICE_X65Y123        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[12]/Q
                         net (fo=1, routed)           0.117     0.245    u_jtag_top1/u_jtag_driver/recv_data[12]
    SLICE_X64Y124        FDCE                                         r  u_jtag_top1/u_jtag_driver/dm_resp_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/recv_data_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_driver/dm_resp_data_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.210%)  route 0.117ns (47.790%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y121        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[16]/C
    SLICE_X60Y121        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[16]/Q
                         net (fo=1, routed)           0.117     0.245    u_jtag_top1/u_jtag_driver/recv_data[16]
    SLICE_X60Y122        FDCE                                         r  u_jtag_top1/u_jtag_driver/dm_resp_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/recv_data_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_driver/dm_resp_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.180%)  route 0.117ns (47.820%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y123        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[14]/C
    SLICE_X65Y123        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[14]/Q
                         net (fo=1, routed)           0.117     0.245    u_jtag_top1/u_jtag_driver/recv_data[14]
    SLICE_X64Y124        FDCE                                         r  u_jtag_top1/u_jtag_driver/dm_resp_data_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           167 Endpoints
Min Delay           167 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iopmp_core0/core0_ex_data_i_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.918ns  (logic 2.663ns (14.076%)  route 16.255ns (85.924%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.893     5.697    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X64Y128        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDCE (Prop_fdce_C_Q)         0.456     6.153 f  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/Q
                         net (fo=43, routed)          1.196     7.349    u_jtag_top0/u_jtag_dm/rx/rx_data[0]
    SLICE_X61Y125        LUT4 (Prop_lut4_I2_O)        0.152     7.501 f  u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_22/O
                         net (fo=1, routed)           0.585     8.087    u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_22_n_1
    SLICE_X59Y125        LUT6 (Prop_lut6_I1_O)        0.326     8.413 r  u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_10/O
                         net (fo=45, routed)          1.459     9.871    u_jtag_top0/u_jtag_dm/rx/need_resp_reg
    SLICE_X48Y113        LUT5 (Prop_lut5_I3_O)        0.124     9.995 r  u_jtag_top0/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_13__0/O
                         net (fo=75, routed)          1.050    11.046    u_jtag_top1/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_17__0_0
    SLICE_X59Y113        LUT6 (Prop_lut6_I4_O)        0.124    11.170 r  u_jtag_top1/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_24__0/O
                         net (fo=11, routed)          2.998    14.168    u_tinyriscv0/u_pc_reg/_ram_reg_0_255_0_0_10
    SLICE_X97Y62         LUT3 (Prop_lut3_I0_O)        0.119    14.287 r  u_tinyriscv0/u_pc_reg/_ram_reg_0_255_9_9_i_6__0/O
                         net (fo=192, routed)         1.831    16.118    u_ram0/_ram_reg_2560_2815_9_9/A3
    SLICE_X104Y39        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.332    16.450 r  u_ram0/_ram_reg_2560_2815_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.450    u_ram0/_ram_reg_2560_2815_9_9/OD
    SLICE_X104Y39        MUXF7 (Prop_muxf7_I0_O)      0.241    16.691 r  u_ram0/_ram_reg_2560_2815_9_9/F7.B/O
                         net (fo=1, routed)           0.000    16.691    u_ram0/_ram_reg_2560_2815_9_9/O0
    SLICE_X104Y39        MUXF8 (Prop_muxf8_I0_O)      0.098    16.789 r  u_ram0/_ram_reg_2560_2815_9_9/F8/O
                         net (fo=1, routed)           1.013    17.802    u_ram0/_ram_reg_2560_2815_9_9_n_1
    SLICE_X103Y44        LUT6 (Prop_lut6_I1_O)        0.319    18.121 r  u_ram0/qout_r[9]_i_23/O
                         net (fo=2, routed)           1.147    19.267    u_ram0/qout_r[9]_i_23_n_1
    SLICE_X97Y58         LUT6 (Prop_lut6_I3_O)        0.124    19.391 r  u_ram0/qout_r[9]_i_13/O
                         net (fo=2, routed)           2.073    21.464    iopmp_core0/s1_data_i[9]
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124    21.588 r  iopmp_core0/core0_ex_data_i_reg[9]_i_3/O
                         net (fo=1, routed)           1.173    22.761    iopmp_core0/core0_ex_data_i_reg[9]_i_3_n_1
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124    22.885 r  iopmp_core0/core0_ex_data_i_reg[9]_i_1/O
                         net (fo=1, routed)           1.730    24.616    iopmp_core0/m0_data_o[9]
    SLICE_X47Y120        LDCE                                         r  iopmp_core0/core0_ex_data_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iopmp_core0/core0_ex_data_i_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.669ns  (logic 3.085ns (16.525%)  route 15.584ns (83.475%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.893     5.697    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X64Y128        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDCE (Prop_fdce_C_Q)         0.456     6.153 r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/Q
                         net (fo=43, routed)          1.196     7.349    u_jtag_top0/u_jtag_dm/rx/rx_data[0]
    SLICE_X61Y125        LUT4 (Prop_lut4_I2_O)        0.152     7.501 r  u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_22/O
                         net (fo=1, routed)           0.585     8.087    u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_22_n_1
    SLICE_X59Y125        LUT6 (Prop_lut6_I1_O)        0.326     8.413 f  u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_10/O
                         net (fo=45, routed)          1.381     9.794    iopmp_core0/m2_req_i
    SLICE_X40Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.918 r  iopmp_core0/_rom_reg_0_255_0_0_i_12/O
                         net (fo=77, routed)          1.328    11.245    u_jtag_top1/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_17
    SLICE_X59Y111        LUT6 (Prop_lut6_I2_O)        0.124    11.369 r  u_jtag_top1/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          2.438    13.808    u_tinyriscv0/u_pc_reg/_rom_reg_0_255_0_0_3
    SLICE_X43Y60         LUT3 (Prop_lut3_I0_O)        0.152    13.960 r  u_tinyriscv0/u_pc_reg/_rom_reg_0_255_15_15_i_5/O
                         net (fo=192, routed)         1.896    15.856    u_rom0/_rom_reg_512_767_17_17/A4
    SLICE_X20Y49         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.328    16.184 r  u_rom0/_rom_reg_512_767_17_17/RAMS64E_C/O
                         net (fo=1, routed)           0.000    16.184    u_rom0/_rom_reg_512_767_17_17/OC
    SLICE_X20Y49         MUXF7 (Prop_muxf7_I1_O)      0.247    16.431 r  u_rom0/_rom_reg_512_767_17_17/F7.B/O
                         net (fo=1, routed)           0.000    16.431    u_rom0/_rom_reg_512_767_17_17/O0
    SLICE_X20Y49         MUXF8 (Prop_muxf8_I0_O)      0.098    16.529 r  u_rom0/_rom_reg_512_767_17_17/F8/O
                         net (fo=1, routed)           1.431    17.961    u_rom0/_rom_reg_512_767_17_17_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.319    18.280 r  u_rom0/qout_r[17]_i_25/O
                         net (fo=2, routed)           0.000    18.280    u_rom0/qout_r[17]_i_25_n_1
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I0_O)      0.212    18.492 r  u_rom0/qout_r_reg[17]_i_19/O
                         net (fo=1, routed)           0.607    19.098    u_rom0/qout_r_reg[17]_i_19_n_1
    SLICE_X39Y47         LUT6 (Prop_lut6_I1_O)        0.299    19.397 r  u_rom0/qout_r[17]_i_12/O
                         net (fo=2, routed)           2.351    21.749    iopmp_core0/s0_data_i[17]
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.124    21.873 r  iopmp_core0/core0_ex_data_i_reg[17]_i_3/O
                         net (fo=1, routed)           1.164    23.037    iopmp_core0/core0_ex_data_i_reg[17]_i_3_n_1
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124    23.161 r  iopmp_core0/core0_ex_data_i_reg[17]_i_1/O
                         net (fo=1, routed)           1.205    24.366    iopmp_core0/m0_data_o[17]
    SLICE_X49Y115        LDCE                                         r  iopmp_core0/core0_ex_data_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iopmp_core0/core0_ex_data_i_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.533ns  (logic 3.085ns (16.646%)  route 15.448ns (83.354%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.893     5.697    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X64Y128        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDCE (Prop_fdce_C_Q)         0.456     6.153 r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/Q
                         net (fo=43, routed)          1.196     7.349    u_jtag_top0/u_jtag_dm/rx/rx_data[0]
    SLICE_X61Y125        LUT4 (Prop_lut4_I2_O)        0.152     7.501 r  u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_22/O
                         net (fo=1, routed)           0.585     8.087    u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_22_n_1
    SLICE_X59Y125        LUT6 (Prop_lut6_I1_O)        0.326     8.413 f  u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_10/O
                         net (fo=45, routed)          1.381     9.794    iopmp_core0/m2_req_i
    SLICE_X40Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.918 r  iopmp_core0/_rom_reg_0_255_0_0_i_12/O
                         net (fo=77, routed)          1.328    11.245    u_jtag_top1/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_17
    SLICE_X59Y111        LUT6 (Prop_lut6_I2_O)        0.124    11.369 r  u_jtag_top1/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          2.524    13.893    u_tinyriscv0/u_pc_reg/_rom_reg_0_255_0_0_3
    SLICE_X59Y60         LUT3 (Prop_lut3_I0_O)        0.152    14.045 r  u_tinyriscv0/u_pc_reg/_rom_reg_0_255_21_21_i_5/O
                         net (fo=192, routed)         1.978    16.024    u_rom0/_rom_reg_512_767_21_21/A4
    SLICE_X58Y32         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.328    16.352 r  u_rom0/_rom_reg_512_767_21_21/RAMS64E_C/O
                         net (fo=1, routed)           0.000    16.352    u_rom0/_rom_reg_512_767_21_21/OC
    SLICE_X58Y32         MUXF7 (Prop_muxf7_I1_O)      0.247    16.599 r  u_rom0/_rom_reg_512_767_21_21/F7.B/O
                         net (fo=1, routed)           0.000    16.599    u_rom0/_rom_reg_512_767_21_21/O0
    SLICE_X58Y32         MUXF8 (Prop_muxf8_I0_O)      0.098    16.697 r  u_rom0/_rom_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           1.065    17.762    u_rom0/_rom_reg_512_767_21_21_n_1
    SLICE_X55Y41         LUT6 (Prop_lut6_I1_O)        0.319    18.081 r  u_rom0/qout_r[21]_i_25/O
                         net (fo=2, routed)           0.000    18.081    u_rom0/qout_r[21]_i_25_n_1
    SLICE_X55Y41         MUXF7 (Prop_muxf7_I0_O)      0.212    18.293 r  u_rom0/qout_r_reg[21]_i_19/O
                         net (fo=1, routed)           0.433    18.726    u_rom0/qout_r_reg[21]_i_19_n_1
    SLICE_X55Y41         LUT6 (Prop_lut6_I1_O)        0.299    19.025 r  u_rom0/qout_r[21]_i_12/O
                         net (fo=2, routed)           2.910    21.935    iopmp_core0/s0_data_i[21]
    SLICE_X44Y93         LUT6 (Prop_lut6_I1_O)        0.124    22.059 r  iopmp_core0/core0_ex_data_i_reg[21]_i_3/O
                         net (fo=1, routed)           1.237    23.295    iopmp_core0/core0_ex_data_i_reg[21]_i_3_n_1
    SLICE_X44Y113        LUT6 (Prop_lut6_I5_O)        0.124    23.419 r  iopmp_core0/core0_ex_data_i_reg[21]_i_1/O
                         net (fo=1, routed)           0.811    24.230    iopmp_core0/m0_data_o[21]
    SLICE_X44Y121        LDCE                                         r  iopmp_core0/core0_ex_data_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iopmp_core0/core0_ex_data_i_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.503ns  (logic 2.800ns (15.134%)  route 15.703ns (84.866%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.893     5.697    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X64Y128        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDCE (Prop_fdce_C_Q)         0.456     6.153 r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/Q
                         net (fo=43, routed)          1.196     7.349    u_jtag_top0/u_jtag_dm/rx/rx_data[0]
    SLICE_X61Y125        LUT4 (Prop_lut4_I2_O)        0.152     7.501 r  u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_22/O
                         net (fo=1, routed)           0.585     8.087    u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_22_n_1
    SLICE_X59Y125        LUT6 (Prop_lut6_I1_O)        0.326     8.413 f  u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_10/O
                         net (fo=45, routed)          1.381     9.794    iopmp_core0/m2_req_i
    SLICE_X40Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.918 r  iopmp_core0/_rom_reg_0_255_0_0_i_12/O
                         net (fo=77, routed)          1.328    11.245    u_jtag_top1/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_17
    SLICE_X59Y111        LUT6 (Prop_lut6_I2_O)        0.124    11.369 r  u_jtag_top1/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          2.524    13.893    u_tinyriscv0/u_pc_reg/_rom_reg_0_255_0_0_3
    SLICE_X59Y60         LUT3 (Prop_lut3_I0_O)        0.152    14.045 r  u_tinyriscv0/u_pc_reg/_rom_reg_0_255_21_21_i_5/O
                         net (fo=192, routed)         1.603    15.648    u_rom0/_rom_reg_2816_3071_22_22/A4
    SLICE_X46Y37         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.473    16.122 r  u_rom0/_rom_reg_2816_3071_22_22/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.122    u_rom0/_rom_reg_2816_3071_22_22/OA
    SLICE_X46Y37         MUXF7 (Prop_muxf7_I1_O)      0.214    16.336 r  u_rom0/_rom_reg_2816_3071_22_22/F7.A/O
                         net (fo=1, routed)           0.000    16.336    u_rom0/_rom_reg_2816_3071_22_22/O1
    SLICE_X46Y37         MUXF8 (Prop_muxf8_I1_O)      0.088    16.424 r  u_rom0/_rom_reg_2816_3071_22_22/F8/O
                         net (fo=1, routed)           1.193    17.616    u_rom0/_rom_reg_2816_3071_22_22_n_1
    SLICE_X55Y34         LUT6 (Prop_lut6_I0_O)        0.319    17.935 r  u_rom0/qout_r[22]_i_20/O
                         net (fo=2, routed)           1.252    19.187    u_rom0/qout_r[22]_i_20_n_1
    SLICE_X51Y41         LUT6 (Prop_lut6_I3_O)        0.124    19.311 r  u_rom0/qout_r[22]_i_12/O
                         net (fo=2, routed)           2.660    21.971    iopmp_core0/s0_data_i[22]
    SLICE_X47Y93         LUT6 (Prop_lut6_I1_O)        0.124    22.095 r  iopmp_core0/core0_ex_data_i_reg[22]_i_3/O
                         net (fo=1, routed)           1.129    23.225    iopmp_core0/core0_ex_data_i_reg[22]_i_3_n_1
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124    23.349 r  iopmp_core0/core0_ex_data_i_reg[22]_i_1/O
                         net (fo=1, routed)           0.852    24.201    iopmp_core0/m0_data_o[22]
    SLICE_X44Y121        LDCE                                         r  iopmp_core0/core0_ex_data_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iopmp_core0/core0_ex_data_i_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.461ns  (logic 2.460ns (13.326%)  route 16.001ns (86.674%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.893     5.697    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X64Y128        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDCE (Prop_fdce_C_Q)         0.456     6.153 r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/Q
                         net (fo=43, routed)          1.196     7.349    u_jtag_top0/u_jtag_dm/rx/rx_data[0]
    SLICE_X61Y125        LUT4 (Prop_lut4_I2_O)        0.152     7.501 r  u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_22/O
                         net (fo=1, routed)           0.585     8.087    u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_22_n_1
    SLICE_X59Y125        LUT6 (Prop_lut6_I1_O)        0.326     8.413 f  u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_10/O
                         net (fo=45, routed)          1.377     9.790    iopmp_core0/m2_req_i
    SLICE_X40Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.914 r  iopmp_core0/_ram_reg_0_255_0_0_i_12/O
                         net (fo=77, routed)          1.291    11.205    u_jtag_top1/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_17__0
    SLICE_X65Y112        LUT6 (Prop_lut6_I2_O)        0.124    11.329 r  u_jtag_top1/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_26__0/O
                         net (fo=11, routed)          2.600    13.929    u_tinyriscv0/u_pc_reg/_ram_reg_0_255_0_0_8
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124    14.053 r  u_tinyriscv0/u_pc_reg/_ram_reg_0_255_15_15_i_8__0/O
                         net (fo=192, routed)         2.050    16.103    u_ram0/_ram_reg_2304_2559_16_16/A1
    SLICE_X108Y64        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    16.227 r  u_ram0/_ram_reg_2304_2559_16_16/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.227    u_ram0/_ram_reg_2304_2559_16_16/OD
    SLICE_X108Y64        MUXF7 (Prop_muxf7_I0_O)      0.241    16.468 r  u_ram0/_ram_reg_2304_2559_16_16/F7.B/O
                         net (fo=1, routed)           0.000    16.468    u_ram0/_ram_reg_2304_2559_16_16/O0
    SLICE_X108Y64        MUXF8 (Prop_muxf8_I0_O)      0.098    16.566 r  u_ram0/_ram_reg_2304_2559_16_16/F8/O
                         net (fo=1, routed)           0.790    17.356    u_ram0/_ram_reg_2304_2559_16_16_n_1
    SLICE_X105Y63        LUT6 (Prop_lut6_I3_O)        0.319    17.675 r  u_ram0/qout_r[16]_i_23/O
                         net (fo=2, routed)           0.999    18.675    u_ram0/qout_r[16]_i_23_n_1
    SLICE_X105Y68        LUT6 (Prop_lut6_I3_O)        0.124    18.799 r  u_ram0/qout_r[16]_i_13/O
                         net (fo=2, routed)           2.968    21.767    iopmp_core0/s1_data_i[16]
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.124    21.891 r  iopmp_core0/core0_ex_data_i_reg[16]_i_3/O
                         net (fo=1, routed)           1.083    22.974    iopmp_core0/core0_ex_data_i_reg[16]_i_3_n_1
    SLICE_X47Y102        LUT6 (Prop_lut6_I5_O)        0.124    23.098 r  iopmp_core0/core0_ex_data_i_reg[16]_i_1/O
                         net (fo=1, routed)           1.060    24.158    iopmp_core0/m0_data_o[16]
    SLICE_X45Y119        LDCE                                         r  iopmp_core0/core0_ex_data_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iopmp_core0/core0_ex_data_i_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.268ns  (logic 2.692ns (14.736%)  route 15.576ns (85.264%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.893     5.697    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X64Y128        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDCE (Prop_fdce_C_Q)         0.456     6.153 f  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/Q
                         net (fo=43, routed)          1.196     7.349    u_jtag_top0/u_jtag_dm/rx/rx_data[0]
    SLICE_X61Y125        LUT4 (Prop_lut4_I2_O)        0.152     7.501 f  u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_22/O
                         net (fo=1, routed)           0.585     8.087    u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_22_n_1
    SLICE_X59Y125        LUT6 (Prop_lut6_I1_O)        0.326     8.413 r  u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_10/O
                         net (fo=45, routed)          1.459     9.871    u_jtag_top0/u_jtag_dm/rx/need_resp_reg
    SLICE_X48Y113        LUT5 (Prop_lut5_I3_O)        0.124     9.995 r  u_jtag_top0/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_13__0/O
                         net (fo=75, routed)          1.050    11.046    u_jtag_top1/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_17__0_0
    SLICE_X59Y113        LUT6 (Prop_lut6_I4_O)        0.124    11.170 r  u_jtag_top1/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_24__0/O
                         net (fo=11, routed)          2.677    13.847    u_tinyriscv0/u_pc_reg/_ram_reg_0_255_0_0_10
    SLICE_X95Y71         LUT3 (Prop_lut3_I0_O)        0.153    14.000 r  u_tinyriscv0/u_pc_reg/_ram_reg_0_255_0_0_i_7__0/O
                         net (fo=192, routed)         1.766    15.766    u_ram0/_ram_reg_2816_3071_2_2/A3
    SLICE_X108Y73        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.327    16.093 r  u_ram0/_ram_reg_2816_3071_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.093    u_ram0/_ram_reg_2816_3071_2_2/OD
    SLICE_X108Y73        MUXF7 (Prop_muxf7_I0_O)      0.241    16.334 r  u_ram0/_ram_reg_2816_3071_2_2/F7.B/O
                         net (fo=1, routed)           0.000    16.334    u_ram0/_ram_reg_2816_3071_2_2/O0
    SLICE_X108Y73        MUXF8 (Prop_muxf8_I0_O)      0.098    16.432 r  u_ram0/_ram_reg_2816_3071_2_2/F8/O
                         net (fo=1, routed)           0.880    17.311    u_ram0/_ram_reg_2816_3071_2_2_n_1
    SLICE_X105Y73        LUT6 (Prop_lut6_I0_O)        0.319    17.630 r  u_ram0/qout_r[2]_i_23/O
                         net (fo=2, routed)           0.989    18.619    u_ram0/qout_r[2]_i_23_n_1
    SLICE_X95Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.743 r  u_ram0/qout_r[2]_i_13/O
                         net (fo=2, routed)           2.094    20.837    iopmp_core0/s1_data_i[2]
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124    20.961 r  iopmp_core0/core0_ex_data_i_reg[2]_i_3/O
                         net (fo=1, routed)           1.358    22.319    iopmp_core0/core0_ex_data_i_reg[2]_i_3_n_1
    SLICE_X63Y101        LUT6 (Prop_lut6_I5_O)        0.124    22.443 r  iopmp_core0/core0_ex_data_i_reg[2]_i_1/O
                         net (fo=1, routed)           1.523    23.966    iopmp_core0/m0_data_o[2]
    SLICE_X47Y120        LDCE                                         r  iopmp_core0/core0_ex_data_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iopmp_core0/core0_ex_data_i_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.231ns  (logic 3.099ns (16.999%)  route 15.132ns (83.001%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.893     5.697    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X64Y128        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDCE (Prop_fdce_C_Q)         0.456     6.153 r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/Q
                         net (fo=43, routed)          1.196     7.349    u_jtag_top0/u_jtag_dm/rx/rx_data[0]
    SLICE_X61Y125        LUT4 (Prop_lut4_I2_O)        0.152     7.501 r  u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_22/O
                         net (fo=1, routed)           0.585     8.087    u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_22_n_1
    SLICE_X59Y125        LUT6 (Prop_lut6_I1_O)        0.326     8.413 f  u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_10/O
                         net (fo=45, routed)          1.377     9.790    iopmp_core0/m2_req_i
    SLICE_X40Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.914 r  iopmp_core0/_ram_reg_0_255_0_0_i_12/O
                         net (fo=77, routed)          1.291    11.205    u_jtag_top1/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_17__0
    SLICE_X65Y112        LUT6 (Prop_lut6_I2_O)        0.124    11.329 r  u_jtag_top1/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_26__0/O
                         net (fo=11, routed)          2.010    13.338    u_tinyriscv0/u_pc_reg/_ram_reg_0_255_0_0_8
    SLICE_X67Y80         LUT3 (Prop_lut3_I0_O)        0.154    13.492 r  u_tinyriscv0/u_pc_reg/_ram_reg_0_255_24_24_i_8__0/O
                         net (fo=192, routed)         2.313    15.806    u_ram0/_ram_reg_1792_2047_24_24/A1
    SLICE_X96Y85         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.378    16.184 r  u_ram0/_ram_reg_1792_2047_24_24/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.184    u_ram0/_ram_reg_1792_2047_24_24/OA
    SLICE_X96Y85         MUXF7 (Prop_muxf7_I1_O)      0.214    16.398 r  u_ram0/_ram_reg_1792_2047_24_24/F7.A/O
                         net (fo=1, routed)           0.000    16.398    u_ram0/_ram_reg_1792_2047_24_24/O1
    SLICE_X96Y85         MUXF8 (Prop_muxf8_I1_O)      0.088    16.486 r  u_ram0/_ram_reg_1792_2047_24_24/F8/O
                         net (fo=1, routed)           0.981    17.467    u_ram0/_ram_reg_1792_2047_24_24_n_1
    SLICE_X93Y84         LUT6 (Prop_lut6_I0_O)        0.319    17.786 r  u_ram0/qout_r[24]_i_28/O
                         net (fo=2, routed)           0.000    17.786    u_ram0/qout_r[24]_i_28_n_1
    SLICE_X93Y84         MUXF7 (Prop_muxf7_I1_O)      0.217    18.003 r  u_ram0/qout_r_reg[24]_i_22/O
                         net (fo=1, routed)           0.433    18.436    u_ram0/qout_r_reg[24]_i_22_n_1
    SLICE_X93Y84         LUT6 (Prop_lut6_I1_O)        0.299    18.735 r  u_ram0/qout_r[24]_i_13__0/O
                         net (fo=2, routed)           2.171    20.906    iopmp_core0/s1_data_i[24]
    SLICE_X51Y94         LUT6 (Prop_lut6_I3_O)        0.124    21.030 r  iopmp_core0/core0_ex_data_i_reg[24]_i_3/O
                         net (fo=1, routed)           1.723    22.753    iopmp_core0/core0_ex_data_i_reg[24]_i_3_n_1
    SLICE_X51Y111        LUT6 (Prop_lut6_I5_O)        0.124    22.877 r  iopmp_core0/core0_ex_data_i_reg[24]_i_1/O
                         net (fo=1, routed)           1.052    23.929    iopmp_core0/m0_data_o[24]
    SLICE_X43Y121        LDCE                                         r  iopmp_core0/core0_ex_data_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iopmp_core0/core0_ex_data_i_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.229ns  (logic 3.195ns (17.525%)  route 15.034ns (82.475%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.893     5.697    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X64Y128        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDCE (Prop_fdce_C_Q)         0.456     6.153 r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/Q
                         net (fo=43, routed)          1.196     7.349    u_jtag_top0/u_jtag_dm/rx/rx_data[0]
    SLICE_X61Y125        LUT4 (Prop_lut4_I2_O)        0.152     7.501 r  u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_22/O
                         net (fo=1, routed)           0.585     8.087    u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_22_n_1
    SLICE_X59Y125        LUT6 (Prop_lut6_I1_O)        0.326     8.413 f  u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_10/O
                         net (fo=45, routed)          1.381     9.794    iopmp_core0/m2_req_i
    SLICE_X40Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.918 r  iopmp_core0/_rom_reg_0_255_0_0_i_12/O
                         net (fo=77, routed)          1.328    11.245    u_jtag_top1/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_17
    SLICE_X59Y111        LUT6 (Prop_lut6_I2_O)        0.124    11.369 r  u_jtag_top1/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          2.524    13.893    u_tinyriscv0/u_pc_reg/_rom_reg_0_255_0_0_3
    SLICE_X59Y60         LUT3 (Prop_lut3_I0_O)        0.152    14.045 r  u_tinyriscv0/u_pc_reg/_rom_reg_0_255_21_21_i_5/O
                         net (fo=192, routed)         1.829    15.874    u_rom0/_rom_reg_1280_1535_23_23/A4
    SLICE_X58Y31         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.481    16.355 r  u_rom0/_rom_reg_1280_1535_23_23/RAMS64E_B/O
                         net (fo=1, routed)           0.000    16.355    u_rom0/_rom_reg_1280_1535_23_23/OB
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I0_O)      0.209    16.564 r  u_rom0/_rom_reg_1280_1535_23_23/F7.A/O
                         net (fo=1, routed)           0.000    16.564    u_rom0/_rom_reg_1280_1535_23_23/O1
    SLICE_X58Y31         MUXF8 (Prop_muxf8_I1_O)      0.088    16.652 r  u_rom0/_rom_reg_1280_1535_23_23/F8/O
                         net (fo=1, routed)           1.291    17.943    u_rom0/_rom_reg_1280_1535_23_23_n_1
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.319    18.262 r  u_rom0/qout_r[23]_i_26/O
                         net (fo=2, routed)           0.000    18.262    u_rom0/qout_r[23]_i_26_n_1
    SLICE_X51Y52         MUXF7 (Prop_muxf7_I1_O)      0.217    18.479 r  u_rom0/qout_r_reg[23]_i_19/O
                         net (fo=1, routed)           0.641    19.120    u_rom0/qout_r_reg[23]_i_19_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I1_O)        0.299    19.419 r  u_rom0/qout_r[23]_i_12/O
                         net (fo=2, routed)           1.845    21.264    iopmp_core0/s0_data_i[23]
    SLICE_X49Y93         LUT6 (Prop_lut6_I1_O)        0.124    21.388 r  iopmp_core0/core0_ex_data_i_reg[23]_i_3/O
                         net (fo=1, routed)           1.536    22.924    iopmp_core0/core0_ex_data_i_reg[23]_i_3_n_1
    SLICE_X47Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.048 r  iopmp_core0/core0_ex_data_i_reg[23]_i_1/O
                         net (fo=1, routed)           0.878    23.926    iopmp_core0/m0_data_o[23]
    SLICE_X47Y119        LDCE                                         r  iopmp_core0/core0_ex_data_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iopmp_core0/core0_ex_data_i_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.056ns  (logic 3.043ns (16.853%)  route 15.013ns (83.147%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.893     5.697    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X64Y128        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDCE (Prop_fdce_C_Q)         0.456     6.153 r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/Q
                         net (fo=43, routed)          1.196     7.349    u_jtag_top0/u_jtag_dm/rx/rx_data[0]
    SLICE_X61Y125        LUT4 (Prop_lut4_I2_O)        0.152     7.501 r  u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_22/O
                         net (fo=1, routed)           0.585     8.087    u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_22_n_1
    SLICE_X59Y125        LUT6 (Prop_lut6_I1_O)        0.326     8.413 f  u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_10/O
                         net (fo=45, routed)          1.377     9.790    iopmp_core0/m2_req_i
    SLICE_X40Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.914 r  iopmp_core0/_ram_reg_0_255_0_0_i_12/O
                         net (fo=77, routed)          1.444    11.358    u_jtag_top1/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_17__0
    SLICE_X64Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.482 r  u_jtag_top1/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_27__0/O
                         net (fo=11, routed)          2.233    13.715    u_tinyriscv0/u_pc_reg/_ram_reg_0_255_0_0_7
    SLICE_X97Y70         LUT3 (Prop_lut3_I0_O)        0.118    13.833 r  u_tinyriscv0/u_pc_reg/_ram_reg_0_255_15_15_i_9__0/O
                         net (fo=192, routed)         1.762    15.596    u_ram0/_ram_reg_256_511_15_15/A0
    SLICE_X100Y56        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326    15.922 r  u_ram0/_ram_reg_256_511_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.922    u_ram0/_ram_reg_256_511_15_15/OD
    SLICE_X100Y56        MUXF7 (Prop_muxf7_I0_O)      0.241    16.163 r  u_ram0/_ram_reg_256_511_15_15/F7.B/O
                         net (fo=1, routed)           0.000    16.163    u_ram0/_ram_reg_256_511_15_15/O0
    SLICE_X100Y56        MUXF8 (Prop_muxf8_I0_O)      0.098    16.261 r  u_ram0/_ram_reg_256_511_15_15/F8/O
                         net (fo=1, routed)           0.933    17.194    u_ram0/_ram_reg_256_511_15_15_n_1
    SLICE_X103Y59        LUT6 (Prop_lut6_I3_O)        0.319    17.513 r  u_ram0/qout_r[15]_i_27/O
                         net (fo=2, routed)           0.000    17.513    u_ram0/qout_r[15]_i_27_n_1
    SLICE_X103Y59        MUXF7 (Prop_muxf7_I0_O)      0.212    17.725 r  u_ram0/qout_r_reg[15]_i_22/O
                         net (fo=1, routed)           0.299    18.024    u_ram0/qout_r_reg[15]_i_22_n_1
    SLICE_X103Y60        LUT6 (Prop_lut6_I1_O)        0.299    18.323 r  u_ram0/qout_r[15]_i_13/O
                         net (fo=2, routed)           2.987    21.309    iopmp_core0/s1_data_i[15]
    SLICE_X49Y85         LUT6 (Prop_lut6_I3_O)        0.124    21.433 r  iopmp_core0/core0_ex_data_i_reg[15]_i_3/O
                         net (fo=1, routed)           1.386    22.820    iopmp_core0/core0_ex_data_i_reg[15]_i_3_n_1
    SLICE_X49Y105        LUT6 (Prop_lut6_I5_O)        0.124    22.944 r  iopmp_core0/core0_ex_data_i_reg[15]_i_1/O
                         net (fo=1, routed)           0.809    23.753    iopmp_core0/m0_data_o[15]
    SLICE_X49Y115        LDCE                                         r  iopmp_core0/core0_ex_data_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iopmp_core0/core0_ex_data_i_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.940ns  (logic 2.852ns (15.897%)  route 15.088ns (84.103%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.893     5.697    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X64Y128        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDCE (Prop_fdce_C_Q)         0.456     6.153 r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[0]/Q
                         net (fo=43, routed)          1.196     7.349    u_jtag_top0/u_jtag_dm/rx/rx_data[0]
    SLICE_X61Y125        LUT4 (Prop_lut4_I2_O)        0.152     7.501 r  u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_22/O
                         net (fo=1, routed)           0.585     8.087    u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_22_n_1
    SLICE_X59Y125        LUT6 (Prop_lut6_I1_O)        0.326     8.413 f  u_jtag_top0/u_jtag_dm/rx/pc_o[31]_i_10/O
                         net (fo=45, routed)          1.377     9.790    iopmp_core0/m2_req_i
    SLICE_X40Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.914 r  iopmp_core0/_ram_reg_0_255_0_0_i_12/O
                         net (fo=77, routed)          1.291    11.205    u_jtag_top1/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_17__0
    SLICE_X65Y112        LUT6 (Prop_lut6_I2_O)        0.124    11.329 r  u_jtag_top1/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_26__0/O
                         net (fo=11, routed)          2.378    13.707    u_tinyriscv0/u_pc_reg/_ram_reg_0_255_0_0_8
    SLICE_X83Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.831 r  u_tinyriscv0/u_pc_reg/_ram_reg_0_255_6_6_i_8__0/O
                         net (fo=192, routed)         2.113    15.944    u_ram0/_ram_reg_1536_1791_8_8/A1
    SLICE_X82Y48         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    16.068 r  u_ram0/_ram_reg_1536_1791_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.068    u_ram0/_ram_reg_1536_1791_8_8/OD
    SLICE_X82Y48         MUXF7 (Prop_muxf7_I0_O)      0.241    16.309 r  u_ram0/_ram_reg_1536_1791_8_8/F7.B/O
                         net (fo=1, routed)           0.000    16.309    u_ram0/_ram_reg_1536_1791_8_8/O0
    SLICE_X82Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    16.407 r  u_ram0/_ram_reg_1536_1791_8_8/F8/O
                         net (fo=1, routed)           1.015    17.422    u_ram0/_ram_reg_1536_1791_8_8_n_1
    SLICE_X83Y56         LUT6 (Prop_lut6_I1_O)        0.319    17.741 r  u_ram0/qout_r[8]_i_28/O
                         net (fo=2, routed)           0.000    17.741    u_ram0/qout_r[8]_i_28_n_1
    SLICE_X83Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    17.958 r  u_ram0/qout_r_reg[8]_i_22/O
                         net (fo=1, routed)           0.433    18.391    u_ram0/qout_r_reg[8]_i_22_n_1
    SLICE_X83Y56         LUT6 (Prop_lut6_I1_O)        0.299    18.690 r  u_ram0/qout_r[8]_i_13/O
                         net (fo=2, routed)           2.470    21.161    iopmp_core0/s1_data_i[8]
    SLICE_X45Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.285 r  iopmp_core0/core0_ex_data_i_reg[8]_i_3/O
                         net (fo=1, routed)           1.331    22.616    iopmp_core0/core0_ex_data_i_reg[8]_i_3_n_1
    SLICE_X47Y92         LUT6 (Prop_lut6_I5_O)        0.124    22.740 r  iopmp_core0/core0_ex_data_i_reg[8]_i_1/O
                         net (fo=1, routed)           0.898    23.638    iopmp_core0/m0_data_o[8]
    SLICE_X44Y104        LDCE                                         r  iopmp_core0/core0_ex_data_i_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/req_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.657     1.623    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X67Y114        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDCE (Prop_fdce_C_Q)         0.141     1.764 r  u_jtag_top1/u_jtag_dm/tx/req_reg/Q
                         net (fo=2, routed)           0.123     1.887    u_jtag_top1/u_jtag_driver/rx/req_d_reg_0
    SLICE_X67Y113        FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.651     1.617    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X65Y122        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y122        FDCE (Prop_fdce_C_Q)         0.141     1.758 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[35]/Q
                         net (fo=1, routed)           0.098     1.856    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[33]
    SLICE_X64Y122        LUT2 (Prop_lut2_I0_O)        0.045     1.901 r  u_jtag_top1/u_jtag_driver/rx/recv_data[35]_i_1/O
                         net (fo=1, routed)           0.000     1.901    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[35]
    SLICE_X64Y122        FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.651     1.617    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X65Y122        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y122        FDCE (Prop_fdce_C_Q)         0.141     1.758 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[10]/Q
                         net (fo=1, routed)           0.146     1.904    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[8]
    SLICE_X64Y122        LUT2 (Prop_lut2_I0_O)        0.045     1.949 r  u_jtag_top1/u_jtag_driver/rx/recv_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.949    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[10]
    SLICE_X64Y122        FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.187ns (48.900%)  route 0.195ns (51.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.624     1.590    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X51Y122        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDCE (Prop_fdce_C_Q)         0.141     1.731 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[22]/Q
                         net (fo=1, routed)           0.195     1.927    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[20]
    SLICE_X51Y124        LUT2 (Prop_lut2_I0_O)        0.046     1.973 r  u_jtag_top1/u_jtag_driver/rx/recv_data[22]_i_1/O
                         net (fo=1, routed)           0.000     1.973    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[22]
    SLICE_X51Y124        FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.226ns (63.206%)  route 0.132ns (36.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.653     1.619    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X63Y130        FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y130        FDCE (Prop_fdce_C_Q)         0.128     1.747 r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[17]/Q
                         net (fo=1, routed)           0.132     1.879    u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]_0[15]
    SLICE_X61Y130        LUT2 (Prop_lut2_I0_O)        0.098     1.977 r  u_jtag_top0/u_jtag_driver/rx/recv_data[17]_i_1/O
                         net (fo=1, routed)           0.000     1.977    u_jtag_top0/u_jtag_driver/rx/recv_data0_in[17]
    SLICE_X61Y130        FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.183ns (46.290%)  route 0.212ns (53.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.624     1.590    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X51Y122        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDCE (Prop_fdce_C_Q)         0.141     1.731 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[20]/Q
                         net (fo=1, routed)           0.212     1.944    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[18]
    SLICE_X52Y123        LUT2 (Prop_lut2_I0_O)        0.042     1.986 r  u_jtag_top1/u_jtag_driver/rx/recv_data[20]_i_1/O
                         net (fo=1, routed)           0.000     1.986    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[20]
    SLICE_X52Y123        FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_data_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[33]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.226ns (60.954%)  route 0.145ns (39.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.653     1.619    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X63Y130        FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y130        FDCE (Prop_fdce_C_Q)         0.128     1.747 r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[33]/Q
                         net (fo=1, routed)           0.145     1.892    u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]_0[31]
    SLICE_X65Y131        LUT2 (Prop_lut2_I0_O)        0.098     1.990 r  u_jtag_top0/u_jtag_driver/rx/recv_data[33]_i_1/O
                         net (fo=1, routed)           0.000     1.990    u_jtag_top0/u_jtag_driver/rx/recv_data0_in[33]
    SLICE_X65Y131        FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.227ns (61.721%)  route 0.141ns (38.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.657     1.623    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X67Y115        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDCE (Prop_fdce_C_Q)         0.128     1.751 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[3]/Q
                         net (fo=1, routed)           0.141     1.892    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[1]
    SLICE_X67Y116        LUT2 (Prop_lut2_I0_O)        0.099     1.991 r  u_jtag_top1/u_jtag_driver/rx/recv_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.991    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[3]
    SLICE_X67Y116        FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/req_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.141ns (37.698%)  route 0.233ns (62.302%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.651     1.617    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X67Y128        FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y128        FDCE (Prop_fdce_C_Q)         0.141     1.758 r  u_jtag_top0/u_jtag_dm/tx/req_reg/Q
                         net (fo=2, routed)           0.233     1.991    u_jtag_top0/u_jtag_driver/rx/req_d_reg_0
    SLICE_X67Y131        FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.187ns (49.711%)  route 0.189ns (50.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.651     1.617    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X65Y122        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y122        FDCE (Prop_fdce_C_Q)         0.141     1.758 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[12]/Q
                         net (fo=1, routed)           0.189     1.947    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[10]
    SLICE_X65Y123        LUT2 (Prop_lut2_I0_O)        0.046     1.993 r  u_jtag_top1/u_jtag_driver/rx/recv_data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.993    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[12]
    SLICE_X65Y123        FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         84616 Endpoints
Min Delay         84616 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv0/u_if_id/inst_ff/qout_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.087ns  (logic 1.900ns (8.602%)  route 20.187ns (91.398%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=532, routed)        17.384    18.912    u_rom0/rst_IBUF
    SLICE_X51Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.036 r  u_rom0/qout_r[23]_i_12/O
                         net (fo=2, routed)           1.754    20.790    u_tinyriscv0/u_pc_reg/s0_data_i[23]
    SLICE_X49Y93         LUT6 (Prop_lut6_I1_O)        0.124    20.914 r  u_tinyriscv0/u_pc_reg/qout_r[23]_i_5__0/O
                         net (fo=1, routed)           1.049    21.963    u_tinyriscv0/u_pc_reg/qout_r[23]_i_5__0_n_1
    SLICE_X49Y110        LUT6 (Prop_lut6_I5_O)        0.124    22.087 r  u_tinyriscv0/u_pc_reg/qout_r[23]_i_1__6/O
                         net (fo=1, routed)           0.000    22.087    u_tinyriscv0/u_if_id/inst_ff/m1_data_o[22]
    SLICE_X49Y110        FDRE                                         r  u_tinyriscv0/u_if_id/inst_ff/qout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.649     5.174    u_tinyriscv0/u_if_id/inst_ff/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  u_tinyriscv0/u_if_id/inst_ff/qout_r_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv0/u_if_id/inst_ff/qout_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.891ns  (logic 1.900ns (8.679%)  route 19.991ns (91.321%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        5.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=532, routed)        17.340    18.868    u_rom0/rst_IBUF
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.124    18.992 r  u_rom0/qout_r[0]_i_10__0/O
                         net (fo=2, routed)           2.076    21.068    u_tinyriscv0/u_pc_reg/s0_data_i[0]
    SLICE_X61Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.192 r  u_tinyriscv0/u_pc_reg/qout_r[0]_i_4__1/O
                         net (fo=1, routed)           0.575    21.767    u_tinyriscv0/u_pc_reg/qout_r[0]_i_4__1_n_1
    SLICE_X61Y112        LUT6 (Prop_lut6_I4_O)        0.124    21.891 r  u_tinyriscv0/u_pc_reg/qout_r[0]_i_1__9/O
                         net (fo=1, routed)           0.000    21.891    u_tinyriscv0/u_if_id/inst_ff/qout_r_reg[0]_4[0]
    SLICE_X61Y112        FDRE                                         r  u_tinyriscv0/u_if_id/inst_ff/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.710     5.235    u_tinyriscv0/u_if_id/inst_ff/clk_IBUF_BUFG
    SLICE_X61Y112        FDRE                                         r  u_tinyriscv0/u_if_id/inst_ff/qout_r_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv0/u_if_id/inst_ff/qout_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.221ns  (logic 1.900ns (8.954%)  route 19.321ns (91.046%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        5.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=532, routed)        17.027    18.554    u_rom0/rst_IBUF
    SLICE_X59Y57         LUT6 (Prop_lut6_I0_O)        0.124    18.678 r  u_rom0/qout_r[1]_i_12/O
                         net (fo=2, routed)           1.318    19.996    u_tinyriscv0/u_pc_reg/s0_data_i[1]
    SLICE_X63Y89         LUT6 (Prop_lut6_I1_O)        0.124    20.120 r  u_tinyriscv0/u_pc_reg/qout_r[1]_i_5__0/O
                         net (fo=1, routed)           0.976    21.097    u_tinyriscv0/u_pc_reg/qout_r[1]_i_5__0_n_1
    SLICE_X63Y109        LUT6 (Prop_lut6_I5_O)        0.124    21.221 r  u_tinyriscv0/u_pc_reg/qout_r[1]_i_1__7/O
                         net (fo=1, routed)           0.000    21.221    u_tinyriscv0/u_if_id/inst_ff/m1_data_o[0]
    SLICE_X63Y109        FDRE                                         r  u_tinyriscv0/u_if_id/inst_ff/qout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.712     5.237    u_tinyriscv0/u_if_id/inst_ff/clk_IBUF_BUFG
    SLICE_X63Y109        FDRE                                         r  u_tinyriscv0/u_if_id/inst_ff/qout_r_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv0/u_if_id/inst_ff/qout_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.572ns  (logic 1.900ns (9.236%)  route 18.672ns (90.764%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=532, routed)        15.033    16.561    u_rom0/rst_IBUF
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124    16.685 r  u_rom0/qout_r[21]_i_12/O
                         net (fo=2, routed)           2.737    19.422    u_tinyriscv0/u_pc_reg/s0_data_i[21]
    SLICE_X44Y93         LUT6 (Prop_lut6_I1_O)        0.124    19.546 r  u_tinyriscv0/u_pc_reg/qout_r[21]_i_5__0/O
                         net (fo=1, routed)           0.902    20.448    u_tinyriscv0/u_pc_reg/qout_r[21]_i_5__0_n_1
    SLICE_X45Y113        LUT6 (Prop_lut6_I5_O)        0.124    20.572 r  u_tinyriscv0/u_pc_reg/qout_r[21]_i_1__6/O
                         net (fo=1, routed)           0.000    20.572    u_tinyriscv0/u_if_id/inst_ff/m1_data_o[20]
    SLICE_X45Y113        FDRE                                         r  u_tinyriscv0/u_if_id/inst_ff/qout_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.647     5.172    u_tinyriscv0/u_if_id/inst_ff/clk_IBUF_BUFG
    SLICE_X45Y113        FDRE                                         r  u_tinyriscv0/u_if_id/inst_ff/qout_r_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv0/u_if_id/inst_ff/qout_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.418ns  (logic 1.900ns (9.306%)  route 18.518ns (90.694%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        5.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=532, routed)        16.057    17.585    u_rom0/rst_IBUF
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.124    17.709 r  u_rom0/qout_r[11]_i_12__0/O
                         net (fo=2, routed)           1.962    19.671    u_tinyriscv0/u_pc_reg/s0_data_i[11]
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.124    19.795 r  u_tinyriscv0/u_pc_reg/qout_r[11]_i_5__1/O
                         net (fo=1, routed)           0.498    20.294    u_tinyriscv0/u_pc_reg/qout_r[11]_i_5__1_n_1
    SLICE_X61Y92         LUT6 (Prop_lut6_I5_O)        0.124    20.418 r  u_tinyriscv0/u_pc_reg/qout_r[11]_i_1__7/O
                         net (fo=1, routed)           0.000    20.418    u_tinyriscv0/u_if_id/inst_ff/m1_data_o[10]
    SLICE_X61Y92         FDRE                                         r  u_tinyriscv0/u_if_id/inst_ff/qout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.539     5.063    u_tinyriscv0/u_if_id/inst_ff/clk_IBUF_BUFG
    SLICE_X61Y92         FDRE                                         r  u_tinyriscv0/u_if_id/inst_ff/qout_r_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv0/u_div/divisor_r_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.393ns  (logic 1.680ns (8.238%)  route 18.713ns (91.762%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  rst_IBUF_inst/O
                         net (fo=532, routed)        11.130    12.658    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X65Y139        LUT1 (Prop_lut1_I0_O)        0.152    12.810 r  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1813, routed)        7.582    20.393    u_tinyriscv0/u_div/SR[0]
    SLICE_X33Y122        FDRE                                         r  u_tinyriscv0/u_div/divisor_r_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.639     5.164    u_tinyriscv0/u_div/clk_IBUF_BUFG
    SLICE_X33Y122        FDRE                                         r  u_tinyriscv0/u_div/divisor_r_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv0/u_div/divisor_r_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.393ns  (logic 1.680ns (8.238%)  route 18.713ns (91.762%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  rst_IBUF_inst/O
                         net (fo=532, routed)        11.130    12.658    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X65Y139        LUT1 (Prop_lut1_I0_O)        0.152    12.810 r  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1813, routed)        7.582    20.393    u_tinyriscv0/u_div/SR[0]
    SLICE_X33Y122        FDRE                                         r  u_tinyriscv0/u_div/divisor_r_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.639     5.164    u_tinyriscv0/u_div/clk_IBUF_BUFG
    SLICE_X33Y122        FDRE                                         r  u_tinyriscv0/u_div/divisor_r_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv0/u_div/divisor_r_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.252ns  (logic 1.680ns (8.296%)  route 18.572ns (91.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  rst_IBUF_inst/O
                         net (fo=532, routed)        11.130    12.658    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X65Y139        LUT1 (Prop_lut1_I0_O)        0.152    12.810 r  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1813, routed)        7.441    20.252    u_tinyriscv0/u_div/SR[0]
    SLICE_X33Y121        FDRE                                         r  u_tinyriscv0/u_div/divisor_r_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.641     5.166    u_tinyriscv0/u_div/clk_IBUF_BUFG
    SLICE_X33Y121        FDRE                                         r  u_tinyriscv0/u_div/divisor_r_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv0/u_div/divisor_r_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.252ns  (logic 1.680ns (8.296%)  route 18.572ns (91.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  rst_IBUF_inst/O
                         net (fo=532, routed)        11.130    12.658    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X65Y139        LUT1 (Prop_lut1_I0_O)        0.152    12.810 r  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1813, routed)        7.441    20.252    u_tinyriscv0/u_div/SR[0]
    SLICE_X33Y121        FDRE                                         r  u_tinyriscv0/u_div/divisor_r_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.641     5.166    u_tinyriscv0/u_div/clk_IBUF_BUFG
    SLICE_X33Y121        FDRE                                         r  u_tinyriscv0/u_div/divisor_r_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv0/u_div/divisor_r_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.101ns  (logic 1.680ns (8.358%)  route 18.421ns (91.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  rst_IBUF_inst/O
                         net (fo=532, routed)        11.130    12.658    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X65Y139        LUT1 (Prop_lut1_I0_O)        0.152    12.810 r  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1813, routed)        7.291    20.101    u_tinyriscv0/u_div/SR[0]
    SLICE_X33Y120        FDRE                                         r  u_tinyriscv0/u_div/divisor_r_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       1.642     5.167    u_tinyriscv0/u_div/clk_IBUF_BUFG
    SLICE_X33Y120        FDRE                                         r  u_tinyriscv0/u_div/divisor_r_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/ack_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_dm/tx/ack_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y113        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/ack_reg/C
    SLICE_X67Y113        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/rx/ack_reg/Q
                         net (fo=2, routed)           0.123     0.264    u_jtag_top1/u_jtag_dm/tx/ack
    SLICE_X67Y114        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.929     2.143    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X67Y114        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/ack_d_reg/C

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/rx/ack_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_dm/tx/ack_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.616%)  route 0.182ns (56.384%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/rx/ack_reg/C
    SLICE_X67Y131        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/rx/ack_reg/Q
                         net (fo=2, routed)           0.182     0.323    u_jtag_top0/u_jtag_dm/tx/ack
    SLICE_X67Y128        FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.922     2.136    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X67Y128        FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/ack_d_reg/C

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/tx/req_data_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_dm/rx/recv_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.190ns (56.645%)  route 0.145ns (43.355%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[26]/C
    SLICE_X49Y123        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[26]/Q
                         net (fo=1, routed)           0.145     0.286    u_jtag_top1/u_jtag_dm/rx/recv_data_reg[39]_1[26]
    SLICE_X51Y123        LUT2 (Prop_lut2_I0_O)        0.049     0.335 r  u_jtag_top1/u_jtag_dm/rx/recv_data[26]_i_1/O
                         net (fo=1, routed)           0.000     0.335    u_jtag_top1/u_jtag_dm/rx/recv_data[26]_i_1_n_1
    SLICE_X51Y123        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.891     2.105    u_jtag_top1/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X51Y123        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[26]/C

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/tx/req_data_reg[38]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_dm/rx/recv_data_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.190ns (50.932%)  route 0.183ns (49.068%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y120        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[38]/C
    SLICE_X61Y120        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[38]/Q
                         net (fo=1, routed)           0.183     0.324    u_jtag_top1/u_jtag_dm/rx/recv_data_reg[39]_1[38]
    SLICE_X63Y120        LUT2 (Prop_lut2_I0_O)        0.049     0.373 r  u_jtag_top1/u_jtag_dm/rx/recv_data[38]_i_1/O
                         net (fo=1, routed)           0.000     0.373    u_jtag_top1/u_jtag_dm/rx/recv_data[38]_i_1_n_1
    SLICE_X63Y120        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.923     2.137    u_jtag_top1/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X63Y120        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[38]/C

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/tx/req_data_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_dm/rx/recv_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.190ns (50.460%)  route 0.187ns (49.540%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y123        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[16]/C
    SLICE_X57Y123        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[16]/Q
                         net (fo=1, routed)           0.187     0.328    u_jtag_top1/u_jtag_dm/rx/recv_data_reg[39]_1[16]
    SLICE_X59Y120        LUT2 (Prop_lut2_I0_O)        0.049     0.377 r  u_jtag_top1/u_jtag_dm/rx/recv_data[16]_i_1/O
                         net (fo=1, routed)           0.000     0.377    u_jtag_top1/u_jtag_dm/rx/recv_data[16]_i_1_n_1
    SLICE_X59Y120        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.922     2.136    u_jtag_top1/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X59Y120        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[16]/C

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/tx/req_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_dm/rx/req_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.334%)  route 0.237ns (62.666%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y126        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/tx/req_reg/C
    SLICE_X64Y126        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/tx/req_reg/Q
                         net (fo=2, routed)           0.237     0.378    u_jtag_top1/u_jtag_dm/rx/req
    SLICE_X59Y122        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.920     2.134    u_jtag_top1/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X59Y122        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/req_d_reg/C

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/tx/req_data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_dm/rx/recv_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.074%)  route 0.193ns (50.926%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[10]/C
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[10]/Q
                         net (fo=1, routed)           0.193     0.334    u_jtag_top0/u_jtag_dm/rx/recv_data_reg[39]_2[10]
    SLICE_X64Y128        LUT2 (Prop_lut2_I0_O)        0.045     0.379 r  u_jtag_top0/u_jtag_dm/rx/recv_data[10]_i_1/O
                         net (fo=1, routed)           0.000     0.379    u_jtag_top0/u_jtag_dm/rx/recv_data[10]_i_1_n_1
    SLICE_X64Y128        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.922     2.136    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X64Y128        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[10]/C

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/tx/req_data_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_dm/rx/recv_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.185ns (48.478%)  route 0.197ns (51.522%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y129        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[30]/C
    SLICE_X61Y129        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[30]/Q
                         net (fo=1, routed)           0.197     0.338    u_jtag_top0/u_jtag_dm/rx/recv_data_reg[39]_2[30]
    SLICE_X59Y129        LUT2 (Prop_lut2_I0_O)        0.044     0.382 r  u_jtag_top0/u_jtag_dm/rx/recv_data[30]_i_1/O
                         net (fo=1, routed)           0.000     0.382    u_jtag_top0/u_jtag_dm/rx/recv_data[30]_i_1_n_1
    SLICE_X59Y129        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.922     2.136    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X59Y129        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[30]/C

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/tx/req_data_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_dm/rx/recv_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.189ns (49.055%)  route 0.196ns (50.945%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y132        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[16]/C
    SLICE_X59Y132        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[16]/Q
                         net (fo=1, routed)           0.196     0.337    u_jtag_top0/u_jtag_dm/rx/recv_data_reg[39]_2[16]
    SLICE_X59Y129        LUT2 (Prop_lut2_I0_O)        0.048     0.385 r  u_jtag_top0/u_jtag_dm/rx/recv_data[16]_i_1/O
                         net (fo=1, routed)           0.000     0.385    u_jtag_top0/u_jtag_dm/rx/recv_data[16]_i_1_n_1
    SLICE_X59Y129        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.922     2.136    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X59Y129        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[16]/C

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/tx/req_data_reg[36]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_dm/rx/recv_data_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.192ns (49.577%)  route 0.195ns (50.423%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y131        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[36]/C
    SLICE_X63Y131        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[36]/Q
                         net (fo=1, routed)           0.195     0.336    u_jtag_top0/u_jtag_dm/rx/recv_data_reg[39]_2[36]
    SLICE_X63Y128        LUT2 (Prop_lut2_I0_O)        0.051     0.387 r  u_jtag_top0/u_jtag_dm/rx/recv_data[36]_i_1/O
                         net (fo=1, routed)           0.000     0.387    u_jtag_top0/u_jtag_dm/rx/recv_data[36]_i_1_n_1
    SLICE_X63Y128        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10196, routed)       0.922     2.136    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X63Y128        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[36]/C





