#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:55:25 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Mon Oct 14 17:09:51 2019
# Process ID: 1356
# Current directory: C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.runs/synth_1
# Command line: vivado.exe -log multiplier_fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source multiplier_fpga.tcl
# Log file: C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.runs/synth_1/multiplier_fpga.vds
# Journal file: C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source multiplier_fpga.tcl -notrace
Command: synth_design -top multiplier_fpga -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6980 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 674.387 ; gain = 177.109
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'multiplier_fpga' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier_fpga.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/clk_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/clk_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/button_debouncer.v:1]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (2#1) [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/button_debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:1]
INFO: [Synth 8-6157] synthesizing module 'flop' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/flop.v:1]
INFO: [Synth 8-6155] done synthesizing module 'flop' (3#1) [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/flop.v:1]
INFO: [Synth 8-6157] synthesizing module 'pp' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/pp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pp' (4#1) [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/pp.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla8' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/cla8.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/cla.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/cla.v:5]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/half_adder.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/half_adder.v:2]
INFO: [Synth 8-6157] synthesizing module 'and2' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/and2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'and2' (5#1) [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/and2.v:1]
WARNING: [Synth 8-7023] instance 'and_1' of module 'and2' has 3 connections declared, but only 2 given [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/half_adder.v:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/half_adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'xor2' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/xor2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xor2' (6#1) [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/xor2.v:1]
WARNING: [Synth 8-7023] instance 'xor_1' of module 'xor2' has 3 connections declared, but only 2 given [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/half_adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (7#1) [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/half_adder.v:1]
WARNING: [Synth 8-7023] instance 'ha' of module 'half_adder' has 4 connections declared, but only 2 given [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/cla.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cla' (8#1) [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/cla.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cla8' (9#1) [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/cla8.v:1]
WARNING: [Synth 8-7023] instance 'cla1' of module 'cla8' has 5 connections declared, but only 4 given [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:43]
WARNING: [Synth 8-7023] instance 'cla2' of module 'cla8' has 5 connections declared, but only 4 given [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:44]
WARNING: [Synth 8-7023] instance 'cla3' of module 'cla8' has 5 connections declared, but only 4 given [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:45]
WARNING: [Synth 8-5788] Register out_reg in module multiplier is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:51]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (10#1) [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:1]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_fpga' (11#1) [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier_fpga.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 738.277 ; gain = 241.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 738.277 ; gain = 241.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 738.277 ; gain = 241.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/constrs_1/new/master.xdc]
Finished Parsing XDC File [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/constrs_1/new/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/constrs_1/new/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/multiplier_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/multiplier_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 857.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 857.008 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 857.008 ; gain = 359.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 857.008 ; gain = 359.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 857.008 ; gain = 359.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 857.008 ; gain = 359.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      4 Bit         XORs := 12    
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module button_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module flop 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module pp 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
Module xor2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module cla 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m/out_reg[0]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m/out_reg[1]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m/out_reg[2]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m/out_reg[3]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m/out_reg[4]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m/out_reg[5]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m/out_reg[6]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m/out_reg[7]_C )
WARNING: [Synth 8-3332] Sequential element (m/out_reg[7]_C) is unused and will be removed from module multiplier_fpga.
WARNING: [Synth 8-3332] Sequential element (m/out_reg[6]_C) is unused and will be removed from module multiplier_fpga.
WARNING: [Synth 8-3332] Sequential element (m/out_reg[5]_C) is unused and will be removed from module multiplier_fpga.
WARNING: [Synth 8-3332] Sequential element (m/out_reg[4]_C) is unused and will be removed from module multiplier_fpga.
WARNING: [Synth 8-3332] Sequential element (m/out_reg[3]_C) is unused and will be removed from module multiplier_fpga.
WARNING: [Synth 8-3332] Sequential element (m/out_reg[2]_C) is unused and will be removed from module multiplier_fpga.
WARNING: [Synth 8-3332] Sequential element (m/out_reg[1]_C) is unused and will be removed from module multiplier_fpga.
WARNING: [Synth 8-3332] Sequential element (m/out_reg[0]_C) is unused and will be removed from module multiplier_fpga.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 857.008 ; gain = 359.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 857.008 ; gain = 359.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 857.008 ; gain = 359.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 857.008 ; gain = 359.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 861.484 ; gain = 364.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 861.484 ; gain = 364.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 861.484 ; gain = 364.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 861.484 ; gain = 364.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 861.484 ; gain = 364.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 861.484 ; gain = 364.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |   101|
|4     |LUT2   |    47|
|5     |LUT4   |    25|
|6     |LUT5   |    16|
|7     |LUT6   |    15|
|8     |FDPE   |     8|
|9     |FDRE   |    75|
|10    |LDC    |     8|
|11    |IBUF   |    11|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+----------------+---------------------+------+
|      |Instance        |Module               |Cells |
+------+----------------+---------------------+------+
|1     |top             |                     |   324|
|2     |  CLK           |clk_gen              |    56|
|3     |  db1           |button_debouncer     |    20|
|4     |  db2           |button_debouncer_0   |    20|
|5     |  m             |multiplier           |   207|
|6     |    cla1        |cla8__hierPathDup__1 |    53|
|7     |      cla_left  |cla_13               |    24|
|8     |        ha      |half_adder_18        |    22|
|9     |          and_1 |and2_19              |     4|
|10    |          xor_1 |xor2_20              |     4|
|11    |      cla_right |cla_14               |    29|
|12    |        ha      |half_adder_15        |    22|
|13    |          and_1 |and2_16              |     4|
|14    |          xor_1 |xor2_17              |     4|
|15    |    cla2        |cla8__hierPathDup__2 |    53|
|16    |      cla_left  |cla_5                |    24|
|17    |        ha      |half_adder_10        |    22|
|18    |          and_1 |and2_11              |     4|
|19    |          xor_1 |xor2_12              |     4|
|20    |      cla_right |cla_6                |    29|
|21    |        ha      |half_adder_7         |    22|
|22    |          and_1 |and2_8               |     4|
|23    |          xor_1 |xor2_9               |     4|
|24    |    cla3        |cla8                 |    53|
|25    |      cla_left  |cla                  |    24|
|26    |        ha      |half_adder_2         |    22|
|27    |          and_1 |and2_3               |     4|
|28    |          xor_1 |xor2_4               |     4|
|29    |      cla_right |cla_1                |    29|
|30    |        ha      |half_adder           |    22|
|31    |          and_1 |and2                 |     4|
|32    |          xor_1 |xor2                 |     4|
|33    |    f7          |flop                 |    24|
+------+----------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 861.484 ; gain = 364.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 861.484 ; gain = 245.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 861.484 ; gain = 364.207
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 874.813 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LDC => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 874.813 ; gain = 583.820
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 874.813 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.runs/synth_1/multiplier_fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file multiplier_fpga_utilization_synth.rpt -pb multiplier_fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 17:10:33 2019...
