INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ibrahem/Desktop/hardware/project_4/project_4.srcs/sources_1/new/cpu1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu1
WARNING: [VRFC 10-1315] redeclaration of ansi port cw is not allowed [C:/Users/Ibrahem/Desktop/hardware/project_4/project_4.srcs/sources_1/new/cpu1.v:35]
WARNING: [VRFC 10-1315] redeclaration of ansi port clk is not allowed [C:/Users/Ibrahem/Desktop/hardware/project_4/project_4.srcs/sources_1/new/cpu1.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port x is not allowed [C:/Users/Ibrahem/Desktop/hardware/project_4/project_4.srcs/sources_1/new/cpu1.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port outC is not allowed [C:/Users/Ibrahem/Desktop/hardware/project_4/project_4.srcs/sources_1/new/cpu1.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ibrahem/Desktop/hardware/project_4/project_4.srcs/sim_1/new/cpu_Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_Testbench
