# ----------------------------------------------------------------------------
# Vivado generated project files and directories
# ----------------------------------------------------------------------------
.ip_user_files/
.cache/
.hw/
.runs/
.sim/
sim_*

# Vivado logs, reports, backups
*.jou
*.log
*.str
*.wdb
*.xrpt
*_pb.*
*.backup

# Vivado bitstream / exports
*.bit
*.bin
*.mcs
*.elf
*.hdf
*.xsa
*.hwh

# ----------------------------------------------------------------------------
# Vivado auto-generated HDL wrappers & VHDL files
# ----------------------------------------------------------------------------
# drop ALL VHDL since project is Verilog-only
*.vhd
*.vhdl

# drop Vivado wrapper files
*_wrapper.vhd
*_wrapper.vhdl

# ----------------------------------------------------------------------------
# MicroBlaze / Vitis / SDK build artifacts
# ----------------------------------------------------------------------------
# BSP / hardware platform
*_bsp/_sds/
*_bsp/ps7_cortexa9_0/
*_bsp/*.mss
*_bsp/*.hw_platform
*_bsp/*.xsa

# Compiler/linker outputs
*.o
*.d
*.lst
*.mem
*.elf.*
*.bin

# Auto-generated project specs
project-spec.xml

# ----------------------------------------------------------------------------
# IDE / Editor
# ----------------------------------------------------------------------------
.vscode/
.idea/
.project
.cproject
.settings/

# ----------------------------------------------------------------------------
# OS / Misc
# ----------------------------------------------------------------------------
*~
*.tmp
.DS_Store
Thumbs.db
