<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">

<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <title>datasheet for qsfp_xcvr_test_xcvr_native_s10_htile_1</title>
  <style type="text/css">
body { font-family:arial ;}
a { text-decoration:underline ; color:#003000 ;}
a:hover { text-decoration:underline ; color:0030f0 ;}
td { padding : 5px ;}
table.topTitle { width:100% ;}
table.topTitle td.l { text-align:left ; font-weight: bold ; font-size:30px ;}
table.topTitle td.r { text-align:right ; font-weight: bold ; font-size:16px ;}
table.blueBar { width : 100% ; border-spacing : 0px ;}
table.blueBar td { background:#0036ff ; font-size:12px ; color : white ; text-align : left ; font-weight : bold ;}
table.blueBar td.l { text-align : left ;}
table.blueBar td.r { text-align : right ;}
table.items { width:100% ; border-collapse:collapse ;}
table.items td.label { font-weight:bold ; font-size:16px ; vertical-align:top ;}
table.items td.mono { font-family:courier ; font-size:12px ; white-space:pre ;}
div.label { font-weight:bold ; font-size:16px ; vertical-align:top ; text-align:center ;}
table.grid { border-collapse:collapse ;}
table.grid td { border:1px solid #bbb ; font-size:12px ;}
body { font-family:arial ;}
table.x { font-family:courier ; border-collapse:collapse ; padding:2px ;}
table.x td { border:1px solid #bbb ;}
td.tableTitle { font-weight:bold ; text-align:center ;}
table.grid { border-collapse:collapse ;}
table.grid td { border:1px solid #bbb ;}
table.grid td.tableTitle { font-weight:bold ; text-align:center ;}
table.mmap { border-collapse:collapse ; text-size:11px ; border:1px solid #d8d8d8 ;}
table.mmap td { border-color:#d8d8d8 ; border-width:1px ; border-style:solid ;}
table.mmap td.empty { border-style:none ; background-color:#f0f0f0 ;}
table.mmap td.slavemodule { text-align:left ; font-size:11px ; border-style:solid solid none solid ;}
table.mmap td.slavem { text-align:right ; font-size:9px ; font-style:italic ; border-style:none solid none solid ;}
table.mmap td.slaveb { text-align:right ; font-size:9px ; font-style:italic ; border-style:none solid solid solid ;}
table.mmap td.mastermodule { text-align:center ; font-size:11px ; border-style:solid solid none solid ;}
table.mmap td.masterlr { text-align:center ; font-size:9px ; font-style:italic ; border-style:none solid solid solid ;}
table.mmap td.masterl { text-align:center ; font-size:9px ; font-style:italic ; border-style:none none solid solid ;}
table.mmap td.masterm { text-align:center ; font-size:9px ; font-style:italic ; border-style:none none solid none ;}
table.mmap td.masterr { text-align:center ; font-size:9px ; font-style:italic ; border-style:none solid solid none ;}
table.mmap td.addr { font-family:courier ; font-size:9px ; text-align:right ;}
table.connectionboxes { border-collapse:separate ; border-spacing:0px ; font-family:arial ;}
table.connectionboxes td.from { border-bottom:1px solid black ; font-size:9px ; font-style:italic ; vertical-align:bottom ; text-align:left ;}
table.connectionboxes td.to { font-size:9px ; font-style:italic ; vertical-align:top ; text-align:right ;}
table.connectionboxes td.lefthandwire { border-bottom:1px solid black ; font-size:9px ; font-style:italic ; vertical-align:bottom ; text-align:right ;}
table.connectionboxes td.righthandwire { border-bottom:1px solid black ; font-size:9px ; font-style:italic ; vertical-align:bottom ; text-align:left ;}
table.connectionboxes td.righthandlabel { font-size:11px ; vertical-align:bottom ; text-align:left ;}
table.connectionboxes td.neighbor { padding:3px ; border:1px solid black ; font-size: 11px ; background:#e8e8e8 ; vertical-align:center ; text-align:center ;}
table.connectionboxes td.main { padding:8px ; border:1px solid black ; font-size: 14px ; font-weight:bold ; background:#ffffff ; vertical-align:center ; text-align:center ;}
.parametersbox { border:1px solid #d0d0d0 ; display:inline-block ; max-height:160px ; overflow:auto ; width:360px ; font-size:10px ;}
.flowbox { display:inline-block ;}
.parametersbox table { font-size:10px ;}
td.parametername { font-style:italic ;}
td.parametervalue { font-weight:bold ;}
div.greydiv { vertical-align:top ; text-align:center ; background:#eeeeee ; border-top:1px solid #707070 ; border-bottom:1px solid #707070 ; padding:20px ; margin:20px ; width:auto ;}</style>
 </head>
 <body>
  <table class="topTitle">
   <tr>
    <td class="l">qsfp_xcvr_test_xcvr_native_s10_htile_1</td>
    <td class="r">
     <br/>
     <br/>
    </td>
   </tr>
  </table>
  <table class="blueBar">
   <tr>
    <td class="l">2024.02.07.17:27:41</td>
    <td class="r">Datasheet</td>
   </tr>
  </table>
  <div style="width:100% ;  height:10px"> </div>
  <div class="label">Overview</div>
  <div class="greydiv">
   <div style="display:inline-block ; text-align:left">
    <table class="connectionboxes">
     <tr style="height:6px">
      <td></td>
     </tr>
    </table>
   </div><span style="display:inline-block ; width:28px"> </span>
   <div style="display:inline-block ; text-align:left"><span>
     <br/>All Components
     <br/>&#160;&#160;
     <a href="#module_qsfp_xcvr_test_xcvr_native_s10_htile_1"><b>qsfp_xcvr_test_xcvr_native_s10_htile_1</b>
     </a> altera_xcvr_native_s10_htile 19.3.0</span>
   </div>
  </div>
  <div style="width:100% ;  height:10px"> </div>
  <div class="label">Memory Map</div>
  <table class="mmap">
   <tr>
    <td class="empty" rowspan="2"></td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_qsfp_xcvr_test_xcvr_native_s10_htile_1"><b>qsfp_xcvr_test_xcvr_native_s10_htile_1</b>
     </a>
    </td>
   </tr>
   <tr>
    <td class="slaveb">reconfig_avmm&#160;</td>
   </tr>
  </table>
  <a name="module_qsfp_xcvr_test_xcvr_native_s10_htile_1"> </a>
  <div>
   <hr/>
   <h2>qsfp_xcvr_test_xcvr_native_s10_htile_1</h2>altera_xcvr_native_s10_htile v19.3.0
   <br/>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">rcfg_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_jtag_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_separate_avmm_busy</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">set_capability_reg_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">set_user_identifier</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">set_csr_soft_logic_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_file_prefix</td>
        <td class="parametervalue">altera_xcvr_rcfg_10</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_sv_file_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_h_file_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_mif_file_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_multi_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">set_rcfg_emb_strm_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_reduced_files_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_profile_cnt</td>
        <td class="parametervalue">3</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_profile_select</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_profile_data0</td>
        <td class="parametervalue">rcfg_debug 0 rcfg_enable 1 rcfg_jtag_enable 1 rcfg_separate_avmm_busy 0 rcfg_enable_avmm_busy_port 0 set_capability_reg_enable 1 set_user_identifier 0 set_csr_soft_logic_enable 1 support_mode user_mode channel_type GX protocol_mode basic_enh pma_mode basic duplex_mode duplex channels 1 set_data_rate 10312.5 rcfg_iface_enable 0 enable_simple_interface 1 enable_split_interface 0 set_enable_calibration 1 enable_double_rate_transfer 0 enable_background_cal_gui 1 enable_direct_reset_control 0 disable_reset_sequencer 0 disable_digital_reset_sequencer 0 bonded_mode not_bonded set_pcs_bonding_master Auto pcs_reset_sequencing_mode not_bonded manual_pcs_bonding_mode individual manual_pcs_bonding_comp_cnt 0 manual_tx_hssi_aib_bonding_mode individual manual_tx_hssi_aib_bonding_comp_cnt 0 manual_tx_core_aib_bonding_mode individual manual_tx_core_aib_bonding_comp_cnt 0 manual_rx_hssi_aib_bonding_mode individual manual_rx_hssi_aib_bonding_comp_cnt 0 manual_rx_core_aib_bonding_mode individual manual_rx_core_aib_bonding_comp_cnt 0 manual_tx_hssi_aib_indv indv_en manual_tx_core_aib_indv indv_en manual_rx_hssi_aib_indv indv_en manual_rx_core_aib_indv indv_en tx_pma_clk_div 1 plls 2 pll_select 1 enable_port_tx_pma_iqtxrx_clkout 0 enable_port_tx_pma_elecidle 0 number_physical_bonding_clocks 1 enable_qpi_mode 0 enable_qpi_async_transfer 0 enable_port_tx_pma_qpipullup 0 enable_port_tx_pma_qpipulldn 0 enable_port_tx_pma_rxfound 0 enable_port_rx_pma_qpipulldn 0 enable_port_tx_pma_txdetectrx 0 cdr_refclk_cnt 1 cdr_refclk_select 0 set_cdr_refclk_freq 644.531250 rx_ppm_detect_threshold 1000 enable_port_rx_pma_iqtxrx_clkout 1 enable_port_rx_pma_clkslip 0 enable_port_rx_is_lockedtodata 1 enable_port_rx_is_lockedtoref 1 enable_ports_rx_manual_cdr_mode 0 enable_ports_rx_prbs 0 enable_port_rx_seriallpbken 1 std_pcs_pma_width 10 std_low_latency_bypass_enable 0 enable_hip 0 enable_hard_reset 0 set_hip_cal_en 0 hip_mode disable_hip hip_prot_mode gen1 hip_channels x1 enable_ehip 0 avmm_ehip_mode disable_hip adapter_ehip_mode disable_hip std_tx_byte_ser_mode Disabled std_rx_byte_deser_mode Disabled std_tx_8b10b_enable 0 std_tx_8b10b_disp_ctrl_enable 0 std_rx_8b10b_enable 0 std_rx_rmfifo_mode disabled std_rx_rmfifo_pattern_n 0 std_rx_rmfifo_pattern_p 0 enable_port_rx_std_rmfifo_full 0 enable_port_rx_std_rmfifo_empty 0 pcie_rate_match Bypass std_tx_bitslip_enable 0 enable_port_tx_std_bitslipboundarysel 0 std_rx_word_aligner_mode bitslip std_rx_word_aligner_pattern_len 7 std_rx_word_aligner_pattern 0 std_rx_word_aligner_rknumber 3 std_rx_word_aligner_renumber 3 std_rx_word_aligner_rgnumber 3 std_rx_word_aligner_fast_sync_status_enable 0 enable_port_rx_std_wa_patternalign 0 enable_port_rx_std_wa_a1a2size 0 enable_port_rx_std_bitslipboundarysel 0 enable_port_rx_std_bitslip 0 std_tx_bitrev_enable 0 std_tx_byterev_enable 0 std_tx_polinv_enable 0 enable_port_tx_polinv 0 std_rx_bitrev_enable 0 enable_port_rx_std_bitrev_ena 0 std_rx_byterev_enable 0 enable_port_rx_std_byterev_ena 0 std_rx_polinv_enable 0 enable_port_rx_polinv 0 enable_port_rx_std_signaldetect 0 enable_ports_pipe_sw 0 enable_ports_pipe_rx_elecidle 0 enable_ports_pipe_hclk 0 enh_pcs_pma_width 64 enh_pld_pcs_width 64 enh_low_latency_enable 0 enh_advanced_user_mode 0 enh_tx_frmgen_enable 0 enh_tx_frmgen_mfrm_length 2048 enh_tx_frmgen_burst_enable 0 enable_port_tx_enh_frame 0 enable_port_tx_enh_frame_diag_status 0 enable_port_tx_enh_frame_burst_en 0 enh_rx_frmsync_enable 0 enh_rx_frmsync_mfrm_length 2048 enable_port_rx_enh_frame 0 enable_port_rx_enh_frame_lock 0 enable_port_rx_enh_frame_diag_status 0 enh_tx_crcgen_enable 0 enh_tx_crcerr_enable 0 enh_rx_crcchk_enable 0 enable_port_rx_enh_crc32_err 0 enable_port_rx_enh_highber 0 enable_port_rx_enh_highber_clr_cnt 0 enable_port_rx_enh_clr_errblk_count 0 enh_tx_64b66b_enable 0 enh_rx_64b66b_enable 0 enh_tx_sh_err 0 enh_tx_scram_enable 0 enh_tx_scram_seed 0 enh_rx_descram_enable 0 enh_tx_dispgen_enable 0 enh_rx_dispchk_enable 0 enh_tx_randomdispbit_enable 0 enh_rx_blksync_enable 0 enable_port_rx_enh_blk_lock 0 enh_tx_bitslip_enable 0 enh_tx_polinv_enable 0 enh_rx_bitslip_enable 0 enh_rx_polinv_enable 0 enable_port_tx_enh_bitslip 0 enable_port_rx_enh_bitslip 0 enh_rx_krfec_err_mark_enable 0 enh_rx_krfec_err_mark_type 10G enh_tx_krfec_burst_err_enable 0 enh_tx_krfec_burst_err_len 1 enable_port_krfec_tx_enh_frame 0 enable_port_krfec_rx_enh_frame 0 enable_port_krfec_rx_enh_frame_diag_status 0 pcs_direct_width 8 enable_tx_fast_pipeln_reg 0 enable_rx_fast_pipeln_reg 0 parallel_loopback_mode disable loopback_tx_clk_sel internal_clk enable_debug_ports 0 tx_fifo_mode {Phase compensation} tx_fifo_pfull 10 tx_fifo_pempty 2 enable_port_tx_fifo_full 0 enable_port_tx_fifo_empty 0 enable_port_tx_fifo_pfull 0 enable_port_tx_fifo_pempty 0 enable_port_tx_pcs_fifo_full 0 enable_port_tx_pcs_fifo_empty 0 enable_port_tx_dll_lock 0 rx_fifo_mode {Phase compensation} rx_fifo_pfull 10 rx_fifo_pempty 2 rx_fifo_align_del 0 rx_fifo_control_del 0 enable_port_rx_data_valid 0 enable_port_rx_fifo_full 0 enable_port_rx_fifo_empty 0 enable_port_rx_fifo_pfull 0 enable_port_rx_fifo_pempty 0 enable_port_rx_fifo_del 0 enable_port_rx_fifo_insert 0 enable_port_rx_fifo_rd_en 0 enable_port_rx_fifo_align_clr 0 enable_port_rx_pcs_fifo_full 0 enable_port_rx_pcs_fifo_empty 0 tx_clkout_sel pcs_clkout enable_port_tx_clkout2 1 tx_clkout2_sel pma_div_clkout enable_port_tx_clkout_hioint 0 enable_port_tx_clkout2_hioint 0 tx_pma_div_clkout_divider 2 tx_coreclkin_clock_network dedicated tx_pcs_bonding_clock_network dedicated rx_clkout_sel pcs_clkout enable_port_rx_clkout2 1 rx_clkout2_sel pma_div_clkout enable_port_rx_clkout_hioint 0 enable_port_rx_clkout2_hioint 0 rx_pma_div_clkout_divider 2 rx_coreclkin_clock_network dedicated osc_clk_divider 1 enable_port_tx_fifo_latency_adj_ena 0 enable_port_rx_fifo_latency_adj_ena 0 enable_port_latency_measurement 0 enable_port_clock_delay_measurement 0 delay_measurement_clkout_sel clock_delay_measurement_clkout delay_measurement_clkout2_sel clock_delay_measurement_clkout ovrd_tx_dv_mode 0 usr_tx_dv_mode enable ovrd_rx_dv_mode 0 usr_rx_dv_mode enable set_prbs_soft_logic_enable 1 enable_rcfg_tx_digitalreset_release_ctrl 0 anlg_voltage 1_1V anlg_link lr enable_ports_adaptation 0 tx_pma_analog_mode user_custom rx_pma_analog_mode user_custom tx_pma_optimal_settings 1 tx_pma_output_swing_ctrl 12 tx_pma_pre_emp_sign_pre_tap_1t negative tx_pma_pre_emp_switching_ctrl_pre_tap_1t 0 tx_pma_pre_emp_sign_1st_post_tap negative tx_pma_pre_emp_switching_ctrl_1st_post_tap 0 tx_pma_slew_rate_ctrl 0 tx_pma_term_sel r_r1 tx_pma_compensation_en enable rx_pma_adapt_mode ctle_dfe rx_pma_term_sel r_r2 rx_ctle_ac_gain 0 rx_ctle_eq_gain 0 rx_vga_dc_gain 0</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_profile_data1</td>
        <td class="parametervalue">rcfg_debug 0 rcfg_enable 1 rcfg_jtag_enable 1 rcfg_separate_avmm_busy 0 rcfg_enable_avmm_busy_port 0 set_capability_reg_enable 1 set_user_identifier 0 set_csr_soft_logic_enable 1 support_mode user_mode channel_type GXT protocol_mode basic_enh pma_mode basic duplex_mode duplex channels 1 set_data_rate 25781.25 rcfg_iface_enable 0 enable_simple_interface 1 enable_split_interface 0 set_enable_calibration 1 enable_double_rate_transfer 0 enable_background_cal_gui 1 enable_direct_reset_control 0 disable_reset_sequencer 0 disable_digital_reset_sequencer 0 bonded_mode not_bonded set_pcs_bonding_master Auto pcs_reset_sequencing_mode not_bonded manual_pcs_bonding_mode individual manual_pcs_bonding_comp_cnt 0 manual_tx_hssi_aib_bonding_mode individual manual_tx_hssi_aib_bonding_comp_cnt 0 manual_tx_core_aib_bonding_mode individual manual_tx_core_aib_bonding_comp_cnt 0 manual_rx_hssi_aib_bonding_mode individual manual_rx_hssi_aib_bonding_comp_cnt 0 manual_rx_core_aib_bonding_mode individual manual_rx_core_aib_bonding_comp_cnt 0 manual_tx_hssi_aib_indv indv_en manual_tx_core_aib_indv indv_en manual_rx_hssi_aib_indv indv_en manual_rx_core_aib_indv indv_en tx_pma_clk_div 1 plls 2 pll_select 0 enable_port_tx_pma_iqtxrx_clkout 0 enable_port_tx_pma_elecidle 0 number_physical_bonding_clocks 1 enable_qpi_mode 0 enable_qpi_async_transfer 0 enable_port_tx_pma_qpipullup 0 enable_port_tx_pma_qpipulldn 0 enable_port_tx_pma_rxfound 0 enable_port_rx_pma_qpipulldn 0 enable_port_tx_pma_txdetectrx 0 cdr_refclk_cnt 1 cdr_refclk_select 0 set_cdr_refclk_freq 644.531250 rx_ppm_detect_threshold 1000 enable_port_rx_pma_iqtxrx_clkout 1 enable_port_rx_pma_clkslip 0 enable_port_rx_is_lockedtodata 1 enable_port_rx_is_lockedtoref 1 enable_ports_rx_manual_cdr_mode 0 enable_ports_rx_prbs 0 enable_port_rx_seriallpbken 1 std_pcs_pma_width 10 std_low_latency_bypass_enable 0 enable_hip 0 enable_hard_reset 0 set_hip_cal_en 0 hip_mode disable_hip hip_prot_mode gen1 hip_channels x1 enable_ehip 0 avmm_ehip_mode disable_hip adapter_ehip_mode disable_hip std_tx_byte_ser_mode Disabled std_rx_byte_deser_mode Disabled std_tx_8b10b_enable 0 std_tx_8b10b_disp_ctrl_enable 0 std_rx_8b10b_enable 0 std_rx_rmfifo_mode disabled std_rx_rmfifo_pattern_n 0 std_rx_rmfifo_pattern_p 0 enable_port_rx_std_rmfifo_full 0 enable_port_rx_std_rmfifo_empty 0 pcie_rate_match Bypass std_tx_bitslip_enable 0 enable_port_tx_std_bitslipboundarysel 0 std_rx_word_aligner_mode bitslip std_rx_word_aligner_pattern_len 7 std_rx_word_aligner_pattern 0 std_rx_word_aligner_rknumber 3 std_rx_word_aligner_renumber 3 std_rx_word_aligner_rgnumber 3 std_rx_word_aligner_fast_sync_status_enable 0 enable_port_rx_std_wa_patternalign 0 enable_port_rx_std_wa_a1a2size 0 enable_port_rx_std_bitslipboundarysel 0 enable_port_rx_std_bitslip 0 std_tx_bitrev_enable 0 std_tx_byterev_enable 0 std_tx_polinv_enable 0 enable_port_tx_polinv 0 std_rx_bitrev_enable 0 enable_port_rx_std_bitrev_ena 0 std_rx_byterev_enable 0 enable_port_rx_std_byterev_ena 0 std_rx_polinv_enable 0 enable_port_rx_polinv 0 enable_port_rx_std_signaldetect 0 enable_ports_pipe_sw 0 enable_ports_pipe_rx_elecidle 0 enable_ports_pipe_hclk 0 enh_pcs_pma_width 64 enh_pld_pcs_width 64 enh_low_latency_enable 0 enh_advanced_user_mode 0 enh_tx_frmgen_enable 0 enh_tx_frmgen_mfrm_length 2048 enh_tx_frmgen_burst_enable 0 enable_port_tx_enh_frame 0 enable_port_tx_enh_frame_diag_status 0 enable_port_tx_enh_frame_burst_en 0 enh_rx_frmsync_enable 0 enh_rx_frmsync_mfrm_length 2048 enable_port_rx_enh_frame 0 enable_port_rx_enh_frame_lock 0 enable_port_rx_enh_frame_diag_status 0 enh_tx_crcgen_enable 0 enh_tx_crcerr_enable 0 enh_rx_crcchk_enable 0 enable_port_rx_enh_crc32_err 0 enable_port_rx_enh_highber 0 enable_port_rx_enh_highber_clr_cnt 0 enable_port_rx_enh_clr_errblk_count 0 enh_tx_64b66b_enable 0 enh_rx_64b66b_enable 0 enh_tx_sh_err 0 enh_tx_scram_enable 0 enh_tx_scram_seed 0 enh_rx_descram_enable 0 enh_tx_dispgen_enable 0 enh_rx_dispchk_enable 0 enh_tx_randomdispbit_enable 0 enh_rx_blksync_enable 0 enable_port_rx_enh_blk_lock 0 enh_tx_bitslip_enable 0 enh_tx_polinv_enable 0 enh_rx_bitslip_enable 0 enh_rx_polinv_enable 0 enable_port_tx_enh_bitslip 0 enable_port_rx_enh_bitslip 0 enh_rx_krfec_err_mark_enable 0 enh_rx_krfec_err_mark_type 10G enh_tx_krfec_burst_err_enable 0 enh_tx_krfec_burst_err_len 1 enable_port_krfec_tx_enh_frame 0 enable_port_krfec_rx_enh_frame 0 enable_port_krfec_rx_enh_frame_diag_status 0 pcs_direct_width 8 enable_tx_fast_pipeln_reg 0 enable_rx_fast_pipeln_reg 0 parallel_loopback_mode disable loopback_tx_clk_sel internal_clk enable_debug_ports 0 tx_fifo_mode {Phase compensation} tx_fifo_pfull 10 tx_fifo_pempty 2 enable_port_tx_fifo_full 0 enable_port_tx_fifo_empty 0 enable_port_tx_fifo_pfull 0 enable_port_tx_fifo_pempty 0 enable_port_tx_pcs_fifo_full 0 enable_port_tx_pcs_fifo_empty 0 enable_port_tx_dll_lock 0 rx_fifo_mode {Phase compensation} rx_fifo_pfull 10 rx_fifo_pempty 2 rx_fifo_align_del 0 rx_fifo_control_del 0 enable_port_rx_data_valid 0 enable_port_rx_fifo_full 0 enable_port_rx_fifo_empty 0 enable_port_rx_fifo_pfull 0 enable_port_rx_fifo_pempty 0 enable_port_rx_fifo_del 0 enable_port_rx_fifo_insert 0 enable_port_rx_fifo_rd_en 0 enable_port_rx_fifo_align_clr 0 enable_port_rx_pcs_fifo_full 0 enable_port_rx_pcs_fifo_empty 0 tx_clkout_sel pcs_clkout enable_port_tx_clkout2 1 tx_clkout2_sel pma_div_clkout enable_port_tx_clkout_hioint 0 enable_port_tx_clkout2_hioint 0 tx_pma_div_clkout_divider 2 tx_coreclkin_clock_network dedicated tx_pcs_bonding_clock_network dedicated rx_clkout_sel pcs_clkout enable_port_rx_clkout2 1 rx_clkout2_sel pma_div_clkout enable_port_rx_clkout_hioint 0 enable_port_rx_clkout2_hioint 0 rx_pma_div_clkout_divider 2 rx_coreclkin_clock_network dedicated osc_clk_divider 1 enable_port_tx_fifo_latency_adj_ena 0 enable_port_rx_fifo_latency_adj_ena 0 enable_port_latency_measurement 0 enable_port_clock_delay_measurement 0 delay_measurement_clkout_sel clock_delay_measurement_clkout delay_measurement_clkout2_sel clock_delay_measurement_clkout ovrd_tx_dv_mode 0 usr_tx_dv_mode enable ovrd_rx_dv_mode 0 usr_rx_dv_mode enable set_prbs_soft_logic_enable 1 enable_rcfg_tx_digitalreset_release_ctrl 0 anlg_voltage 1_1V anlg_link lr enable_ports_adaptation 0 tx_pma_analog_mode user_custom rx_pma_analog_mode user_custom tx_pma_optimal_settings 1 tx_pma_output_swing_ctrl 12 tx_pma_pre_emp_sign_pre_tap_1t negative tx_pma_pre_emp_switching_ctrl_pre_tap_1t 0 tx_pma_pre_emp_sign_1st_post_tap negative tx_pma_pre_emp_switching_ctrl_1st_post_tap 0 tx_pma_slew_rate_ctrl 0 tx_pma_term_sel r_r1 tx_pma_compensation_en enable rx_pma_adapt_mode ctle_dfe rx_pma_term_sel r_r2 rx_ctle_ac_gain 0 rx_ctle_eq_gain 0 rx_vga_dc_gain 0</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_profile_data2</td>
        <td class="parametervalue">rcfg_debug 0 rcfg_enable 1 rcfg_jtag_enable 1 rcfg_separate_avmm_busy 0 rcfg_enable_avmm_busy_port 0 set_capability_reg_enable 1 set_user_identifier 0 set_csr_soft_logic_enable 1 support_mode user_mode channel_type GX protocol_mode basic_enh pma_mode basic duplex_mode duplex channels 1 set_data_rate 9618.96 rcfg_iface_enable 0 enable_simple_interface 1 enable_split_interface 0 set_enable_calibration 1 enable_double_rate_transfer 0 enable_background_cal_gui 1 enable_direct_reset_control 0 disable_reset_sequencer 0 disable_digital_reset_sequencer 0 bonded_mode not_bonded set_pcs_bonding_master Auto pcs_reset_sequencing_mode not_bonded manual_pcs_bonding_mode individual manual_pcs_bonding_comp_cnt 0 manual_tx_hssi_aib_bonding_mode individual manual_tx_hssi_aib_bonding_comp_cnt 0 manual_tx_core_aib_bonding_mode individual manual_tx_core_aib_bonding_comp_cnt 0 manual_rx_hssi_aib_bonding_mode individual manual_rx_hssi_aib_bonding_comp_cnt 0 manual_rx_core_aib_bonding_mode individual manual_rx_core_aib_bonding_comp_cnt 0 manual_tx_hssi_aib_indv indv_en manual_tx_core_aib_indv indv_en manual_rx_hssi_aib_indv indv_en manual_rx_core_aib_indv indv_en tx_pma_clk_div 1 plls 2 pll_select 1 enable_port_tx_pma_iqtxrx_clkout 0 enable_port_tx_pma_elecidle 0 number_physical_bonding_clocks 1 enable_qpi_mode 0 enable_qpi_async_transfer 0 enable_port_tx_pma_qpipullup 0 enable_port_tx_pma_qpipulldn 0 enable_port_tx_pma_rxfound 0 enable_port_rx_pma_qpipulldn 0 enable_port_tx_pma_txdetectrx 0 cdr_refclk_cnt 1 cdr_refclk_select 0 set_cdr_refclk_freq 601.185000 rx_ppm_detect_threshold 1000 enable_port_rx_pma_iqtxrx_clkout 1 enable_port_rx_pma_clkslip 0 enable_port_rx_is_lockedtodata 1 enable_port_rx_is_lockedtoref 1 enable_ports_rx_manual_cdr_mode 0 enable_ports_rx_prbs 0 enable_port_rx_seriallpbken 1 std_pcs_pma_width 10 std_low_latency_bypass_enable 0 enable_hip 0 enable_hard_reset 0 set_hip_cal_en 0 hip_mode disable_hip hip_prot_mode gen1 hip_channels x1 enable_ehip 0 avmm_ehip_mode disable_hip adapter_ehip_mode disable_hip std_tx_byte_ser_mode Disabled std_rx_byte_deser_mode Disabled std_tx_8b10b_enable 0 std_tx_8b10b_disp_ctrl_enable 0 std_rx_8b10b_enable 0 std_rx_rmfifo_mode disabled std_rx_rmfifo_pattern_n 0 std_rx_rmfifo_pattern_p 0 enable_port_rx_std_rmfifo_full 0 enable_port_rx_std_rmfifo_empty 0 pcie_rate_match Bypass std_tx_bitslip_enable 0 enable_port_tx_std_bitslipboundarysel 0 std_rx_word_aligner_mode bitslip std_rx_word_aligner_pattern_len 7 std_rx_word_aligner_pattern 0 std_rx_word_aligner_rknumber 3 std_rx_word_aligner_renumber 3 std_rx_word_aligner_rgnumber 3 std_rx_word_aligner_fast_sync_status_enable 0 enable_port_rx_std_wa_patternalign 0 enable_port_rx_std_wa_a1a2size 0 enable_port_rx_std_bitslipboundarysel 0 enable_port_rx_std_bitslip 0 std_tx_bitrev_enable 0 std_tx_byterev_enable 0 std_tx_polinv_enable 0 enable_port_tx_polinv 0 std_rx_bitrev_enable 0 enable_port_rx_std_bitrev_ena 0 std_rx_byterev_enable 0 enable_port_rx_std_byterev_ena 0 std_rx_polinv_enable 0 enable_port_rx_polinv 0 enable_port_rx_std_signaldetect 0 enable_ports_pipe_sw 0 enable_ports_pipe_rx_elecidle 0 enable_ports_pipe_hclk 0 enh_pcs_pma_width 64 enh_pld_pcs_width 64 enh_low_latency_enable 0 enh_advanced_user_mode 0 enh_tx_frmgen_enable 0 enh_tx_frmgen_mfrm_length 2048 enh_tx_frmgen_burst_enable 0 enable_port_tx_enh_frame 0 enable_port_tx_enh_frame_diag_status 0 enable_port_tx_enh_frame_burst_en 0 enh_rx_frmsync_enable 0 enh_rx_frmsync_mfrm_length 2048 enable_port_rx_enh_frame 0 enable_port_rx_enh_frame_lock 0 enable_port_rx_enh_frame_diag_status 0 enh_tx_crcgen_enable 0 enh_tx_crcerr_enable 0 enh_rx_crcchk_enable 0 enable_port_rx_enh_crc32_err 0 enable_port_rx_enh_highber 0 enable_port_rx_enh_highber_clr_cnt 0 enable_port_rx_enh_clr_errblk_count 0 enh_tx_64b66b_enable 0 enh_rx_64b66b_enable 0 enh_tx_sh_err 0 enh_tx_scram_enable 0 enh_tx_scram_seed 0 enh_rx_descram_enable 0 enh_tx_dispgen_enable 0 enh_rx_dispchk_enable 0 enh_tx_randomdispbit_enable 0 enh_rx_blksync_enable 0 enable_port_rx_enh_blk_lock 0 enh_tx_bitslip_enable 0 enh_tx_polinv_enable 0 enh_rx_bitslip_enable 0 enh_rx_polinv_enable 0 enable_port_tx_enh_bitslip 0 enable_port_rx_enh_bitslip 0 enh_rx_krfec_err_mark_enable 0 enh_rx_krfec_err_mark_type 10G enh_tx_krfec_burst_err_enable 0 enh_tx_krfec_burst_err_len 1 enable_port_krfec_tx_enh_frame 0 enable_port_krfec_rx_enh_frame 0 enable_port_krfec_rx_enh_frame_diag_status 0 pcs_direct_width 8 enable_tx_fast_pipeln_reg 0 enable_rx_fast_pipeln_reg 0 parallel_loopback_mode disable loopback_tx_clk_sel internal_clk enable_debug_ports 0 tx_fifo_mode {Phase compensation} tx_fifo_pfull 10 tx_fifo_pempty 2 enable_port_tx_fifo_full 0 enable_port_tx_fifo_empty 0 enable_port_tx_fifo_pfull 0 enable_port_tx_fifo_pempty 0 enable_port_tx_pcs_fifo_full 0 enable_port_tx_pcs_fifo_empty 0 enable_port_tx_dll_lock 0 rx_fifo_mode {Phase compensation} rx_fifo_pfull 10 rx_fifo_pempty 2 rx_fifo_align_del 0 rx_fifo_control_del 0 enable_port_rx_data_valid 0 enable_port_rx_fifo_full 0 enable_port_rx_fifo_empty 0 enable_port_rx_fifo_pfull 0 enable_port_rx_fifo_pempty 0 enable_port_rx_fifo_del 0 enable_port_rx_fifo_insert 0 enable_port_rx_fifo_rd_en 0 enable_port_rx_fifo_align_clr 0 enable_port_rx_pcs_fifo_full 0 enable_port_rx_pcs_fifo_empty 0 tx_clkout_sel pcs_clkout enable_port_tx_clkout2 1 tx_clkout2_sel pma_div_clkout enable_port_tx_clkout_hioint 0 enable_port_tx_clkout2_hioint 0 tx_pma_div_clkout_divider 2 tx_coreclkin_clock_network dedicated tx_pcs_bonding_clock_network dedicated rx_clkout_sel pcs_clkout enable_port_rx_clkout2 1 rx_clkout2_sel pma_div_clkout enable_port_rx_clkout_hioint 0 enable_port_rx_clkout2_hioint 0 rx_pma_div_clkout_divider 2 rx_coreclkin_clock_network dedicated osc_clk_divider 1 enable_port_tx_fifo_latency_adj_ena 0 enable_port_rx_fifo_latency_adj_ena 0 enable_port_latency_measurement 0 enable_port_clock_delay_measurement 0 delay_measurement_clkout_sel clock_delay_measurement_clkout delay_measurement_clkout2_sel clock_delay_measurement_clkout ovrd_tx_dv_mode 0 usr_tx_dv_mode enable ovrd_rx_dv_mode 0 usr_rx_dv_mode enable set_prbs_soft_logic_enable 1 enable_rcfg_tx_digitalreset_release_ctrl 0 anlg_voltage 1_1V anlg_link lr enable_ports_adaptation 0 tx_pma_analog_mode user_custom rx_pma_analog_mode user_custom tx_pma_optimal_settings 1 tx_pma_output_swing_ctrl 12 tx_pma_pre_emp_sign_pre_tap_1t negative tx_pma_pre_emp_switching_ctrl_pre_tap_1t 0 tx_pma_pre_emp_sign_1st_post_tap negative tx_pma_pre_emp_switching_ctrl_1st_post_tap 0 tx_pma_slew_rate_ctrl 0 tx_pma_term_sel r_r1 tx_pma_compensation_en enable rx_pma_adapt_mode ctle_dfe rx_pma_term_sel r_r2 rx_ctle_ac_gain 0 rx_ctle_eq_gain 0 rx_vga_dc_gain 0</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_profile_data3</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">rcfg_profile_data4</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">rcfg_profile_data5</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">rcfg_profile_data6</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">rcfg_profile_data7</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">message_level</td>
        <td class="parametervalue">error</td>
       </tr>
       <tr>
        <td class="parametername">reduced_reset_sim_time</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">channel_type</td>
        <td class="parametervalue">GX</td>
       </tr>
       <tr>
        <td class="parametername">protocol_mode</td>
        <td class="parametervalue">basic_enh</td>
       </tr>
       <tr>
        <td class="parametername">pma_mode</td>
        <td class="parametervalue">basic</td>
       </tr>
       <tr>
        <td class="parametername">duplex_mode</td>
        <td class="parametervalue">duplex</td>
       </tr>
       <tr>
        <td class="parametername">channels</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">set_data_rate</td>
        <td class="parametervalue">10312.5</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_iface_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_simple_interface</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">enable_double_rate_transfer</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_background_cal_gui</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">bonded_mode</td>
        <td class="parametervalue">not_bonded</td>
       </tr>
       <tr>
        <td class="parametername">set_pcs_bonding_master</td>
        <td class="parametervalue">Auto</td>
       </tr>
       <tr>
        <td class="parametername">pcs_bonding_master</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">pcs_reset_sequencing_mode</td>
        <td class="parametervalue">not_bonded</td>
       </tr>
       <tr>
        <td class="parametername">tx_pma_clk_div</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">plls</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">pll_select</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_pma_iqtxrx_clkout</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_pma_elecidle</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">cdr_refclk_cnt</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">cdr_refclk_select</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">set_cdr_refclk_freq</td>
        <td class="parametervalue">644.531250</td>
       </tr>
       <tr>
        <td class="parametername">rx_ppm_detect_threshold</td>
        <td class="parametervalue">1000</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_pma_iqtxrx_clkout</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_pma_clkslip</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_is_lockedtodata</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_is_lockedtoref</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">enable_ports_rx_manual_cdr_mode</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_ports_rx_prbs</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_seriallpbken</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">enh_pcs_pma_width</td>
        <td class="parametervalue">64</td>
       </tr>
       <tr>
        <td class="parametername">enh_pld_pcs_width</td>
        <td class="parametervalue">64</td>
       </tr>
       <tr>
        <td class="parametername">enh_low_latency_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_frmgen_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_frmgen_mfrm_length</td>
        <td class="parametervalue">2048</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_frmgen_burst_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_enh_frame</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_enh_frame_diag_status</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_enh_frame_burst_en</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rx_frmsync_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rx_frmsync_mfrm_length</td>
        <td class="parametervalue">2048</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_frame</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_frame_lock</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_frame_diag_status</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_crcgen_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_crcerr_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rx_crcchk_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_crc32_err</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_highber</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_highber_clr_cnt</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_clr_errblk_count</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_64b66b_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rx_64b66b_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_sh_err</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_scram_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_scram_seed</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rx_descram_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_dispgen_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rx_dispchk_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_randomdispbit_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rx_blksync_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_blk_lock</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_bitslip_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_polinv_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rx_bitslip_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rx_polinv_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_enh_bitslip</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_bitslip</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rx_krfec_err_mark_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rx_krfec_err_mark_type</td>
        <td class="parametervalue">10G</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_krfec_burst_err_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_krfec_burst_err_len</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_krfec_tx_enh_frame</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_krfec_rx_enh_frame</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_krfec_rx_enh_frame_diag_status</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_debug_ports</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">tx_fifo_mode</td>
        <td class="parametervalue">Phase compensation</td>
       </tr>
       <tr>
        <td class="parametername">tx_fifo_pfull</td>
        <td class="parametervalue">10</td>
       </tr>
       <tr>
        <td class="parametername">tx_fifo_pempty</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_fifo_full</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_fifo_empty</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_fifo_pfull</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_fifo_pempty</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_dll_lock</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">rx_fifo_mode</td>
        <td class="parametervalue">Phase compensation</td>
       </tr>
       <tr>
        <td class="parametername">rx_fifo_pfull</td>
        <td class="parametervalue">10</td>
       </tr>
       <tr>
        <td class="parametername">rx_fifo_pempty</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">rx_fifo_align_del</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">rx_fifo_control_del</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_data_valid</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_fifo_full</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_fifo_empty</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_fifo_pfull</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_fifo_pempty</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_fifo_del</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_fifo_insert</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_fifo_rd_en</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_fifo_align_clr</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">tx_clkout_sel</td>
        <td class="parametervalue">pcs_clkout</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_clkout2</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">tx_clkout2_sel</td>
        <td class="parametervalue">pma_div_clkout</td>
       </tr>
       <tr>
        <td class="parametername">tx_pma_div_clkout_divider</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">tx_coreclkin_clock_network</td>
        <td class="parametervalue">dedicated</td>
       </tr>
       <tr>
        <td class="parametername">rx_clkout_sel</td>
        <td class="parametervalue">pcs_clkout</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_clkout2</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">rx_clkout2_sel</td>
        <td class="parametervalue">pma_div_clkout</td>
       </tr>
       <tr>
        <td class="parametername">rx_pma_div_clkout_divider</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">rx_coreclkin_clock_network</td>
        <td class="parametervalue">dedicated</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_latency_measurement</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">generate_docs</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">enable_tx_coreclkin2</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">ovrd_tx_dv_mode</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">ovrd_rx_dv_mode</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_shared</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_use_clk_reset_only</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">set_prbs_soft_logic_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">enable_rcfg_tx_digitalreset_release_ctrl</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">tx_pll_type</td>
        <td class="parametervalue">ATX</td>
       </tr>
       <tr>
        <td class="parametername">tx_pll_refclk</td>
        <td class="parametervalue">125.0</td>
       </tr>
       <tr>
        <td class="parametername">use_tx_clkout2</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">use_rx_clkout2</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_fast_sim</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">design_example_filename</td>
        <td class="parametervalue">top</td>
       </tr>
       <tr>
        <td class="parametername">anlg_voltage</td>
        <td class="parametervalue">1_1V</td>
       </tr>
       <tr>
        <td class="parametername">anlg_link</td>
        <td class="parametervalue">lr</td>
       </tr>
       <tr>
        <td class="parametername">qsf_assignments_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">qsf_assignments_list</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">tx_pma_analog_mode</td>
        <td class="parametervalue">user_custom</td>
       </tr>
       <tr>
        <td class="parametername">rx_pma_analog_mode</td>
        <td class="parametervalue">user_custom</td>
       </tr>
       <tr>
        <td class="parametername">tx_pma_optimal_settings</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">tx_pma_output_swing_ctrl</td>
        <td class="parametervalue">12</td>
       </tr>
       <tr>
        <td class="parametername">tx_pma_pre_emp_sign_pre_tap_1t</td>
        <td class="parametervalue">negative</td>
       </tr>
       <tr>
        <td class="parametername">tx_pma_pre_emp_switching_ctrl_pre_tap_1t</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">tx_pma_pre_emp_sign_1st_post_tap</td>
        <td class="parametervalue">negative</td>
       </tr>
       <tr>
        <td class="parametername">tx_pma_pre_emp_switching_ctrl_1st_post_tap</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">tx_pma_slew_rate_ctrl</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">tx_pma_term_sel</td>
        <td class="parametervalue">r_r1</td>
       </tr>
       <tr>
        <td class="parametername">tx_pma_compensation_en</td>
        <td class="parametervalue">enable</td>
       </tr>
       <tr>
        <td class="parametername">rx_pma_optimal_settings</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">rx_pma_adapt_mode</td>
        <td class="parametervalue">ctle_dfe</td>
       </tr>
       <tr>
        <td class="parametername">rx_pma_term_sel</td>
        <td class="parametervalue">r_r2</td>
       </tr>
       <tr>
        <td class="parametername">rx_ctle_ac_gain</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">rx_ctle_eq_gain</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">rx_vga_dc_gain</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">rx_pma_adapt_start_gui</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <table class="blueBar">
   <tr>
    <td class="l">generation took 0.00 seconds</td>
    <td class="r">rendering took 0.01 seconds</td>
   </tr>
  </table>
 </body>
</html>
