/** ==================================================================
 *  @file   ecd3_mem_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   ECD3_MEM
 *
 *  @Filename:    ecd3_mem_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __ECD3_MEM_CRED_H
#define __ECD3_MEM_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance ECD3_MEM of component ECD3_MEM mapped in MONICA at address 0x5A020000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component ECD3_MEM
     *
     */

    /* 
     *  List of bundle arrays for component ECD3_MEM
     *
     */

    /* 
     *  List of bundles for component ECD3_MEM
     *
     */

    /* 
     * List of registers for component ECD3_MEM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ECD3_MEM__ECDABUF_A_START
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ECD3_MEM__ECDABUF_A_START                          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ECD3_MEM__ECDABUF_A_END
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ECD3_MEM__ECDABUF_A_END                            0x7FCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ECD3_MEM__ECDABUF_B_START
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ECD3_MEM__ECDABUF_B_START                          0x800ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ECD3_MEM__ECDABUF_B_END
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ECD3_MEM__ECDABUF_B_END                            0xFFCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ECD3_MEM__ECDWBUF_START
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ECD3_MEM__ECDWBUF_START                            0x2000ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ECD3_MEM__ECDWBUF_END
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ECD3_MEM__ECDWBUF_END                              0x37FCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ECD3_MEM__ERSDBUF_A_START
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ECD3_MEM__ERSDBUF_A_START                          0x6000ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ECD3_MEM__ERSDBUF_A_END
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ECD3_MEM__ERSDBUF_A_END                            0x67FCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ECD3_MEM__ERSDBUF_B_START
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ECD3_MEM__ERSDBUF_B_START                          0x6800ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ECD3_MEM__ERSDBUF_B_END
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ECD3_MEM__ERSDBUF_B_END                            0x6FFCul

    /* 
     * List of register bitfields for component ECD3_MEM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ECD3_MEM__ECDABUF_A_START__ECDABUF_A_START   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ECD3_MEM__ECDABUF_A_START__ECDABUF_A_START    BITFIELD(31, 0)
#define ECD3_MEM__ECDABUF_A_START__ECDABUF_A_START__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ECD3_MEM__ECDABUF_A_END__ECDABUF_A_END   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ECD3_MEM__ECDABUF_A_END__ECDABUF_A_END        BITFIELD(31, 0)
#define ECD3_MEM__ECDABUF_A_END__ECDABUF_A_END__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ECD3_MEM__ECDABUF_B_START__ECDABUF_B_START   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ECD3_MEM__ECDABUF_B_START__ECDABUF_B_START    BITFIELD(31, 0)
#define ECD3_MEM__ECDABUF_B_START__ECDABUF_B_START__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ECD3_MEM__ECDABUF_B_END__ECDABUF_B_END   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ECD3_MEM__ECDABUF_B_END__ECDABUF_B_END        BITFIELD(31, 0)
#define ECD3_MEM__ECDABUF_B_END__ECDABUF_B_END__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ECD3_MEM__ECDWBUF_START__ECDWBUF_START   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ECD3_MEM__ECDWBUF_START__ECDWBUF_START        BITFIELD(31, 0)
#define ECD3_MEM__ECDWBUF_START__ECDWBUF_START__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ECD3_MEM__ECDWBUF_END__ECDWBUF_END   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ECD3_MEM__ECDWBUF_END__ECDWBUF_END            BITFIELD(31, 0)
#define ECD3_MEM__ECDWBUF_END__ECDWBUF_END__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ECD3_MEM__ERSDBUF_A_START__ERSDBUF_A_START   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ECD3_MEM__ERSDBUF_A_START__ERSDBUF_A_START    BITFIELD(31, 0)
#define ECD3_MEM__ERSDBUF_A_START__ERSDBUF_A_START__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ECD3_MEM__ERSDBUF_A_END__ERSDBUF_A_END   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ECD3_MEM__ERSDBUF_A_END__ERSDBUF_A_END        BITFIELD(31, 0)
#define ECD3_MEM__ERSDBUF_A_END__ERSDBUF_A_END__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ECD3_MEM__ERSDBUF_B_START__ERSDBUF_B_START   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ECD3_MEM__ERSDBUF_B_START__ERSDBUF_B_START    BITFIELD(31, 0)
#define ECD3_MEM__ERSDBUF_B_START__ERSDBUF_B_START__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ECD3_MEM__ERSDBUF_B_END__ERSDBUF_B_END   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ECD3_MEM__ERSDBUF_B_END__ERSDBUF_B_END        BITFIELD(31, 0)
#define ECD3_MEM__ERSDBUF_B_END__ERSDBUF_B_END__POS   0

    /* 
     * List of register bitfields values for component ECD3_MEM
     *
     */

#ifdef __cplusplus
}
#endif
#endif                                                     /* __ECD3_MEM_CRED_H 
                                                            */
