#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct 31 18:59:37 2023
# Process ID: 7572
# Current directory: C:/Users/R9000X/Desktop/jiekou_lab/lab4/RVfpga_Soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11248 C:\Users\R9000X\Desktop\jiekou_lab\lab4\RVfpga_Soc\RVfpga_Soc.xpr
# Log file: C:/Users/R9000X/Desktop/jiekou_lab/lab4/RVfpga_Soc/vivado.log
# Journal file: C:/Users/R9000X/Desktop/jiekou_lab/lab4/RVfpga_Soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/R9000X/Desktop/jiekou_lab/lab4/RVfpga_Soc/RVfpga_Soc.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/R9000X/Desktop/jiekou_lab/lab4/ip_repo/show_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/R9000X/Desktop/jiekou_lab/lab4/ip_repo/show_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/R9000X/Desktop/jiekou_lab/lab4/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1017.012 ; gain = 0.000
open_bd_design {C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
Reading block design file <C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd>...
Adding component instance block -- xilinx.com:user:axi2wb_intcon_wrapper:1.0 - axi2wb_intcon_wrapper_0
Adding component instance block -- xilinx.com:user:wb_gpio_wrapper:1.0 - wb_gpio_wrapper_0
Adding component instance block -- xilinx.com:user:swerv_wrapper_verilog:1.0 - swerv_wrapper_verilog_0
Adding component instance block -- xilinx.com:module_ref:bootrom_wrapper:1.0 - bootrom_wrapper_0
Adding component instance block -- xilinx.com:module_ref:syscon_wrapper:1.0 - syscon_wrapper_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:module_ref:wb_uart_wrapper:1.0 - wb_uart_wrapper_0
Adding component instance block -- xilinx.com:user:PWM_w_Int:1.0 - PWM_w_Int_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <swerv_soc> from block design file <C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1060.371 ; gain = 43.359
update_compile_order -fileset sources_1
add_files -scan_for_includes {C:/Users/R9000X/Desktop/jiekou_lab/lab4/rtl_src/ptc/ptc_wrapper.v C:/Users/R9000X/Desktop/jiekou_lab/lab4/rtl_src/ptc/ptc_defines.v C:/Users/R9000X/Desktop/jiekou_lab/lab4/rtl_src/ptc/ptc_top.v}
INFO: [filemgmt 56-200] Setting project included file 'C:/Users/R9000X/Desktop/jiekou_lab/lab4/rtl_src/ptc/ptc_defines.v' to type 'Verilog Header'.
update_compile_order -fileset sources_1
create_bd_cell -type module -reference ptc_wrapper ptc_wrapper_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/R9000X/Desktop/jiekou_lab/lab4/ip_repo/show_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/R9000X/Desktop/jiekou_lab/lab4/ip_repo'.
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_adr_o] [get_bd_pins ptc_wrapper_0/wb_adr_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_dat_o] [get_bd_pins ptc_wrapper_0/wb_dat_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_sel_o] [get_bd_pins ptc_wrapper_0/wb_sel_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_we_o] [get_bd_pins ptc_wrapper_0/wb_we_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_cyc_o] [get_bd_pins ptc_wrapper_0/wb_cyc_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_stb_o] [get_bd_pins ptc_wrapper_0/wb_stb_i]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_dat_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_dat_i]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_ack_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_ack_i]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_err_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_err_i]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins ptc_wrapper_0/wb_err_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_err_i]'
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_err_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_err_i]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins ptc_wrapper_0/wb_clk_i]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins ptc_wrapper_0/wb_rst_i]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_inta_o] [get_bd_pins syscon_wrapper_0/ptc_irq]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins ptc_wrapper_0/wb_inta_o] [get_bd_pins syscon_wrapper_0/ptc_irq]'
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_inta_o] [get_bd_pins syscon_wrapper_0/ptc_irq]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins ptc_wrapper_0/wb_inta_o] [get_bd_pins syscon_wrapper_0/ptc_irq]'
connect_bd_net [get_bd_pins syscon_wrapper_0/ptc_irq] [get_bd_pins ptc_wrapper_0/wb_inta_o]
update_module_reference swerv_soc_syscon_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gpio_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_timer_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ptc_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'gpio_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_timer_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ptc_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/R9000X/Desktop/jiekou_lab/lab4/ip_repo/show_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/R9000X/Desktop/jiekou_lab/lab4/ip_repo'.
Upgrading 'C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd'
INFO: [IP_Flow 19-1972] Upgraded swerv_soc_syscon_wrapper_0_0 from syscon_wrapper_v1_0 1.0 to syscon_wrapper_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_sw_irq3'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_sw_irq4'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'swerv_soc_syscon_wrapper_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'swerv_soc_syscon_wrapper_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\R9000X\Desktop\jiekou_lab\lab3\RVfpga_Soc\RVfpga_Soc.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Wrote  : <C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins syscon_wrapper_0/o_sw_irq3] [get_bd_pins xlconcat_0/In2]
connect_bd_net [get_bd_pins syscon_wrapper_0/o_sw_irq4] [get_bd_pins xlconcat_0/In3]
delete_bd_objs [get_bd_nets extintsrc_req_0_1] [get_bd_ports extintsrc_req_0]
delete_bd_objs [get_bd_nets xlconcat_0_dout] [get_bd_ports dout_0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins swerv_wrapper_verilog_0/extintsrc_req]
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i

validate_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1422.758 ; gain = 16.652
save_bd_design
Wrote  : <C:\Users\R9000X\Desktop\jiekou_lab\lab3\RVfpga_Soc\RVfpga_Soc.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Wrote  : <C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'swerv_soc.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i

Wrote  : <C:\Users\R9000X\Desktop\jiekou_lab\lab3\RVfpga_Soc\RVfpga_Soc.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v
VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/sim/swerv_soc.v
VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block syscon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ptc_wrapper_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/ip/swerv_soc_auto_ds_0/swerv_soc_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/ip/swerv_soc_auto_pc_0/swerv_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Block Design Tcl file c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hw_handoff/swerv_soc_bd.tcl
Generated Hardware Definition File c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP swerv_soc_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP swerv_soc_auto_pc_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_ds_0, cache-ID = 75eaa10d31118a0a; cache size = 75.421 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_pc_0, cache-ID = d1cd9db01302540a; cache size = 75.421 MB.
[Tue Oct 31 19:11:52 2023] Launched swerv_soc_syscon_wrapper_0_0_synth_1, swerv_soc_ptc_wrapper_0_0_synth_1, synth_1...
Run output will be captured here:
swerv_soc_syscon_wrapper_0_0_synth_1: C:/Users/R9000X/Desktop/jiekou_lab/lab4/RVfpga_Soc/RVfpga_Soc.runs/swerv_soc_syscon_wrapper_0_0_synth_1/runme.log
swerv_soc_ptc_wrapper_0_0_synth_1: C:/Users/R9000X/Desktop/jiekou_lab/lab4/RVfpga_Soc/RVfpga_Soc.runs/swerv_soc_ptc_wrapper_0_0_synth_1/runme.log
synth_1: C:/Users/R9000X/Desktop/jiekou_lab/lab4/RVfpga_Soc/RVfpga_Soc.runs/synth_1/runme.log
[Tue Oct 31 19:11:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/R9000X/Desktop/jiekou_lab/lab4/RVfpga_Soc/RVfpga_Soc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1622.520 ; gain = 96.898
set_property location {-466 -175} [get_bd_ports i_sw]
set_property location {-474 -7} [get_bd_ports dmi_reg_addr_0]
set_property location {-481 10} [get_bd_ports dmi_reg_en_0]
set_property location {-477 -23} [get_bd_ports dmi_reg_en_0]
set_property location {-480 18} [get_bd_ports dmi_reg_wr_en_0]
set_property location {-464 196} [get_bd_ports i_uart_rx]
validate_bd_design -force
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i

validate_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1625.953 ; gain = 0.000
validate_bd_design -force
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i

validate_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1625.953 ; gain = 0.000
validate_bd_design -force
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i

validate_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1625.953 ; gain = 0.000
save_bd_design
Wrote  : <C:\Users\R9000X\Desktop\jiekou_lab\lab3\RVfpga_Soc\RVfpga_Soc.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Wrote  : <C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'swerv_soc.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i

VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v
VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/sim/swerv_soc.v
VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/ip/swerv_soc_auto_ds_0/swerv_soc_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/ip/swerv_soc_auto_pc_0/swerv_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Block Design Tcl file c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hw_handoff/swerv_soc_bd.tcl
Generated Hardware Definition File c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP swerv_soc_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP swerv_soc_auto_pc_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_ds_0, cache-ID = 75eaa10d31118a0a; cache size = 75.421 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_pc_0, cache-ID = d1cd9db01302540a; cache size = 75.421 MB.
[Tue Oct 31 19:21:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/R9000X/Desktop/jiekou_lab/lab4/RVfpga_Soc/RVfpga_Soc.runs/synth_1/runme.log
[Tue Oct 31 19:21:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/R9000X/Desktop/jiekou_lab/lab4/RVfpga_Soc/RVfpga_Soc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1628.473 ; gain = 2.520
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 31 19:24:12 2023...
