INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/Modulos_utiles/ContadorN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContadorN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/reloj_alarma/reloj_alarma.srcs/sources_1/new/FSM_botones.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_botones
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/reloj_alarma/reloj_alarma.srcs/sources_1/new/FSM_tiempo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tiempo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/reloj_alarma/reloj_alarma.srcs/sources_1/new/RTC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RTC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/Modulos_utiles/debouncer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PB_Debouncer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/Modulos_utiles/divisor_frec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divisor_frec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/Modulos_utiles/led7segmentos.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led7segmentos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/reloj_alarma/reloj_alarma.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/Modulos_utiles/unsigned_to_bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_to_bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/reloj_alarma/reloj_alarma.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
