
rcv_band_sw_freertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fc00  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002dc4  0800fda0  0800fda0  0001fda0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012b64  08012b64  000302b4  2**0
                  CONTENTS
  4 .ARM          00000008  08012b64  08012b64  00022b64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012b6c  08012b6c  000302b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012b6c  08012b6c  00022b6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012b70  08012b70  00022b70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002b4  20000000  08012b74  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001b000  200002b4  08012e28  000302b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000e04  2001b2b4  08012e28  0003b2b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000302b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a8fb  00000000  00000000  000302e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006577  00000000  00000000  0005abdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002220  00000000  00000000  00061158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001f58  00000000  00000000  00063378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fca1  00000000  00000000  000652d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002dfe2  00000000  00000000  00084f71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a7a1e  00000000  00000000  000b2f53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015a971  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009744  00000000  00000000  0015a9c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002b4 	.word	0x200002b4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800fd88 	.word	0x0800fd88

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002b8 	.word	0x200002b8
 80001dc:	0800fd88 	.word	0x0800fd88

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <displayBackgrounds>:
char buff[20];

uint16_t light_color = ST7735_COLOR565(125, 160, 175);
uint16_t dark_color = ST7735_COLOR565(40, 80, 130);

void displayBackgrounds() {
 8000584:	b580      	push	{r7, lr}
 8000586:	b084      	sub	sp, #16
 8000588:	af04      	add	r7, sp, #16
	/* backgriund */
	ST7735_FillRectangleFast(0, 0, 160, 80, light_color);
 800058a:	4b2d      	ldr	r3, [pc, #180]	; (8000640 <displayBackgrounds+0xbc>)
 800058c:	881b      	ldrh	r3, [r3, #0]
 800058e:	9300      	str	r3, [sp, #0]
 8000590:	2350      	movs	r3, #80	; 0x50
 8000592:	22a0      	movs	r2, #160	; 0xa0
 8000594:	2100      	movs	r1, #0
 8000596:	2000      	movs	r0, #0
 8000598:	f001 f91e 	bl	80017d8 <ST7735_FillRectangleFast>
	/* down string */
	ST7735_FillRectangleFast(0, 64, 160, 16, dark_color);
 800059c:	4b29      	ldr	r3, [pc, #164]	; (8000644 <displayBackgrounds+0xc0>)
 800059e:	881b      	ldrh	r3, [r3, #0]
 80005a0:	9300      	str	r3, [sp, #0]
 80005a2:	2310      	movs	r3, #16
 80005a4:	22a0      	movs	r2, #160	; 0xa0
 80005a6:	2140      	movs	r1, #64	; 0x40
 80005a8:	2000      	movs	r0, #0
 80005aa:	f001 f915 	bl	80017d8 <ST7735_FillRectangleFast>
	/* up string */
	ST7735_FillRectangleFast(0, 0, 160, 20, dark_color);
 80005ae:	4b25      	ldr	r3, [pc, #148]	; (8000644 <displayBackgrounds+0xc0>)
 80005b0:	881b      	ldrh	r3, [r3, #0]
 80005b2:	9300      	str	r3, [sp, #0]
 80005b4:	2314      	movs	r3, #20
 80005b6:	22a0      	movs	r2, #160	; 0xa0
 80005b8:	2100      	movs	r1, #0
 80005ba:	2000      	movs	r0, #0
 80005bc:	f001 f90c 	bl	80017d8 <ST7735_FillRectangleFast>
	/* labels */
	ST7735_WriteString(1, 6, "BAND",Font_7x10, light_color, dark_color);
 80005c0:	4b1f      	ldr	r3, [pc, #124]	; (8000640 <displayBackgrounds+0xbc>)
 80005c2:	881a      	ldrh	r2, [r3, #0]
 80005c4:	4b1f      	ldr	r3, [pc, #124]	; (8000644 <displayBackgrounds+0xc0>)
 80005c6:	8819      	ldrh	r1, [r3, #0]
 80005c8:	4b1f      	ldr	r3, [pc, #124]	; (8000648 <displayBackgrounds+0xc4>)
 80005ca:	9102      	str	r1, [sp, #8]
 80005cc:	9201      	str	r2, [sp, #4]
 80005ce:	685a      	ldr	r2, [r3, #4]
 80005d0:	9200      	str	r2, [sp, #0]
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a1d      	ldr	r2, [pc, #116]	; (800064c <displayBackgrounds+0xc8>)
 80005d6:	2106      	movs	r1, #6
 80005d8:	2001      	movs	r0, #1
 80005da:	f001 f840 	bl	800165e <ST7735_WriteString>
	ST7735_WriteString(72, 6,"STEP",Font_7x10, light_color, dark_color);
 80005de:	4b18      	ldr	r3, [pc, #96]	; (8000640 <displayBackgrounds+0xbc>)
 80005e0:	881a      	ldrh	r2, [r3, #0]
 80005e2:	4b18      	ldr	r3, [pc, #96]	; (8000644 <displayBackgrounds+0xc0>)
 80005e4:	8819      	ldrh	r1, [r3, #0]
 80005e6:	4b18      	ldr	r3, [pc, #96]	; (8000648 <displayBackgrounds+0xc4>)
 80005e8:	9102      	str	r1, [sp, #8]
 80005ea:	9201      	str	r2, [sp, #4]
 80005ec:	685a      	ldr	r2, [r3, #4]
 80005ee:	9200      	str	r2, [sp, #0]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	4a17      	ldr	r2, [pc, #92]	; (8000650 <displayBackgrounds+0xcc>)
 80005f4:	2106      	movs	r1, #6
 80005f6:	2048      	movs	r0, #72	; 0x48
 80005f8:	f001 f831 	bl	800165e <ST7735_WriteString>
    ST7735_WriteString(2, 35, "VFO", Font_7x10, dark_color, light_color);
 80005fc:	4b11      	ldr	r3, [pc, #68]	; (8000644 <displayBackgrounds+0xc0>)
 80005fe:	881a      	ldrh	r2, [r3, #0]
 8000600:	4b0f      	ldr	r3, [pc, #60]	; (8000640 <displayBackgrounds+0xbc>)
 8000602:	8819      	ldrh	r1, [r3, #0]
 8000604:	4b10      	ldr	r3, [pc, #64]	; (8000648 <displayBackgrounds+0xc4>)
 8000606:	9102      	str	r1, [sp, #8]
 8000608:	9201      	str	r2, [sp, #4]
 800060a:	685a      	ldr	r2, [r3, #4]
 800060c:	9200      	str	r2, [sp, #0]
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a10      	ldr	r2, [pc, #64]	; (8000654 <displayBackgrounds+0xd0>)
 8000612:	2123      	movs	r1, #35	; 0x23
 8000614:	2002      	movs	r0, #2
 8000616:	f001 f822 	bl	800165e <ST7735_WriteString>
    ST7735_WriteString(2, 43, " Hz", Font_7x10, dark_color, light_color);
 800061a:	4b0a      	ldr	r3, [pc, #40]	; (8000644 <displayBackgrounds+0xc0>)
 800061c:	881a      	ldrh	r2, [r3, #0]
 800061e:	4b08      	ldr	r3, [pc, #32]	; (8000640 <displayBackgrounds+0xbc>)
 8000620:	8819      	ldrh	r1, [r3, #0]
 8000622:	4b09      	ldr	r3, [pc, #36]	; (8000648 <displayBackgrounds+0xc4>)
 8000624:	9102      	str	r1, [sp, #8]
 8000626:	9201      	str	r2, [sp, #4]
 8000628:	685a      	ldr	r2, [r3, #4]
 800062a:	9200      	str	r2, [sp, #0]
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	4a0a      	ldr	r2, [pc, #40]	; (8000658 <displayBackgrounds+0xd4>)
 8000630:	212b      	movs	r1, #43	; 0x2b
 8000632:	2002      	movs	r0, #2
 8000634:	f001 f813 	bl	800165e <ST7735_WriteString>
}
 8000638:	bf00      	nop
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	20000000 	.word	0x20000000
 8000644:	20000002 	.word	0x20000002
 8000648:	20000004 	.word	0x20000004
 800064c:	0800fda0 	.word	0x0800fda0
 8000650:	0800fda8 	.word	0x0800fda8
 8000654:	0800fdb0 	.word	0x0800fdb0
 8000658:	0800fdb4 	.word	0x0800fdb4

0800065c <displayBand>:

void displayBand(const char * band)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b086      	sub	sp, #24
 8000660:	af04      	add	r7, sp, #16
 8000662:	6078      	str	r0, [r7, #4]

	ST7735_WriteString(35, 2, band, Font_11x18, light_color, dark_color);
 8000664:	4b09      	ldr	r3, [pc, #36]	; (800068c <displayBand+0x30>)
 8000666:	881a      	ldrh	r2, [r3, #0]
 8000668:	4b09      	ldr	r3, [pc, #36]	; (8000690 <displayBand+0x34>)
 800066a:	8819      	ldrh	r1, [r3, #0]
 800066c:	4b09      	ldr	r3, [pc, #36]	; (8000694 <displayBand+0x38>)
 800066e:	9102      	str	r1, [sp, #8]
 8000670:	9201      	str	r2, [sp, #4]
 8000672:	685a      	ldr	r2, [r3, #4]
 8000674:	9200      	str	r2, [sp, #0]
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	687a      	ldr	r2, [r7, #4]
 800067a:	2102      	movs	r1, #2
 800067c:	2023      	movs	r0, #35	; 0x23
 800067e:	f000 ffee 	bl	800165e <ST7735_WriteString>
}
 8000682:	bf00      	nop
 8000684:	3708      	adds	r7, #8
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	20000000 	.word	0x20000000
 8000690:	20000002 	.word	0x20000002
 8000694:	2000000c 	.word	0x2000000c

08000698 <displayStep>:

void displayStep(const char * step)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b086      	sub	sp, #24
 800069c:	af04      	add	r7, sp, #16
 800069e:	6078      	str	r0, [r7, #4]
	ST7735_WriteString(104, 2, step, Font_11x18, light_color, dark_color);
 80006a0:	4b09      	ldr	r3, [pc, #36]	; (80006c8 <displayStep+0x30>)
 80006a2:	881a      	ldrh	r2, [r3, #0]
 80006a4:	4b09      	ldr	r3, [pc, #36]	; (80006cc <displayStep+0x34>)
 80006a6:	8819      	ldrh	r1, [r3, #0]
 80006a8:	4b09      	ldr	r3, [pc, #36]	; (80006d0 <displayStep+0x38>)
 80006aa:	9102      	str	r1, [sp, #8]
 80006ac:	9201      	str	r2, [sp, #4]
 80006ae:	685a      	ldr	r2, [r3, #4]
 80006b0:	9200      	str	r2, [sp, #0]
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	687a      	ldr	r2, [r7, #4]
 80006b6:	2102      	movs	r1, #2
 80006b8:	2068      	movs	r0, #104	; 0x68
 80006ba:	f000 ffd0 	bl	800165e <ST7735_WriteString>
}
 80006be:	bf00      	nop
 80006c0:	3708      	adds	r7, #8
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	20000000 	.word	0x20000000
 80006cc:	20000002 	.word	0x20000002
 80006d0:	2000000c 	.word	0x2000000c

080006d4 <displayFrequency>:

void displayFrequency(uint32_t freq) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b088      	sub	sp, #32
 80006d8:	af04      	add	r7, sp, #16
 80006da:	6078      	str	r0, [r7, #4]
	uint16_t th, dig, mi;
	th = freq%1000;
 80006dc:	687a      	ldr	r2, [r7, #4]
 80006de:	4b26      	ldr	r3, [pc, #152]	; (8000778 <displayFrequency+0xa4>)
 80006e0:	fba3 1302 	umull	r1, r3, r3, r2
 80006e4:	099b      	lsrs	r3, r3, #6
 80006e6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80006ea:	fb01 f303 	mul.w	r3, r1, r3
 80006ee:	1ad3      	subs	r3, r2, r3
 80006f0:	81fb      	strh	r3, [r7, #14]
	dig = (freq / 1000)%1000;
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	4a20      	ldr	r2, [pc, #128]	; (8000778 <displayFrequency+0xa4>)
 80006f6:	fba2 2303 	umull	r2, r3, r2, r3
 80006fa:	099a      	lsrs	r2, r3, #6
 80006fc:	4b1e      	ldr	r3, [pc, #120]	; (8000778 <displayFrequency+0xa4>)
 80006fe:	fba3 1302 	umull	r1, r3, r3, r2
 8000702:	099b      	lsrs	r3, r3, #6
 8000704:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000708:	fb01 f303 	mul.w	r3, r1, r3
 800070c:	1ad3      	subs	r3, r2, r3
 800070e:	81bb      	strh	r3, [r7, #12]
	mi = (freq / 1000000);
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	4a1a      	ldr	r2, [pc, #104]	; (800077c <displayFrequency+0xa8>)
 8000714:	fba2 2303 	umull	r2, r3, r2, r3
 8000718:	0c9b      	lsrs	r3, r3, #18
 800071a:	817b      	strh	r3, [r7, #10]
	sprintf(buff, "%02d.%03d",mi, dig);
 800071c:	897a      	ldrh	r2, [r7, #10]
 800071e:	89bb      	ldrh	r3, [r7, #12]
 8000720:	4917      	ldr	r1, [pc, #92]	; (8000780 <displayFrequency+0xac>)
 8000722:	4818      	ldr	r0, [pc, #96]	; (8000784 <displayFrequency+0xb0>)
 8000724:	f00e fb8c 	bl	800ee40 <siprintf>
	ST7735_WriteString(26, 32, buff, Font_16x26, dark_color, light_color);
 8000728:	4b17      	ldr	r3, [pc, #92]	; (8000788 <displayFrequency+0xb4>)
 800072a:	881a      	ldrh	r2, [r3, #0]
 800072c:	4b17      	ldr	r3, [pc, #92]	; (800078c <displayFrequency+0xb8>)
 800072e:	8819      	ldrh	r1, [r3, #0]
 8000730:	4b17      	ldr	r3, [pc, #92]	; (8000790 <displayFrequency+0xbc>)
 8000732:	9102      	str	r1, [sp, #8]
 8000734:	9201      	str	r2, [sp, #4]
 8000736:	685a      	ldr	r2, [r3, #4]
 8000738:	9200      	str	r2, [sp, #0]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a11      	ldr	r2, [pc, #68]	; (8000784 <displayFrequency+0xb0>)
 800073e:	2120      	movs	r1, #32
 8000740:	201a      	movs	r0, #26
 8000742:	f000 ff8c 	bl	800165e <ST7735_WriteString>
	sprintf(buff, "%03d",th);
 8000746:	89fb      	ldrh	r3, [r7, #14]
 8000748:	461a      	mov	r2, r3
 800074a:	4912      	ldr	r1, [pc, #72]	; (8000794 <displayFrequency+0xc0>)
 800074c:	480d      	ldr	r0, [pc, #52]	; (8000784 <displayFrequency+0xb0>)
 800074e:	f00e fb77 	bl	800ee40 <siprintf>
	ST7735_WriteString(125, 37, buff, Font_11x18, dark_color, light_color);
 8000752:	4b0d      	ldr	r3, [pc, #52]	; (8000788 <displayFrequency+0xb4>)
 8000754:	881a      	ldrh	r2, [r3, #0]
 8000756:	4b0d      	ldr	r3, [pc, #52]	; (800078c <displayFrequency+0xb8>)
 8000758:	8819      	ldrh	r1, [r3, #0]
 800075a:	4b0f      	ldr	r3, [pc, #60]	; (8000798 <displayFrequency+0xc4>)
 800075c:	9102      	str	r1, [sp, #8]
 800075e:	9201      	str	r2, [sp, #4]
 8000760:	685a      	ldr	r2, [r3, #4]
 8000762:	9200      	str	r2, [sp, #0]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	4a07      	ldr	r2, [pc, #28]	; (8000784 <displayFrequency+0xb0>)
 8000768:	2125      	movs	r1, #37	; 0x25
 800076a:	207d      	movs	r0, #125	; 0x7d
 800076c:	f000 ff77 	bl	800165e <ST7735_WriteString>
}
 8000770:	bf00      	nop
 8000772:	3710      	adds	r7, #16
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	10624dd3 	.word	0x10624dd3
 800077c:	431bde83 	.word	0x431bde83
 8000780:	0800fdb8 	.word	0x0800fdb8
 8000784:	200002d0 	.word	0x200002d0
 8000788:	20000002 	.word	0x20000002
 800078c:	20000000 	.word	0x20000000
 8000790:	20000014 	.word	0x20000014
 8000794:	0800fdc4 	.word	0x0800fdc4
 8000798:	2000000c 	.word	0x2000000c

0800079c <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);
void vApplicationIdleHook(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void) {
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
	//ulHighFrequencyTimerTicks = 0UL;
}
 80007a0:	bf00      	nop
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
	...

080007ac <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void) {
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
	return ulHighFrequencyTimerTicks;
 80007b0:	4b03      	ldr	r3, [pc, #12]	; (80007c0 <getRunTimeCounterValue+0x14>)
 80007b2:	681b      	ldr	r3, [r3, #0]
}
 80007b4:	4618      	mov	r0, r3
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	20000350 	.word	0x20000350

080007c4 <vApplicationIdleHook>:
extern uint16_t current_step;
extern uint8_t current_band;
/* USER CODE END 1 */

/* USER CODE BEGIN 2 */
void vApplicationIdleHook(void) {
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
	 vTaskDelete() API function (as this demo application does) then it is also
	 important that vApplicationIdleHook() is permitted to return to its calling
	 function, because it is the responsibility of the idle task to clean up
	 memory allocated by the kernel to any task that has since been deleted. */
	//vTaskList(taskListStatus);
}
 80007c8:	bf00      	nop
 80007ca:	46bd      	mov	sp, r7
 80007cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d0:	4770      	bx	lr
	...

080007d4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80007d8:	4a0c      	ldr	r2, [pc, #48]	; (800080c <MX_FREERTOS_Init+0x38>)
 80007da:	2100      	movs	r1, #0
 80007dc:	480c      	ldr	r0, [pc, #48]	; (8000810 <MX_FREERTOS_Init+0x3c>)
 80007de:	f00a fdf9 	bl	800b3d4 <osThreadNew>
 80007e2:	4603      	mov	r3, r0
 80007e4:	4a0b      	ldr	r2, [pc, #44]	; (8000814 <MX_FREERTOS_Init+0x40>)
 80007e6:	6013      	str	r3, [r2, #0]

  /* creation of encoderTask */
  encoderTaskHandle = osThreadNew(StartEncoderTask, NULL, &encoderTask_attributes);
 80007e8:	4a0b      	ldr	r2, [pc, #44]	; (8000818 <MX_FREERTOS_Init+0x44>)
 80007ea:	2100      	movs	r1, #0
 80007ec:	480b      	ldr	r0, [pc, #44]	; (800081c <MX_FREERTOS_Init+0x48>)
 80007ee:	f00a fdf1 	bl	800b3d4 <osThreadNew>
 80007f2:	4603      	mov	r3, r0
 80007f4:	4a0a      	ldr	r2, [pc, #40]	; (8000820 <MX_FREERTOS_Init+0x4c>)
 80007f6:	6013      	str	r3, [r2, #0]

  /* creation of buttonsTask */
  buttonsTaskHandle = osThreadNew(StartButtonsTask, NULL, &buttonsTask_attributes);
 80007f8:	4a0a      	ldr	r2, [pc, #40]	; (8000824 <MX_FREERTOS_Init+0x50>)
 80007fa:	2100      	movs	r1, #0
 80007fc:	480a      	ldr	r0, [pc, #40]	; (8000828 <MX_FREERTOS_Init+0x54>)
 80007fe:	f00a fde9 	bl	800b3d4 <osThreadNew>
 8000802:	4603      	mov	r3, r0
 8000804:	4a09      	ldr	r2, [pc, #36]	; (800082c <MX_FREERTOS_Init+0x58>)
 8000806:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000808:	bf00      	nop
 800080a:	bd80      	pop	{r7, pc}
 800080c:	080129d0 	.word	0x080129d0
 8000810:	08000831 	.word	0x08000831
 8000814:	200002f0 	.word	0x200002f0
 8000818:	080129f4 	.word	0x080129f4
 800081c:	08000881 	.word	0x08000881
 8000820:	200002f4 	.word	0x200002f4
 8000824:	08012a18 	.word	0x08012a18
 8000828:	080009f9 	.word	0x080009f9
 800082c:	200002f8 	.word	0x200002f8

08000830 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000838:	f00d fb20 	bl	800de7c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	current_freq = band[current_band].minFreq;
 800083c:	4b0d      	ldr	r3, [pc, #52]	; (8000874 <StartDefaultTask+0x44>)
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	4619      	mov	r1, r3
 8000842:	4a0d      	ldr	r2, [pc, #52]	; (8000878 <StartDefaultTask+0x48>)
 8000844:	460b      	mov	r3, r1
 8000846:	005b      	lsls	r3, r3, #1
 8000848:	440b      	add	r3, r1
 800084a:	009b      	lsls	r3, r3, #2
 800084c:	4413      	add	r3, r2
 800084e:	3304      	adds	r3, #4
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	461a      	mov	r2, r3
 8000854:	4b09      	ldr	r3, [pc, #36]	; (800087c <StartDefaultTask+0x4c>)
 8000856:	601a      	str	r2, [r3, #0]
	si5351_SetupCLK0(current_freq * f_multiplier, SI5351_DRIVE_STRENGTH_8MA);
 8000858:	4b08      	ldr	r3, [pc, #32]	; (800087c <StartDefaultTask+0x4c>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	009b      	lsls	r3, r3, #2
 800085e:	2103      	movs	r1, #3
 8000860:	4618      	mov	r0, r3
 8000862:	f008 fc75 	bl	8009150 <si5351_SetupCLK0>
	si5351_EnableOutputs(1 << 0);
 8000866:	2001      	movs	r0, #1
 8000868:	f008 fc93 	bl	8009192 <si5351_EnableOutputs>
	/* Timer*/
	for (;;) {
		//HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
		osDelay(250);
 800086c:	20fa      	movs	r0, #250	; 0xfa
 800086e:	f00a fe43 	bl	800b4f8 <osDelay>
 8000872:	e7fb      	b.n	800086c <StartDefaultTask+0x3c>
 8000874:	2000014e 	.word	0x2000014e
 8000878:	2000005c 	.word	0x2000005c
 800087c:	20000354 	.word	0x20000354

08000880 <StartEncoderTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartEncoderTask */
void StartEncoderTask(void *argument)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b086      	sub	sp, #24
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartEncoderTask */
	/* Infinite loop */

	int32_t prevCounter = 0;
 8000888:	2300      	movs	r3, #0
 800088a:	617b      	str	r3, [r7, #20]
	/*  */
	max_freq = band[current_band].maxFreq;
 800088c:	4b52      	ldr	r3, [pc, #328]	; (80009d8 <StartEncoderTask+0x158>)
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	4619      	mov	r1, r3
 8000892:	4a52      	ldr	r2, [pc, #328]	; (80009dc <StartEncoderTask+0x15c>)
 8000894:	460b      	mov	r3, r1
 8000896:	005b      	lsls	r3, r3, #1
 8000898:	440b      	add	r3, r1
 800089a:	009b      	lsls	r3, r3, #2
 800089c:	4413      	add	r3, r2
 800089e:	3308      	adds	r3, #8
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	461a      	mov	r2, r3
 80008a4:	4b4e      	ldr	r3, [pc, #312]	; (80009e0 <StartEncoderTask+0x160>)
 80008a6:	601a      	str	r2, [r3, #0]
	min_freq = band[current_band].minFreq;
 80008a8:	4b4b      	ldr	r3, [pc, #300]	; (80009d8 <StartEncoderTask+0x158>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	4619      	mov	r1, r3
 80008ae:	4a4b      	ldr	r2, [pc, #300]	; (80009dc <StartEncoderTask+0x15c>)
 80008b0:	460b      	mov	r3, r1
 80008b2:	005b      	lsls	r3, r3, #1
 80008b4:	440b      	add	r3, r1
 80008b6:	009b      	lsls	r3, r3, #2
 80008b8:	4413      	add	r3, r2
 80008ba:	3304      	adds	r3, #4
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	461a      	mov	r2, r3
 80008c0:	4b48      	ldr	r3, [pc, #288]	; (80009e4 <StartEncoderTask+0x164>)
 80008c2:	601a      	str	r2, [r3, #0]
	current_freq = min_freq;
 80008c4:	4b47      	ldr	r3, [pc, #284]	; (80009e4 <StartEncoderTask+0x164>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	4a47      	ldr	r2, [pc, #284]	; (80009e8 <StartEncoderTask+0x168>)
 80008ca:	6013      	str	r3, [r2, #0]
	/* */
	//ST7735_FillScreenFast(ST7735_BLACK);
	displayBackgrounds();
 80008cc:	f7ff fe5a 	bl	8000584 <displayBackgrounds>
	displayBand(band[current_band].name);
 80008d0:	4b41      	ldr	r3, [pc, #260]	; (80009d8 <StartEncoderTask+0x158>)
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	4619      	mov	r1, r3
 80008d6:	4a41      	ldr	r2, [pc, #260]	; (80009dc <StartEncoderTask+0x15c>)
 80008d8:	460b      	mov	r3, r1
 80008da:	005b      	lsls	r3, r3, #1
 80008dc:	440b      	add	r3, r1
 80008de:	009b      	lsls	r3, r3, #2
 80008e0:	4413      	add	r3, r2
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4618      	mov	r0, r3
 80008e6:	f7ff feb9 	bl	800065c <displayBand>
	displayStep(step[current_step].name);
 80008ea:	4b40      	ldr	r3, [pc, #256]	; (80009ec <StartEncoderTask+0x16c>)
 80008ec:	881b      	ldrh	r3, [r3, #0]
 80008ee:	461a      	mov	r2, r3
 80008f0:	4b3f      	ldr	r3, [pc, #252]	; (80009f0 <StartEncoderTask+0x170>)
 80008f2:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 80008f6:	4618      	mov	r0, r3
 80008f8:	f7ff fece 	bl	8000698 <displayStep>
	displayFrequency(current_freq);
 80008fc:	4b3a      	ldr	r3, [pc, #232]	; (80009e8 <StartEncoderTask+0x168>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4618      	mov	r0, r3
 8000902:	f7ff fee7 	bl	80006d4 <displayFrequency>
	/* */
	for (;;) {
		int currCounter = __HAL_TIM_GET_COUNTER(&htim3);
 8000906:	4b3b      	ldr	r3, [pc, #236]	; (80009f4 <StartEncoderTask+0x174>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800090c:	613b      	str	r3, [r7, #16]
		uint16_t step_value = step[current_step].step;
 800090e:	4b37      	ldr	r3, [pc, #220]	; (80009ec <StartEncoderTask+0x16c>)
 8000910:	881b      	ldrh	r3, [r3, #0]
 8000912:	4a37      	ldr	r2, [pc, #220]	; (80009f0 <StartEncoderTask+0x170>)
 8000914:	00db      	lsls	r3, r3, #3
 8000916:	4413      	add	r3, r2
 8000918:	685b      	ldr	r3, [r3, #4]
 800091a:	81fb      	strh	r3, [r7, #14]
		currCounter = 32767 - ((currCounter - 1) & 0xFFFF) / 2;
 800091c:	693b      	ldr	r3, [r7, #16]
 800091e:	3b01      	subs	r3, #1
 8000920:	b29b      	uxth	r3, r3
 8000922:	0fda      	lsrs	r2, r3, #31
 8000924:	4413      	add	r3, r2
 8000926:	105b      	asrs	r3, r3, #1
 8000928:	425b      	negs	r3, r3
 800092a:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 800092e:	337f      	adds	r3, #127	; 0x7f
 8000930:	613b      	str	r3, [r7, #16]

		if (currCounter != prevCounter) {
 8000932:	693a      	ldr	r2, [r7, #16]
 8000934:	697b      	ldr	r3, [r7, #20]
 8000936:	429a      	cmp	r2, r3
 8000938:	d04a      	beq.n	80009d0 <StartEncoderTask+0x150>
			if (currCounter > prevCounter) {
 800093a:	693a      	ldr	r2, [r7, #16]
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	429a      	cmp	r2, r3
 8000940:	dd20      	ble.n	8000984 <StartEncoderTask+0x104>
				if (current_freq != min_freq) {
 8000942:	4b29      	ldr	r3, [pc, #164]	; (80009e8 <StartEncoderTask+0x168>)
 8000944:	681a      	ldr	r2, [r3, #0]
 8000946:	4b27      	ldr	r3, [pc, #156]	; (80009e4 <StartEncoderTask+0x164>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	429a      	cmp	r2, r3
 800094c:	d006      	beq.n	800095c <StartEncoderTask+0xdc>
					current_freq -= step_value;
 800094e:	4b26      	ldr	r3, [pc, #152]	; (80009e8 <StartEncoderTask+0x168>)
 8000950:	681a      	ldr	r2, [r3, #0]
 8000952:	89fb      	ldrh	r3, [r7, #14]
 8000954:	1ad3      	subs	r3, r2, r3
 8000956:	4a24      	ldr	r2, [pc, #144]	; (80009e8 <StartEncoderTask+0x168>)
 8000958:	6013      	str	r3, [r2, #0]
 800095a:	e003      	b.n	8000964 <StartEncoderTask+0xe4>
				} else {
					current_freq = max_freq;
 800095c:	4b20      	ldr	r3, [pc, #128]	; (80009e0 <StartEncoderTask+0x160>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a21      	ldr	r2, [pc, #132]	; (80009e8 <StartEncoderTask+0x168>)
 8000962:	6013      	str	r3, [r2, #0]
				}
				si5351_SetupCLK0(current_freq * f_multiplier, SI5351_DRIVE_STRENGTH_4MA);
 8000964:	4b20      	ldr	r3, [pc, #128]	; (80009e8 <StartEncoderTask+0x168>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	009b      	lsls	r3, r3, #2
 800096a:	2101      	movs	r1, #1
 800096c:	4618      	mov	r0, r3
 800096e:	f008 fbef 	bl	8009150 <si5351_SetupCLK0>
				displayFrequency(current_freq);
 8000972:	4b1d      	ldr	r3, [pc, #116]	; (80009e8 <StartEncoderTask+0x168>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	4618      	mov	r0, r3
 8000978:	f7ff feac 	bl	80006d4 <displayFrequency>
				osDelay(5);
 800097c:	2005      	movs	r0, #5
 800097e:	f00a fdbb 	bl	800b4f8 <osDelay>
 8000982:	e023      	b.n	80009cc <StartEncoderTask+0x14c>
			} else if (currCounter < prevCounter) {
 8000984:	693a      	ldr	r2, [r7, #16]
 8000986:	697b      	ldr	r3, [r7, #20]
 8000988:	429a      	cmp	r2, r3
 800098a:	da1f      	bge.n	80009cc <StartEncoderTask+0x14c>
				if (current_freq != max_freq) {
 800098c:	4b16      	ldr	r3, [pc, #88]	; (80009e8 <StartEncoderTask+0x168>)
 800098e:	681a      	ldr	r2, [r3, #0]
 8000990:	4b13      	ldr	r3, [pc, #76]	; (80009e0 <StartEncoderTask+0x160>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	429a      	cmp	r2, r3
 8000996:	d006      	beq.n	80009a6 <StartEncoderTask+0x126>
					current_freq += step_value;
 8000998:	89fa      	ldrh	r2, [r7, #14]
 800099a:	4b13      	ldr	r3, [pc, #76]	; (80009e8 <StartEncoderTask+0x168>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	4413      	add	r3, r2
 80009a0:	4a11      	ldr	r2, [pc, #68]	; (80009e8 <StartEncoderTask+0x168>)
 80009a2:	6013      	str	r3, [r2, #0]
 80009a4:	e003      	b.n	80009ae <StartEncoderTask+0x12e>
				} else {
					current_freq = min_freq;
 80009a6:	4b0f      	ldr	r3, [pc, #60]	; (80009e4 <StartEncoderTask+0x164>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	4a0f      	ldr	r2, [pc, #60]	; (80009e8 <StartEncoderTask+0x168>)
 80009ac:	6013      	str	r3, [r2, #0]
				}
				si5351_SetupCLK0(current_freq * f_multiplier, SI5351_DRIVE_STRENGTH_4MA);
 80009ae:	4b0e      	ldr	r3, [pc, #56]	; (80009e8 <StartEncoderTask+0x168>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	009b      	lsls	r3, r3, #2
 80009b4:	2101      	movs	r1, #1
 80009b6:	4618      	mov	r0, r3
 80009b8:	f008 fbca 	bl	8009150 <si5351_SetupCLK0>
				displayFrequency(current_freq);
 80009bc:	4b0a      	ldr	r3, [pc, #40]	; (80009e8 <StartEncoderTask+0x168>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4618      	mov	r0, r3
 80009c2:	f7ff fe87 	bl	80006d4 <displayFrequency>
				osDelay(5);
 80009c6:	2005      	movs	r0, #5
 80009c8:	f00a fd96 	bl	800b4f8 <osDelay>
			} else {

			}
			prevCounter = currCounter;
 80009cc:	693b      	ldr	r3, [r7, #16]
 80009ce:	617b      	str	r3, [r7, #20]
		}

		osDelay(5);
 80009d0:	2005      	movs	r0, #5
 80009d2:	f00a fd91 	bl	800b4f8 <osDelay>
	for (;;) {
 80009d6:	e796      	b.n	8000906 <StartEncoderTask+0x86>
 80009d8:	2000014e 	.word	0x2000014e
 80009dc:	2000005c 	.word	0x2000005c
 80009e0:	200002e8 	.word	0x200002e8
 80009e4:	200002ec 	.word	0x200002ec
 80009e8:	20000354 	.word	0x20000354
 80009ec:	2000014c 	.word	0x2000014c
 80009f0:	2000001c 	.word	0x2000001c
 80009f4:	20000428 	.word	0x20000428

080009f8 <StartButtonsTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartButtonsTask */
void StartButtonsTask(void *argument)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartButtonsTask */
	/* Infinite loop */
	for (;;) {
		/* BUTTON */
		//printf("Step %d\n\r", current_step);
		if (buttonPressed[buttonNumber]) {
 8000a00:	4ba7      	ldr	r3, [pc, #668]	; (8000ca0 <StartButtonsTask+0x2a8>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	461a      	mov	r2, r3
 8000a06:	4ba7      	ldr	r3, [pc, #668]	; (8000ca4 <StartButtonsTask+0x2ac>)
 8000a08:	5c9b      	ldrb	r3, [r3, r2]
 8000a0a:	b2db      	uxtb	r3, r3
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	f000 8143 	beq.w	8000c98 <StartButtonsTask+0x2a0>
			buttonPressed[buttonNumber] = 0;
 8000a12:	4ba3      	ldr	r3, [pc, #652]	; (8000ca0 <StartButtonsTask+0x2a8>)
 8000a14:	781b      	ldrb	r3, [r3, #0]
 8000a16:	461a      	mov	r2, r3
 8000a18:	4ba2      	ldr	r3, [pc, #648]	; (8000ca4 <StartButtonsTask+0x2ac>)
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	5499      	strb	r1, [r3, r2]
			if (buttonNumber == 0) {
 8000a1e:	4ba0      	ldr	r3, [pc, #640]	; (8000ca0 <StartButtonsTask+0x2a8>)
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d121      	bne.n	8000a6a <StartButtonsTask+0x72>
				if (current_step != lastStep) {
 8000a26:	4ba0      	ldr	r3, [pc, #640]	; (8000ca8 <StartButtonsTask+0x2b0>)
 8000a28:	881b      	ldrh	r3, [r3, #0]
 8000a2a:	461a      	mov	r2, r3
 8000a2c:	2307      	movs	r3, #7
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	d00f      	beq.n	8000a52 <StartButtonsTask+0x5a>
					current_step++;
 8000a32:	4b9d      	ldr	r3, [pc, #628]	; (8000ca8 <StartButtonsTask+0x2b0>)
 8000a34:	881b      	ldrh	r3, [r3, #0]
 8000a36:	3301      	adds	r3, #1
 8000a38:	b29a      	uxth	r2, r3
 8000a3a:	4b9b      	ldr	r3, [pc, #620]	; (8000ca8 <StartButtonsTask+0x2b0>)
 8000a3c:	801a      	strh	r2, [r3, #0]
					displayStep(step[current_step].name);
 8000a3e:	4b9a      	ldr	r3, [pc, #616]	; (8000ca8 <StartButtonsTask+0x2b0>)
 8000a40:	881b      	ldrh	r3, [r3, #0]
 8000a42:	461a      	mov	r2, r3
 8000a44:	4b99      	ldr	r3, [pc, #612]	; (8000cac <StartButtonsTask+0x2b4>)
 8000a46:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f7ff fe24 	bl	8000698 <displayStep>
 8000a50:	e00b      	b.n	8000a6a <StartButtonsTask+0x72>
				} else {
					current_step = 0;
 8000a52:	4b95      	ldr	r3, [pc, #596]	; (8000ca8 <StartButtonsTask+0x2b0>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	801a      	strh	r2, [r3, #0]
					displayStep(step[current_step].name);
 8000a58:	4b93      	ldr	r3, [pc, #588]	; (8000ca8 <StartButtonsTask+0x2b0>)
 8000a5a:	881b      	ldrh	r3, [r3, #0]
 8000a5c:	461a      	mov	r2, r3
 8000a5e:	4b93      	ldr	r3, [pc, #588]	; (8000cac <StartButtonsTask+0x2b4>)
 8000a60:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 8000a64:	4618      	mov	r0, r3
 8000a66:	f7ff fe17 	bl	8000698 <displayStep>
				}
			}
			if (buttonNumber == 1) {
 8000a6a:	4b8d      	ldr	r3, [pc, #564]	; (8000ca0 <StartButtonsTask+0x2a8>)
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	2b01      	cmp	r3, #1
 8000a70:	f040 8087 	bne.w	8000b82 <StartButtonsTask+0x18a>
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000a74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a78:	488d      	ldr	r0, [pc, #564]	; (8000cb0 <StartButtonsTask+0x2b8>)
 8000a7a:	f001 fe27 	bl	80026cc <HAL_GPIO_TogglePin>
				if (current_band != lastBand) {
 8000a7e:	4b8d      	ldr	r3, [pc, #564]	; (8000cb4 <StartButtonsTask+0x2bc>)
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	461a      	mov	r2, r3
 8000a84:	2313      	movs	r3, #19
 8000a86:	429a      	cmp	r2, r3
 8000a88:	d03f      	beq.n	8000b0a <StartButtonsTask+0x112>
					current_band++;
 8000a8a:	4b8a      	ldr	r3, [pc, #552]	; (8000cb4 <StartButtonsTask+0x2bc>)
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	3301      	adds	r3, #1
 8000a90:	b2da      	uxtb	r2, r3
 8000a92:	4b88      	ldr	r3, [pc, #544]	; (8000cb4 <StartButtonsTask+0x2bc>)
 8000a94:	701a      	strb	r2, [r3, #0]
					displayBand(band[current_band].name);
 8000a96:	4b87      	ldr	r3, [pc, #540]	; (8000cb4 <StartButtonsTask+0x2bc>)
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	4a86      	ldr	r2, [pc, #536]	; (8000cb8 <StartButtonsTask+0x2c0>)
 8000a9e:	460b      	mov	r3, r1
 8000aa0:	005b      	lsls	r3, r3, #1
 8000aa2:	440b      	add	r3, r1
 8000aa4:	009b      	lsls	r3, r3, #2
 8000aa6:	4413      	add	r3, r2
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f7ff fdd6 	bl	800065c <displayBand>
					max_freq = band[current_band].maxFreq;
 8000ab0:	4b80      	ldr	r3, [pc, #512]	; (8000cb4 <StartButtonsTask+0x2bc>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	4a80      	ldr	r2, [pc, #512]	; (8000cb8 <StartButtonsTask+0x2c0>)
 8000ab8:	460b      	mov	r3, r1
 8000aba:	005b      	lsls	r3, r3, #1
 8000abc:	440b      	add	r3, r1
 8000abe:	009b      	lsls	r3, r3, #2
 8000ac0:	4413      	add	r3, r2
 8000ac2:	3308      	adds	r3, #8
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	461a      	mov	r2, r3
 8000ac8:	4b7c      	ldr	r3, [pc, #496]	; (8000cbc <StartButtonsTask+0x2c4>)
 8000aca:	601a      	str	r2, [r3, #0]
					min_freq = band[current_band].minFreq;
 8000acc:	4b79      	ldr	r3, [pc, #484]	; (8000cb4 <StartButtonsTask+0x2bc>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4a79      	ldr	r2, [pc, #484]	; (8000cb8 <StartButtonsTask+0x2c0>)
 8000ad4:	460b      	mov	r3, r1
 8000ad6:	005b      	lsls	r3, r3, #1
 8000ad8:	440b      	add	r3, r1
 8000ada:	009b      	lsls	r3, r3, #2
 8000adc:	4413      	add	r3, r2
 8000ade:	3304      	adds	r3, #4
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	461a      	mov	r2, r3
 8000ae4:	4b76      	ldr	r3, [pc, #472]	; (8000cc0 <StartButtonsTask+0x2c8>)
 8000ae6:	601a      	str	r2, [r3, #0]
					current_freq = min_freq;
 8000ae8:	4b75      	ldr	r3, [pc, #468]	; (8000cc0 <StartButtonsTask+0x2c8>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a75      	ldr	r2, [pc, #468]	; (8000cc4 <StartButtonsTask+0x2cc>)
 8000aee:	6013      	str	r3, [r2, #0]
					displayFrequency(current_freq);
 8000af0:	4b74      	ldr	r3, [pc, #464]	; (8000cc4 <StartButtonsTask+0x2cc>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4618      	mov	r0, r3
 8000af6:	f7ff fded 	bl	80006d4 <displayFrequency>
					si5351_SetupCLK0(current_freq * f_multiplier, SI5351_DRIVE_STRENGTH_4MA);
 8000afa:	4b72      	ldr	r3, [pc, #456]	; (8000cc4 <StartButtonsTask+0x2cc>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	009b      	lsls	r3, r3, #2
 8000b00:	2101      	movs	r1, #1
 8000b02:	4618      	mov	r0, r3
 8000b04:	f008 fb24 	bl	8009150 <si5351_SetupCLK0>
 8000b08:	e03b      	b.n	8000b82 <StartButtonsTask+0x18a>
				} else {
					current_band = 0;
 8000b0a:	4b6a      	ldr	r3, [pc, #424]	; (8000cb4 <StartButtonsTask+0x2bc>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	701a      	strb	r2, [r3, #0]
					displayBand(band[current_band].name);
 8000b10:	4b68      	ldr	r3, [pc, #416]	; (8000cb4 <StartButtonsTask+0x2bc>)
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	4619      	mov	r1, r3
 8000b16:	4a68      	ldr	r2, [pc, #416]	; (8000cb8 <StartButtonsTask+0x2c0>)
 8000b18:	460b      	mov	r3, r1
 8000b1a:	005b      	lsls	r3, r3, #1
 8000b1c:	440b      	add	r3, r1
 8000b1e:	009b      	lsls	r3, r3, #2
 8000b20:	4413      	add	r3, r2
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4618      	mov	r0, r3
 8000b26:	f7ff fd99 	bl	800065c <displayBand>
					max_freq = band[current_band].maxFreq;
 8000b2a:	4b62      	ldr	r3, [pc, #392]	; (8000cb4 <StartButtonsTask+0x2bc>)
 8000b2c:	781b      	ldrb	r3, [r3, #0]
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4a61      	ldr	r2, [pc, #388]	; (8000cb8 <StartButtonsTask+0x2c0>)
 8000b32:	460b      	mov	r3, r1
 8000b34:	005b      	lsls	r3, r3, #1
 8000b36:	440b      	add	r3, r1
 8000b38:	009b      	lsls	r3, r3, #2
 8000b3a:	4413      	add	r3, r2
 8000b3c:	3308      	adds	r3, #8
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	461a      	mov	r2, r3
 8000b42:	4b5e      	ldr	r3, [pc, #376]	; (8000cbc <StartButtonsTask+0x2c4>)
 8000b44:	601a      	str	r2, [r3, #0]
					min_freq = band[current_band].minFreq;
 8000b46:	4b5b      	ldr	r3, [pc, #364]	; (8000cb4 <StartButtonsTask+0x2bc>)
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	4a5a      	ldr	r2, [pc, #360]	; (8000cb8 <StartButtonsTask+0x2c0>)
 8000b4e:	460b      	mov	r3, r1
 8000b50:	005b      	lsls	r3, r3, #1
 8000b52:	440b      	add	r3, r1
 8000b54:	009b      	lsls	r3, r3, #2
 8000b56:	4413      	add	r3, r2
 8000b58:	3304      	adds	r3, #4
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	461a      	mov	r2, r3
 8000b5e:	4b58      	ldr	r3, [pc, #352]	; (8000cc0 <StartButtonsTask+0x2c8>)
 8000b60:	601a      	str	r2, [r3, #0]
					current_freq = min_freq;
 8000b62:	4b57      	ldr	r3, [pc, #348]	; (8000cc0 <StartButtonsTask+0x2c8>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	4a57      	ldr	r2, [pc, #348]	; (8000cc4 <StartButtonsTask+0x2cc>)
 8000b68:	6013      	str	r3, [r2, #0]
					displayFrequency(current_freq);
 8000b6a:	4b56      	ldr	r3, [pc, #344]	; (8000cc4 <StartButtonsTask+0x2cc>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f7ff fdb0 	bl	80006d4 <displayFrequency>
					si5351_SetupCLK0(current_freq * f_multiplier, SI5351_DRIVE_STRENGTH_4MA);
 8000b74:	4b53      	ldr	r3, [pc, #332]	; (8000cc4 <StartButtonsTask+0x2cc>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	009b      	lsls	r3, r3, #2
 8000b7a:	2101      	movs	r1, #1
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f008 fae7 	bl	8009150 <si5351_SetupCLK0>
				}
			}
			if (buttonNumber == 2) {
 8000b82:	4b47      	ldr	r3, [pc, #284]	; (8000ca0 <StartButtonsTask+0x2a8>)
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	2b02      	cmp	r3, #2
 8000b88:	f040 8086 	bne.w	8000c98 <StartButtonsTask+0x2a0>
							HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000b8c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b90:	4847      	ldr	r0, [pc, #284]	; (8000cb0 <StartButtonsTask+0x2b8>)
 8000b92:	f001 fd9b 	bl	80026cc <HAL_GPIO_TogglePin>
							if (current_band != 0) {
 8000b96:	4b47      	ldr	r3, [pc, #284]	; (8000cb4 <StartButtonsTask+0x2bc>)
 8000b98:	781b      	ldrb	r3, [r3, #0]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d03f      	beq.n	8000c1e <StartButtonsTask+0x226>
								current_band--;
 8000b9e:	4b45      	ldr	r3, [pc, #276]	; (8000cb4 <StartButtonsTask+0x2bc>)
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	3b01      	subs	r3, #1
 8000ba4:	b2da      	uxtb	r2, r3
 8000ba6:	4b43      	ldr	r3, [pc, #268]	; (8000cb4 <StartButtonsTask+0x2bc>)
 8000ba8:	701a      	strb	r2, [r3, #0]
								displayBand(band[current_band].name);
 8000baa:	4b42      	ldr	r3, [pc, #264]	; (8000cb4 <StartButtonsTask+0x2bc>)
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	4619      	mov	r1, r3
 8000bb0:	4a41      	ldr	r2, [pc, #260]	; (8000cb8 <StartButtonsTask+0x2c0>)
 8000bb2:	460b      	mov	r3, r1
 8000bb4:	005b      	lsls	r3, r3, #1
 8000bb6:	440b      	add	r3, r1
 8000bb8:	009b      	lsls	r3, r3, #2
 8000bba:	4413      	add	r3, r2
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f7ff fd4c 	bl	800065c <displayBand>
								max_freq = band[current_band].maxFreq;
 8000bc4:	4b3b      	ldr	r3, [pc, #236]	; (8000cb4 <StartButtonsTask+0x2bc>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	4619      	mov	r1, r3
 8000bca:	4a3b      	ldr	r2, [pc, #236]	; (8000cb8 <StartButtonsTask+0x2c0>)
 8000bcc:	460b      	mov	r3, r1
 8000bce:	005b      	lsls	r3, r3, #1
 8000bd0:	440b      	add	r3, r1
 8000bd2:	009b      	lsls	r3, r3, #2
 8000bd4:	4413      	add	r3, r2
 8000bd6:	3308      	adds	r3, #8
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	461a      	mov	r2, r3
 8000bdc:	4b37      	ldr	r3, [pc, #220]	; (8000cbc <StartButtonsTask+0x2c4>)
 8000bde:	601a      	str	r2, [r3, #0]
								min_freq = band[current_band].minFreq;
 8000be0:	4b34      	ldr	r3, [pc, #208]	; (8000cb4 <StartButtonsTask+0x2bc>)
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	4619      	mov	r1, r3
 8000be6:	4a34      	ldr	r2, [pc, #208]	; (8000cb8 <StartButtonsTask+0x2c0>)
 8000be8:	460b      	mov	r3, r1
 8000bea:	005b      	lsls	r3, r3, #1
 8000bec:	440b      	add	r3, r1
 8000bee:	009b      	lsls	r3, r3, #2
 8000bf0:	4413      	add	r3, r2
 8000bf2:	3304      	adds	r3, #4
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	4b31      	ldr	r3, [pc, #196]	; (8000cc0 <StartButtonsTask+0x2c8>)
 8000bfa:	601a      	str	r2, [r3, #0]
								current_freq = min_freq;
 8000bfc:	4b30      	ldr	r3, [pc, #192]	; (8000cc0 <StartButtonsTask+0x2c8>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a30      	ldr	r2, [pc, #192]	; (8000cc4 <StartButtonsTask+0x2cc>)
 8000c02:	6013      	str	r3, [r2, #0]
								displayFrequency(current_freq);
 8000c04:	4b2f      	ldr	r3, [pc, #188]	; (8000cc4 <StartButtonsTask+0x2cc>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f7ff fd63 	bl	80006d4 <displayFrequency>
								si5351_SetupCLK0(current_freq * f_multiplier, SI5351_DRIVE_STRENGTH_4MA);
 8000c0e:	4b2d      	ldr	r3, [pc, #180]	; (8000cc4 <StartButtonsTask+0x2cc>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	009b      	lsls	r3, r3, #2
 8000c14:	2101      	movs	r1, #1
 8000c16:	4618      	mov	r0, r3
 8000c18:	f008 fa9a 	bl	8009150 <si5351_SetupCLK0>
 8000c1c:	e03c      	b.n	8000c98 <StartButtonsTask+0x2a0>
							} else {
								current_band = lastBand;
 8000c1e:	2313      	movs	r3, #19
 8000c20:	b2da      	uxtb	r2, r3
 8000c22:	4b24      	ldr	r3, [pc, #144]	; (8000cb4 <StartButtonsTask+0x2bc>)
 8000c24:	701a      	strb	r2, [r3, #0]
								displayBand(band[current_band].name);
 8000c26:	4b23      	ldr	r3, [pc, #140]	; (8000cb4 <StartButtonsTask+0x2bc>)
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	4a22      	ldr	r2, [pc, #136]	; (8000cb8 <StartButtonsTask+0x2c0>)
 8000c2e:	460b      	mov	r3, r1
 8000c30:	005b      	lsls	r3, r3, #1
 8000c32:	440b      	add	r3, r1
 8000c34:	009b      	lsls	r3, r3, #2
 8000c36:	4413      	add	r3, r2
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f7ff fd0e 	bl	800065c <displayBand>
								max_freq = band[current_band].maxFreq;
 8000c40:	4b1c      	ldr	r3, [pc, #112]	; (8000cb4 <StartButtonsTask+0x2bc>)
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	4619      	mov	r1, r3
 8000c46:	4a1c      	ldr	r2, [pc, #112]	; (8000cb8 <StartButtonsTask+0x2c0>)
 8000c48:	460b      	mov	r3, r1
 8000c4a:	005b      	lsls	r3, r3, #1
 8000c4c:	440b      	add	r3, r1
 8000c4e:	009b      	lsls	r3, r3, #2
 8000c50:	4413      	add	r3, r2
 8000c52:	3308      	adds	r3, #8
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	461a      	mov	r2, r3
 8000c58:	4b18      	ldr	r3, [pc, #96]	; (8000cbc <StartButtonsTask+0x2c4>)
 8000c5a:	601a      	str	r2, [r3, #0]
								min_freq = band[current_band].minFreq;
 8000c5c:	4b15      	ldr	r3, [pc, #84]	; (8000cb4 <StartButtonsTask+0x2bc>)
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	4619      	mov	r1, r3
 8000c62:	4a15      	ldr	r2, [pc, #84]	; (8000cb8 <StartButtonsTask+0x2c0>)
 8000c64:	460b      	mov	r3, r1
 8000c66:	005b      	lsls	r3, r3, #1
 8000c68:	440b      	add	r3, r1
 8000c6a:	009b      	lsls	r3, r3, #2
 8000c6c:	4413      	add	r3, r2
 8000c6e:	3304      	adds	r3, #4
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	461a      	mov	r2, r3
 8000c74:	4b12      	ldr	r3, [pc, #72]	; (8000cc0 <StartButtonsTask+0x2c8>)
 8000c76:	601a      	str	r2, [r3, #0]
								current_freq = min_freq;
 8000c78:	4b11      	ldr	r3, [pc, #68]	; (8000cc0 <StartButtonsTask+0x2c8>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a11      	ldr	r2, [pc, #68]	; (8000cc4 <StartButtonsTask+0x2cc>)
 8000c7e:	6013      	str	r3, [r2, #0]
								displayFrequency(current_freq);
 8000c80:	4b10      	ldr	r3, [pc, #64]	; (8000cc4 <StartButtonsTask+0x2cc>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4618      	mov	r0, r3
 8000c86:	f7ff fd25 	bl	80006d4 <displayFrequency>
								si5351_SetupCLK0(current_freq * f_multiplier, SI5351_DRIVE_STRENGTH_4MA);
 8000c8a:	4b0e      	ldr	r3, [pc, #56]	; (8000cc4 <StartButtonsTask+0x2cc>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	009b      	lsls	r3, r3, #2
 8000c90:	2101      	movs	r1, #1
 8000c92:	4618      	mov	r0, r3
 8000c94:	f008 fa5c 	bl	8009150 <si5351_SetupCLK0>
							}
						}
		}
		osDelay(1);
 8000c98:	2001      	movs	r0, #1
 8000c9a:	f00a fc2d 	bl	800b4f8 <osDelay>
		if (buttonPressed[buttonNumber]) {
 8000c9e:	e6af      	b.n	8000a00 <StartButtonsTask+0x8>
 8000ca0:	200002e4 	.word	0x200002e4
 8000ca4:	2000041c 	.word	0x2000041c
 8000ca8:	2000014c 	.word	0x2000014c
 8000cac:	2000001c 	.word	0x2000001c
 8000cb0:	40020800 	.word	0x40020800
 8000cb4:	2000014e 	.word	0x2000014e
 8000cb8:	2000005c 	.word	0x2000005c
 8000cbc:	200002e8 	.word	0x200002e8
 8000cc0:	200002ec 	.word	0x200002ec
 8000cc4:	20000354 	.word	0x20000354

08000cc8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b08a      	sub	sp, #40	; 0x28
 8000ccc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cce:	f107 0314 	add.w	r3, r7, #20
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	601a      	str	r2, [r3, #0]
 8000cd6:	605a      	str	r2, [r3, #4]
 8000cd8:	609a      	str	r2, [r3, #8]
 8000cda:	60da      	str	r2, [r3, #12]
 8000cdc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cde:	2300      	movs	r3, #0
 8000ce0:	613b      	str	r3, [r7, #16]
 8000ce2:	4b54      	ldr	r3, [pc, #336]	; (8000e34 <MX_GPIO_Init+0x16c>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce6:	4a53      	ldr	r2, [pc, #332]	; (8000e34 <MX_GPIO_Init+0x16c>)
 8000ce8:	f043 0304 	orr.w	r3, r3, #4
 8000cec:	6313      	str	r3, [r2, #48]	; 0x30
 8000cee:	4b51      	ldr	r3, [pc, #324]	; (8000e34 <MX_GPIO_Init+0x16c>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf2:	f003 0304 	and.w	r3, r3, #4
 8000cf6:	613b      	str	r3, [r7, #16]
 8000cf8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	60fb      	str	r3, [r7, #12]
 8000cfe:	4b4d      	ldr	r3, [pc, #308]	; (8000e34 <MX_GPIO_Init+0x16c>)
 8000d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d02:	4a4c      	ldr	r2, [pc, #304]	; (8000e34 <MX_GPIO_Init+0x16c>)
 8000d04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d08:	6313      	str	r3, [r2, #48]	; 0x30
 8000d0a:	4b4a      	ldr	r3, [pc, #296]	; (8000e34 <MX_GPIO_Init+0x16c>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d12:	60fb      	str	r3, [r7, #12]
 8000d14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d16:	2300      	movs	r3, #0
 8000d18:	60bb      	str	r3, [r7, #8]
 8000d1a:	4b46      	ldr	r3, [pc, #280]	; (8000e34 <MX_GPIO_Init+0x16c>)
 8000d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1e:	4a45      	ldr	r2, [pc, #276]	; (8000e34 <MX_GPIO_Init+0x16c>)
 8000d20:	f043 0301 	orr.w	r3, r3, #1
 8000d24:	6313      	str	r3, [r2, #48]	; 0x30
 8000d26:	4b43      	ldr	r3, [pc, #268]	; (8000e34 <MX_GPIO_Init+0x16c>)
 8000d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2a:	f003 0301 	and.w	r3, r3, #1
 8000d2e:	60bb      	str	r3, [r7, #8]
 8000d30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	607b      	str	r3, [r7, #4]
 8000d36:	4b3f      	ldr	r3, [pc, #252]	; (8000e34 <MX_GPIO_Init+0x16c>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3a:	4a3e      	ldr	r2, [pc, #248]	; (8000e34 <MX_GPIO_Init+0x16c>)
 8000d3c:	f043 0302 	orr.w	r3, r3, #2
 8000d40:	6313      	str	r3, [r2, #48]	; 0x30
 8000d42:	4b3c      	ldr	r3, [pc, #240]	; (8000e34 <MX_GPIO_Init+0x16c>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d46:	f003 0302 	and.w	r3, r3, #2
 8000d4a:	607b      	str	r3, [r7, #4]
 8000d4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000d4e:	2200      	movs	r2, #0
 8000d50:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d54:	4838      	ldr	r0, [pc, #224]	; (8000e38 <MX_GPIO_Init+0x170>)
 8000d56:	f001 fc87 	bl	8002668 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLK_GPIO_Port, BLK_Pin, GPIO_PIN_SET);
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	2102      	movs	r1, #2
 8000d5e:	4837      	ldr	r0, [pc, #220]	; (8000e3c <MX_GPIO_Init+0x174>)
 8000d60:	f001 fc82 	bl	8002668 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_DC_Pin|LCD_RST_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 8000d64:	2200      	movs	r2, #0
 8000d66:	211c      	movs	r1, #28
 8000d68:	4834      	ldr	r0, [pc, #208]	; (8000e3c <MX_GPIO_Init+0x174>)
 8000d6a:	f001 fc7d 	bl	8002668 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000d6e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d74:	2301      	movs	r3, #1
 8000d76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000d78:	2302      	movs	r3, #2
 8000d7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000d80:	f107 0314 	add.w	r3, r7, #20
 8000d84:	4619      	mov	r1, r3
 8000d86:	482c      	ldr	r0, [pc, #176]	; (8000e38 <MX_GPIO_Init+0x170>)
 8000d88:	f001 f9d4 	bl	8002134 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BAND_PLUS_BTN_Pin|BAND_MINUS_BTN_Pin;
 8000d8c:	f240 1301 	movw	r3, #257	; 0x101
 8000d90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d92:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000d96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d98:	2301      	movs	r3, #1
 8000d9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d9c:	f107 0314 	add.w	r3, r7, #20
 8000da0:	4619      	mov	r1, r3
 8000da2:	4826      	ldr	r0, [pc, #152]	; (8000e3c <MX_GPIO_Init+0x174>)
 8000da4:	f001 f9c6 	bl	8002134 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BLK_Pin;
 8000da8:	2302      	movs	r3, #2
 8000daa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dac:	2301      	movs	r3, #1
 8000dae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000db0:	2301      	movs	r3, #1
 8000db2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db4:	2300      	movs	r3, #0
 8000db6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLK_GPIO_Port, &GPIO_InitStruct);
 8000db8:	f107 0314 	add.w	r3, r7, #20
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	481f      	ldr	r0, [pc, #124]	; (8000e3c <MX_GPIO_Init+0x174>)
 8000dc0:	f001 f9b8 	bl	8002134 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LCD_DC_Pin|LCD_RST_Pin|LCD_CS_Pin;
 8000dc4:	231c      	movs	r3, #28
 8000dc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dd0:	2303      	movs	r3, #3
 8000dd2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd4:	f107 0314 	add.w	r3, r7, #20
 8000dd8:	4619      	mov	r1, r3
 8000dda:	4818      	ldr	r0, [pc, #96]	; (8000e3c <MX_GPIO_Init+0x174>)
 8000ddc:	f001 f9aa 	bl	8002134 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENC_BTN_Pin;
 8000de0:	2304      	movs	r3, #4
 8000de2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000de4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000de8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000dea:	2301      	movs	r3, #1
 8000dec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENC_BTN_GPIO_Port, &GPIO_InitStruct);
 8000dee:	f107 0314 	add.w	r3, r7, #20
 8000df2:	4619      	mov	r1, r3
 8000df4:	4812      	ldr	r0, [pc, #72]	; (8000e40 <MX_GPIO_Init+0x178>)
 8000df6:	f001 f99d 	bl	8002134 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	2105      	movs	r1, #5
 8000dfe:	2006      	movs	r0, #6
 8000e00:	f001 f954 	bl	80020ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000e04:	2006      	movs	r0, #6
 8000e06:	f001 f97d 	bl	8002104 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	2105      	movs	r1, #5
 8000e0e:	2008      	movs	r0, #8
 8000e10:	f001 f94c 	bl	80020ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000e14:	2008      	movs	r0, #8
 8000e16:	f001 f975 	bl	8002104 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	2105      	movs	r1, #5
 8000e1e:	2017      	movs	r0, #23
 8000e20:	f001 f944 	bl	80020ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000e24:	2017      	movs	r0, #23
 8000e26:	f001 f96d 	bl	8002104 <HAL_NVIC_EnableIRQ>

}
 8000e2a:	bf00      	nop
 8000e2c:	3728      	adds	r7, #40	; 0x28
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	40023800 	.word	0x40023800
 8000e38:	40020800 	.word	0x40020800
 8000e3c:	40020000 	.word	0x40020000
 8000e40:	40020400 	.word	0x40020400

08000e44 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000e48:	4b12      	ldr	r3, [pc, #72]	; (8000e94 <MX_I2C2_Init+0x50>)
 8000e4a:	4a13      	ldr	r2, [pc, #76]	; (8000e98 <MX_I2C2_Init+0x54>)
 8000e4c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000e4e:	4b11      	ldr	r3, [pc, #68]	; (8000e94 <MX_I2C2_Init+0x50>)
 8000e50:	4a12      	ldr	r2, [pc, #72]	; (8000e9c <MX_I2C2_Init+0x58>)
 8000e52:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e54:	4b0f      	ldr	r3, [pc, #60]	; (8000e94 <MX_I2C2_Init+0x50>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000e5a:	4b0e      	ldr	r3, [pc, #56]	; (8000e94 <MX_I2C2_Init+0x50>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e60:	4b0c      	ldr	r3, [pc, #48]	; (8000e94 <MX_I2C2_Init+0x50>)
 8000e62:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000e66:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e68:	4b0a      	ldr	r3, [pc, #40]	; (8000e94 <MX_I2C2_Init+0x50>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000e6e:	4b09      	ldr	r3, [pc, #36]	; (8000e94 <MX_I2C2_Init+0x50>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e74:	4b07      	ldr	r3, [pc, #28]	; (8000e94 <MX_I2C2_Init+0x50>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e7a:	4b06      	ldr	r3, [pc, #24]	; (8000e94 <MX_I2C2_Init+0x50>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000e80:	4804      	ldr	r0, [pc, #16]	; (8000e94 <MX_I2C2_Init+0x50>)
 8000e82:	f001 fc63 	bl	800274c <HAL_I2C_Init>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d001      	beq.n	8000e90 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000e8c:	f000 f956 	bl	800113c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000e90:	bf00      	nop
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	200002fc 	.word	0x200002fc
 8000e98:	40005800 	.word	0x40005800
 8000e9c:	000186a0 	.word	0x000186a0

08000ea0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08a      	sub	sp, #40	; 0x28
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea8:	f107 0314 	add.w	r3, r7, #20
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
 8000eb0:	605a      	str	r2, [r3, #4]
 8000eb2:	609a      	str	r2, [r3, #8]
 8000eb4:	60da      	str	r2, [r3, #12]
 8000eb6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a21      	ldr	r2, [pc, #132]	; (8000f44 <HAL_I2C_MspInit+0xa4>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d13c      	bne.n	8000f3c <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	613b      	str	r3, [r7, #16]
 8000ec6:	4b20      	ldr	r3, [pc, #128]	; (8000f48 <HAL_I2C_MspInit+0xa8>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eca:	4a1f      	ldr	r2, [pc, #124]	; (8000f48 <HAL_I2C_MspInit+0xa8>)
 8000ecc:	f043 0302 	orr.w	r3, r3, #2
 8000ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ed2:	4b1d      	ldr	r3, [pc, #116]	; (8000f48 <HAL_I2C_MspInit+0xa8>)
 8000ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed6:	f003 0302 	and.w	r3, r3, #2
 8000eda:	613b      	str	r3, [r7, #16]
 8000edc:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB3     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000ede:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ee2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ee4:	2312      	movs	r3, #18
 8000ee6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eec:	2303      	movs	r3, #3
 8000eee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000ef0:	2304      	movs	r3, #4
 8000ef2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ef4:	f107 0314 	add.w	r3, r7, #20
 8000ef8:	4619      	mov	r1, r3
 8000efa:	4814      	ldr	r0, [pc, #80]	; (8000f4c <HAL_I2C_MspInit+0xac>)
 8000efc:	f001 f91a 	bl	8002134 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000f00:	2308      	movs	r3, #8
 8000f02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f04:	2312      	movs	r3, #18
 8000f06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f0c:	2303      	movs	r3, #3
 8000f0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8000f10:	2309      	movs	r3, #9
 8000f12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f14:	f107 0314 	add.w	r3, r7, #20
 8000f18:	4619      	mov	r1, r3
 8000f1a:	480c      	ldr	r0, [pc, #48]	; (8000f4c <HAL_I2C_MspInit+0xac>)
 8000f1c:	f001 f90a 	bl	8002134 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000f20:	2300      	movs	r3, #0
 8000f22:	60fb      	str	r3, [r7, #12]
 8000f24:	4b08      	ldr	r3, [pc, #32]	; (8000f48 <HAL_I2C_MspInit+0xa8>)
 8000f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f28:	4a07      	ldr	r2, [pc, #28]	; (8000f48 <HAL_I2C_MspInit+0xa8>)
 8000f2a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f2e:	6413      	str	r3, [r2, #64]	; 0x40
 8000f30:	4b05      	ldr	r3, [pc, #20]	; (8000f48 <HAL_I2C_MspInit+0xa8>)
 8000f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f38:	60fb      	str	r3, [r7, #12]
 8000f3a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000f3c:	bf00      	nop
 8000f3e:	3728      	adds	r7, #40	; 0x28
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	40005800 	.word	0x40005800
 8000f48:	40023800 	.word	0x40023800
 8000f4c:	40020400 	.word	0x40020400

08000f50 <Display_Init>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Display_Init() {
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af04      	add	r7, sp, #16
    ST7735_Init();
 8000f56:	f000 faf1 	bl	800153c <ST7735_Init>
    // Check border
    ST7735_FillScreen(ST7735_COLOR565(40, 80, 130));
 8000f5a:	f642 2090 	movw	r0, #10896	; 0x2a90
 8000f5e:	f000 fcbf 	bl	80018e0 <ST7735_FillScreen>
    ST7735_WriteString(8, 10, "ShortWave", Font_16x26, ST7735_COLOR565(125, 160, 175), ST7735_COLOR565(40, 80, 130));
 8000f62:	4b12      	ldr	r3, [pc, #72]	; (8000fac <Display_Init+0x5c>)
 8000f64:	f642 2290 	movw	r2, #10896	; 0x2a90
 8000f68:	9202      	str	r2, [sp, #8]
 8000f6a:	f647 5215 	movw	r2, #32021	; 0x7d15
 8000f6e:	9201      	str	r2, [sp, #4]
 8000f70:	685a      	ldr	r2, [r3, #4]
 8000f72:	9200      	str	r2, [sp, #0]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a0e      	ldr	r2, [pc, #56]	; (8000fb0 <Display_Init+0x60>)
 8000f78:	210a      	movs	r1, #10
 8000f7a:	2008      	movs	r0, #8
 8000f7c:	f000 fb6f 	bl	800165e <ST7735_WriteString>
    ST7735_WriteString(15, 35, "SDR RECEIVER", Font_11x18, ST7735_COLOR565(125, 160, 175), ST7735_COLOR565(40, 80, 130));
 8000f80:	4b0c      	ldr	r3, [pc, #48]	; (8000fb4 <Display_Init+0x64>)
 8000f82:	f642 2290 	movw	r2, #10896	; 0x2a90
 8000f86:	9202      	str	r2, [sp, #8]
 8000f88:	f647 5215 	movw	r2, #32021	; 0x7d15
 8000f8c:	9201      	str	r2, [sp, #4]
 8000f8e:	685a      	ldr	r2, [r3, #4]
 8000f90:	9200      	str	r2, [sp, #0]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a08      	ldr	r2, [pc, #32]	; (8000fb8 <Display_Init+0x68>)
 8000f96:	2123      	movs	r1, #35	; 0x23
 8000f98:	200f      	movs	r0, #15
 8000f9a:	f000 fb60 	bl	800165e <ST7735_WriteString>
    HAL_Delay(2000);
 8000f9e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000fa2:	f000 ff91 	bl	8001ec8 <HAL_Delay>
}
 8000fa6:	bf00      	nop
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	20000014 	.word	0x20000014
 8000fb0:	0800fe90 	.word	0x0800fe90
 8000fb4:	2000000c 	.word	0x2000000c
 8000fb8:	0800fe9c 	.word	0x0800fe9c

08000fbc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fc0:	f000 ff40 	bl	8001e44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fc4:	f000 f81e 	bl	8001004 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fc8:	f7ff fe7e 	bl	8000cc8 <MX_GPIO_Init>
  MX_RTC_Init();
 8000fcc:	f000 f8cc 	bl	8001168 <MX_RTC_Init>
  MX_TIM3_Init();
 8000fd0:	f000 fe4a 	bl	8001c68 <MX_TIM3_Init>
  MX_SPI1_Init();
 8000fd4:	f000 f94e 	bl	8001274 <MX_SPI1_Init>
  MX_I2C2_Init();
 8000fd8:	f7ff ff34 	bl	8000e44 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  MX_USB_DEVICE_Init();
 8000fdc:	f00c ff4e 	bl	800de7c <MX_USB_DEVICE_Init>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8000fe0:	213c      	movs	r1, #60	; 0x3c
 8000fe2:	4807      	ldr	r0, [pc, #28]	; (8001000 <main+0x44>)
 8000fe4:	f005 fed4 	bl	8006d90 <HAL_TIM_Encoder_Start>
  //HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);

  /* Display */
  //setBacklight(100);
  Display_Init();
 8000fe8:	f7ff ffb2 	bl	8000f50 <Display_Init>
  /* si5251*/
  si5351_Init(0);
 8000fec:	2000      	movs	r0, #0
 8000fee:	f007 fec9 	bl	8008d84 <si5351_Init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8000ff2:	f00a f9a5 	bl	800b340 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000ff6:	f7ff fbed 	bl	80007d4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000ffa:	f00a f9c5 	bl	800b388 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ffe:	e7fe      	b.n	8000ffe <main+0x42>
 8001000:	20000428 	.word	0x20000428

08001004 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b094      	sub	sp, #80	; 0x50
 8001008:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800100a:	f107 0320 	add.w	r3, r7, #32
 800100e:	2230      	movs	r2, #48	; 0x30
 8001010:	2100      	movs	r1, #0
 8001012:	4618      	mov	r0, r3
 8001014:	f00d fd84 	bl	800eb20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001018:	f107 030c 	add.w	r3, r7, #12
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	605a      	str	r2, [r3, #4]
 8001022:	609a      	str	r2, [r3, #8]
 8001024:	60da      	str	r2, [r3, #12]
 8001026:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001028:	2300      	movs	r3, #0
 800102a:	60bb      	str	r3, [r7, #8]
 800102c:	4b28      	ldr	r3, [pc, #160]	; (80010d0 <SystemClock_Config+0xcc>)
 800102e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001030:	4a27      	ldr	r2, [pc, #156]	; (80010d0 <SystemClock_Config+0xcc>)
 8001032:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001036:	6413      	str	r3, [r2, #64]	; 0x40
 8001038:	4b25      	ldr	r3, [pc, #148]	; (80010d0 <SystemClock_Config+0xcc>)
 800103a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800103c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001040:	60bb      	str	r3, [r7, #8]
 8001042:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001044:	2300      	movs	r3, #0
 8001046:	607b      	str	r3, [r7, #4]
 8001048:	4b22      	ldr	r3, [pc, #136]	; (80010d4 <SystemClock_Config+0xd0>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a21      	ldr	r2, [pc, #132]	; (80010d4 <SystemClock_Config+0xd0>)
 800104e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001052:	6013      	str	r3, [r2, #0]
 8001054:	4b1f      	ldr	r3, [pc, #124]	; (80010d4 <SystemClock_Config+0xd0>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800105c:	607b      	str	r3, [r7, #4]
 800105e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001060:	2305      	movs	r3, #5
 8001062:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001064:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001068:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800106a:	2301      	movs	r3, #1
 800106c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800106e:	2302      	movs	r3, #2
 8001070:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001072:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001076:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001078:	2319      	movs	r3, #25
 800107a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 800107c:	23c0      	movs	r3, #192	; 0xc0
 800107e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001080:	2302      	movs	r3, #2
 8001082:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001084:	2304      	movs	r3, #4
 8001086:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001088:	f107 0320 	add.w	r3, r7, #32
 800108c:	4618      	mov	r0, r3
 800108e:	f003 fc03 	bl	8004898 <HAL_RCC_OscConfig>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001098:	f000 f850 	bl	800113c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800109c:	230f      	movs	r3, #15
 800109e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010a0:	2302      	movs	r3, #2
 80010a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010a4:	2300      	movs	r3, #0
 80010a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ae:	2300      	movs	r3, #0
 80010b0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80010b2:	f107 030c 	add.w	r3, r7, #12
 80010b6:	2103      	movs	r1, #3
 80010b8:	4618      	mov	r0, r3
 80010ba:	f003 ff15 	bl	8004ee8 <HAL_RCC_ClockConfig>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80010c4:	f000 f83a 	bl	800113c <Error_Handler>
  }
}
 80010c8:	bf00      	nop
 80010ca:	3750      	adds	r7, #80	; 0x50
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	40023800 	.word	0x40023800
 80010d4:	40007000 	.word	0x40007000

080010d8 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, uint8_t *ptr, int len) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	607a      	str	r2, [r7, #4]
    static uint8_t rc = USBD_OK;

    do {
        rc = CDC_Transmit_FS(ptr, len);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	b29b      	uxth	r3, r3
 80010e8:	4619      	mov	r1, r3
 80010ea:	68b8      	ldr	r0, [r7, #8]
 80010ec:	f00c ff84 	bl	800dff8 <CDC_Transmit_FS>
 80010f0:	4603      	mov	r3, r0
 80010f2:	461a      	mov	r2, r3
 80010f4:	4b08      	ldr	r3, [pc, #32]	; (8001118 <_write+0x40>)
 80010f6:	701a      	strb	r2, [r3, #0]
    } while (USBD_BUSY == rc);
 80010f8:	4b07      	ldr	r3, [pc, #28]	; (8001118 <_write+0x40>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	2b01      	cmp	r3, #1
 80010fe:	d0f1      	beq.n	80010e4 <_write+0xc>

    if (USBD_FAIL == rc) {
 8001100:	4b05      	ldr	r3, [pc, #20]	; (8001118 <_write+0x40>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	2b03      	cmp	r3, #3
 8001106:	d101      	bne.n	800110c <_write+0x34>
        /// NOTE: Should never reach here.
        /// TODO: Handle this error.
        return 0;
 8001108:	2300      	movs	r3, #0
 800110a:	e000      	b.n	800110e <_write+0x36>
    }
    return len;
 800110c:	687b      	ldr	r3, [r7, #4]
}
 800110e:	4618      	mov	r0, r3
 8001110:	3710      	adds	r7, #16
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20000358 	.word	0x20000358

0800111c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  if (htim->Instance == TIM1) {

  }
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800112c:	d101      	bne.n	8001132 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800112e:	f000 feab 	bl	8001e88 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001132:	bf00      	nop
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
	...

0800113c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001140:	b672      	cpsid	i
}
 8001142:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  printf("Error_Handler");
 8001144:	4801      	ldr	r0, [pc, #4]	; (800114c <Error_Handler+0x10>)
 8001146:	f00d fdd3 	bl	800ecf0 <iprintf>
 800114a:	e7fb      	b.n	8001144 <Error_Handler+0x8>
 800114c:	0800feac 	.word	0x0800feac

08001150 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 800115a:	bf00      	nop
 800115c:	370c      	adds	r7, #12
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
	...

08001168 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b086      	sub	sp, #24
 800116c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800116e:	1d3b      	adds	r3, r7, #4
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
 8001176:	609a      	str	r2, [r3, #8]
 8001178:	60da      	str	r2, [r3, #12]
 800117a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800117c:	2300      	movs	r3, #0
 800117e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001180:	4b24      	ldr	r3, [pc, #144]	; (8001214 <MX_RTC_Init+0xac>)
 8001182:	4a25      	ldr	r2, [pc, #148]	; (8001218 <MX_RTC_Init+0xb0>)
 8001184:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001186:	4b23      	ldr	r3, [pc, #140]	; (8001214 <MX_RTC_Init+0xac>)
 8001188:	2200      	movs	r2, #0
 800118a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800118c:	4b21      	ldr	r3, [pc, #132]	; (8001214 <MX_RTC_Init+0xac>)
 800118e:	227f      	movs	r2, #127	; 0x7f
 8001190:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001192:	4b20      	ldr	r3, [pc, #128]	; (8001214 <MX_RTC_Init+0xac>)
 8001194:	22ff      	movs	r2, #255	; 0xff
 8001196:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001198:	4b1e      	ldr	r3, [pc, #120]	; (8001214 <MX_RTC_Init+0xac>)
 800119a:	2200      	movs	r2, #0
 800119c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800119e:	4b1d      	ldr	r3, [pc, #116]	; (8001214 <MX_RTC_Init+0xac>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80011a4:	4b1b      	ldr	r3, [pc, #108]	; (8001214 <MX_RTC_Init+0xac>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80011aa:	481a      	ldr	r0, [pc, #104]	; (8001214 <MX_RTC_Init+0xac>)
 80011ac:	f004 fb58 	bl	8005860 <HAL_RTC_Init>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80011b6:	f7ff ffc1 	bl	800113c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 80011c2:	2300      	movs	r3, #0
 80011c4:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80011c6:	2300      	movs	r3, #0
 80011c8:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80011ca:	2300      	movs	r3, #0
 80011cc:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80011ce:	1d3b      	adds	r3, r7, #4
 80011d0:	2200      	movs	r2, #0
 80011d2:	4619      	mov	r1, r3
 80011d4:	480f      	ldr	r0, [pc, #60]	; (8001214 <MX_RTC_Init+0xac>)
 80011d6:	f004 fc1b 	bl	8005a10 <HAL_RTC_SetTime>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80011e0:	f7ff ffac 	bl	800113c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 80011e4:	2305      	movs	r3, #5
 80011e6:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 80011e8:	2305      	movs	r3, #5
 80011ea:	707b      	strb	r3, [r7, #1]
  sDate.Date = 7;
 80011ec:	2307      	movs	r3, #7
 80011ee:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 22;
 80011f0:	2316      	movs	r3, #22
 80011f2:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80011f4:	463b      	mov	r3, r7
 80011f6:	2200      	movs	r2, #0
 80011f8:	4619      	mov	r1, r3
 80011fa:	4806      	ldr	r0, [pc, #24]	; (8001214 <MX_RTC_Init+0xac>)
 80011fc:	f004 fd50 	bl	8005ca0 <HAL_RTC_SetDate>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001206:	f7ff ff99 	bl	800113c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800120a:	bf00      	nop
 800120c:	3718      	adds	r7, #24
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	2000035c 	.word	0x2000035c
 8001218:	40002800 	.word	0x40002800

0800121c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b088      	sub	sp, #32
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001224:	f107 0308 	add.w	r3, r7, #8
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	605a      	str	r2, [r3, #4]
 800122e:	609a      	str	r2, [r3, #8]
 8001230:	60da      	str	r2, [r3, #12]
 8001232:	611a      	str	r2, [r3, #16]
 8001234:	615a      	str	r2, [r3, #20]
  if(rtcHandle->Instance==RTC)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a0c      	ldr	r2, [pc, #48]	; (800126c <HAL_RTC_MspInit+0x50>)
 800123c:	4293      	cmp	r3, r2
 800123e:	d111      	bne.n	8001264 <HAL_RTC_MspInit+0x48>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001240:	2302      	movs	r3, #2
 8001242:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001244:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001248:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800124a:	f107 0308 	add.w	r3, r7, #8
 800124e:	4618      	mov	r0, r3
 8001250:	f004 f8f0 	bl	8005434 <HAL_RCCEx_PeriphCLKConfig>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800125a:	f7ff ff6f 	bl	800113c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800125e:	4b04      	ldr	r3, [pc, #16]	; (8001270 <HAL_RTC_MspInit+0x54>)
 8001260:	2201      	movs	r2, #1
 8001262:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001264:	bf00      	nop
 8001266:	3720      	adds	r7, #32
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40002800 	.word	0x40002800
 8001270:	42470e3c 	.word	0x42470e3c

08001274 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001278:	4b17      	ldr	r3, [pc, #92]	; (80012d8 <MX_SPI1_Init+0x64>)
 800127a:	4a18      	ldr	r2, [pc, #96]	; (80012dc <MX_SPI1_Init+0x68>)
 800127c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800127e:	4b16      	ldr	r3, [pc, #88]	; (80012d8 <MX_SPI1_Init+0x64>)
 8001280:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001284:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001286:	4b14      	ldr	r3, [pc, #80]	; (80012d8 <MX_SPI1_Init+0x64>)
 8001288:	2200      	movs	r2, #0
 800128a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800128c:	4b12      	ldr	r3, [pc, #72]	; (80012d8 <MX_SPI1_Init+0x64>)
 800128e:	2200      	movs	r2, #0
 8001290:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001292:	4b11      	ldr	r3, [pc, #68]	; (80012d8 <MX_SPI1_Init+0x64>)
 8001294:	2200      	movs	r2, #0
 8001296:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001298:	4b0f      	ldr	r3, [pc, #60]	; (80012d8 <MX_SPI1_Init+0x64>)
 800129a:	2200      	movs	r2, #0
 800129c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800129e:	4b0e      	ldr	r3, [pc, #56]	; (80012d8 <MX_SPI1_Init+0x64>)
 80012a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012a4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012a6:	4b0c      	ldr	r3, [pc, #48]	; (80012d8 <MX_SPI1_Init+0x64>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012ac:	4b0a      	ldr	r3, [pc, #40]	; (80012d8 <MX_SPI1_Init+0x64>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80012b2:	4b09      	ldr	r3, [pc, #36]	; (80012d8 <MX_SPI1_Init+0x64>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012b8:	4b07      	ldr	r3, [pc, #28]	; (80012d8 <MX_SPI1_Init+0x64>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80012be:	4b06      	ldr	r3, [pc, #24]	; (80012d8 <MX_SPI1_Init+0x64>)
 80012c0:	220a      	movs	r2, #10
 80012c2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012c4:	4804      	ldr	r0, [pc, #16]	; (80012d8 <MX_SPI1_Init+0x64>)
 80012c6:	f004 feb5 	bl	8006034 <HAL_SPI_Init>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80012d0:	f7ff ff34 	bl	800113c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80012d4:	bf00      	nop
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	2000037c 	.word	0x2000037c
 80012dc:	40013000 	.word	0x40013000

080012e0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b08a      	sub	sp, #40	; 0x28
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e8:	f107 0314 	add.w	r3, r7, #20
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	605a      	str	r2, [r3, #4]
 80012f2:	609a      	str	r2, [r3, #8]
 80012f4:	60da      	str	r2, [r3, #12]
 80012f6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a19      	ldr	r2, [pc, #100]	; (8001364 <HAL_SPI_MspInit+0x84>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d12b      	bne.n	800135a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001302:	2300      	movs	r3, #0
 8001304:	613b      	str	r3, [r7, #16]
 8001306:	4b18      	ldr	r3, [pc, #96]	; (8001368 <HAL_SPI_MspInit+0x88>)
 8001308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800130a:	4a17      	ldr	r2, [pc, #92]	; (8001368 <HAL_SPI_MspInit+0x88>)
 800130c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001310:	6453      	str	r3, [r2, #68]	; 0x44
 8001312:	4b15      	ldr	r3, [pc, #84]	; (8001368 <HAL_SPI_MspInit+0x88>)
 8001314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001316:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800131a:	613b      	str	r3, [r7, #16]
 800131c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800131e:	2300      	movs	r3, #0
 8001320:	60fb      	str	r3, [r7, #12]
 8001322:	4b11      	ldr	r3, [pc, #68]	; (8001368 <HAL_SPI_MspInit+0x88>)
 8001324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001326:	4a10      	ldr	r2, [pc, #64]	; (8001368 <HAL_SPI_MspInit+0x88>)
 8001328:	f043 0301 	orr.w	r3, r3, #1
 800132c:	6313      	str	r3, [r2, #48]	; 0x30
 800132e:	4b0e      	ldr	r3, [pc, #56]	; (8001368 <HAL_SPI_MspInit+0x88>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001332:	f003 0301 	and.w	r3, r3, #1
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800133a:	23a0      	movs	r3, #160	; 0xa0
 800133c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800133e:	2302      	movs	r3, #2
 8001340:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001342:	2300      	movs	r3, #0
 8001344:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001346:	2303      	movs	r3, #3
 8001348:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800134a:	2305      	movs	r3, #5
 800134c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800134e:	f107 0314 	add.w	r3, r7, #20
 8001352:	4619      	mov	r1, r3
 8001354:	4805      	ldr	r0, [pc, #20]	; (800136c <HAL_SPI_MspInit+0x8c>)
 8001356:	f000 feed 	bl	8002134 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800135a:	bf00      	nop
 800135c:	3728      	adds	r7, #40	; 0x28
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	40013000 	.word	0x40013000
 8001368:	40023800 	.word	0x40023800
 800136c:	40020000 	.word	0x40020000

08001370 <ST7735_Select>:
    ST7735_NORON  ,    DELAY, //  3: Normal display on, no args, w/delay
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

static void ST7735_Select() {
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 8001374:	2200      	movs	r2, #0
 8001376:	2110      	movs	r1, #16
 8001378:	4802      	ldr	r0, [pc, #8]	; (8001384 <ST7735_Select+0x14>)
 800137a:	f001 f975 	bl	8002668 <HAL_GPIO_WritePin>
}
 800137e:	bf00      	nop
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	40020000 	.word	0x40020000

08001388 <ST7735_Unselect>:

void ST7735_Unselect() {
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 800138c:	2201      	movs	r2, #1
 800138e:	2110      	movs	r1, #16
 8001390:	4802      	ldr	r0, [pc, #8]	; (800139c <ST7735_Unselect+0x14>)
 8001392:	f001 f969 	bl	8002668 <HAL_GPIO_WritePin>
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	40020000 	.word	0x40020000

080013a0 <ST7735_Reset>:

static void ST7735_Reset() {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 80013a4:	2200      	movs	r2, #0
 80013a6:	2108      	movs	r1, #8
 80013a8:	4806      	ldr	r0, [pc, #24]	; (80013c4 <ST7735_Reset+0x24>)
 80013aa:	f001 f95d 	bl	8002668 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 80013ae:	2005      	movs	r0, #5
 80013b0:	f000 fd8a 	bl	8001ec8 <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 80013b4:	2201      	movs	r2, #1
 80013b6:	2108      	movs	r1, #8
 80013b8:	4802      	ldr	r0, [pc, #8]	; (80013c4 <ST7735_Reset+0x24>)
 80013ba:	f001 f955 	bl	8002668 <HAL_GPIO_WritePin>
}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	40020000 	.word	0x40020000

080013c8 <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd) {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 80013d2:	2200      	movs	r2, #0
 80013d4:	2104      	movs	r1, #4
 80013d6:	4807      	ldr	r0, [pc, #28]	; (80013f4 <ST7735_WriteCommand+0x2c>)
 80013d8:	f001 f946 	bl	8002668 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80013dc:	1df9      	adds	r1, r7, #7
 80013de:	f04f 33ff 	mov.w	r3, #4294967295
 80013e2:	2201      	movs	r2, #1
 80013e4:	4804      	ldr	r0, [pc, #16]	; (80013f8 <ST7735_WriteCommand+0x30>)
 80013e6:	f004 ffc1 	bl	800636c <HAL_SPI_Transmit>
}
 80013ea:	bf00      	nop
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	40020000 	.word	0x40020000
 80013f8:	2000037c 	.word	0x2000037c

080013fc <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001406:	2201      	movs	r2, #1
 8001408:	2104      	movs	r1, #4
 800140a:	4807      	ldr	r0, [pc, #28]	; (8001428 <ST7735_WriteData+0x2c>)
 800140c:	f001 f92c 	bl	8002668 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	b29a      	uxth	r2, r3
 8001414:	f04f 33ff 	mov.w	r3, #4294967295
 8001418:	6879      	ldr	r1, [r7, #4]
 800141a:	4804      	ldr	r0, [pc, #16]	; (800142c <ST7735_WriteData+0x30>)
 800141c:	f004 ffa6 	bl	800636c <HAL_SPI_Transmit>
}
 8001420:	bf00      	nop
 8001422:	3708      	adds	r7, #8
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40020000 	.word	0x40020000
 800142c:	2000037c 	.word	0x2000037c

08001430 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	1c5a      	adds	r2, r3, #1
 800143c:	607a      	str	r2, [r7, #4]
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 8001442:	e034      	b.n	80014ae <ST7735_ExecuteCommandList+0x7e>
        uint8_t cmd = *addr++;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	1c5a      	adds	r2, r3, #1
 8001448:	607a      	str	r2, [r7, #4]
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 800144e:	7afb      	ldrb	r3, [r7, #11]
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff ffb9 	bl	80013c8 <ST7735_WriteCommand>

        numArgs = *addr++;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	1c5a      	adds	r2, r3, #1
 800145a:	607a      	str	r2, [r7, #4]
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8001460:	7abb      	ldrb	r3, [r7, #10]
 8001462:	b29b      	uxth	r3, r3
 8001464:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001468:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 800146a:	7abb      	ldrb	r3, [r7, #10]
 800146c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001470:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 8001472:	7abb      	ldrb	r3, [r7, #10]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d008      	beq.n	800148a <ST7735_ExecuteCommandList+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8001478:	7abb      	ldrb	r3, [r7, #10]
 800147a:	4619      	mov	r1, r3
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f7ff ffbd 	bl	80013fc <ST7735_WriteData>
            addr += numArgs;
 8001482:	7abb      	ldrb	r3, [r7, #10]
 8001484:	687a      	ldr	r2, [r7, #4]
 8001486:	4413      	add	r3, r2
 8001488:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 800148a:	89bb      	ldrh	r3, [r7, #12]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d00e      	beq.n	80014ae <ST7735_ExecuteCommandList+0x7e>
            ms = *addr++;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	1c5a      	adds	r2, r3, #1
 8001494:	607a      	str	r2, [r7, #4]
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 800149a:	89bb      	ldrh	r3, [r7, #12]
 800149c:	2bff      	cmp	r3, #255	; 0xff
 800149e:	d102      	bne.n	80014a6 <ST7735_ExecuteCommandList+0x76>
 80014a0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80014a4:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 80014a6:	89bb      	ldrh	r3, [r7, #12]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f000 fd0d 	bl	8001ec8 <HAL_Delay>
    while(numCommands--) {
 80014ae:	7bfb      	ldrb	r3, [r7, #15]
 80014b0:	1e5a      	subs	r2, r3, #1
 80014b2:	73fa      	strb	r2, [r7, #15]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d1c5      	bne.n	8001444 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 80014b8:	bf00      	nop
 80014ba:	bf00      	nop
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 80014c2:	b590      	push	{r4, r7, lr}
 80014c4:	b085      	sub	sp, #20
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	4604      	mov	r4, r0
 80014ca:	4608      	mov	r0, r1
 80014cc:	4611      	mov	r1, r2
 80014ce:	461a      	mov	r2, r3
 80014d0:	4623      	mov	r3, r4
 80014d2:	71fb      	strb	r3, [r7, #7]
 80014d4:	4603      	mov	r3, r0
 80014d6:	71bb      	strb	r3, [r7, #6]
 80014d8:	460b      	mov	r3, r1
 80014da:	717b      	strb	r3, [r7, #5]
 80014dc:	4613      	mov	r3, r2
 80014de:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 80014e0:	202a      	movs	r0, #42	; 0x2a
 80014e2:	f7ff ff71 	bl	80013c8 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 80014e6:	2300      	movs	r3, #0
 80014e8:	733b      	strb	r3, [r7, #12]
 80014ea:	79fb      	ldrb	r3, [r7, #7]
 80014ec:	3301      	adds	r3, #1
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	737b      	strb	r3, [r7, #13]
 80014f2:	2300      	movs	r3, #0
 80014f4:	73bb      	strb	r3, [r7, #14]
 80014f6:	797b      	ldrb	r3, [r7, #5]
 80014f8:	3301      	adds	r3, #1
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 80014fe:	f107 030c 	add.w	r3, r7, #12
 8001502:	2104      	movs	r1, #4
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff ff79 	bl	80013fc <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 800150a:	202b      	movs	r0, #43	; 0x2b
 800150c:	f7ff ff5c 	bl	80013c8 <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
 8001510:	79bb      	ldrb	r3, [r7, #6]
 8001512:	331a      	adds	r3, #26
 8001514:	b2db      	uxtb	r3, r3
 8001516:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + ST7735_YSTART;
 8001518:	793b      	ldrb	r3, [r7, #4]
 800151a:	331a      	adds	r3, #26
 800151c:	b2db      	uxtb	r3, r3
 800151e:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8001520:	f107 030c 	add.w	r3, r7, #12
 8001524:	2104      	movs	r1, #4
 8001526:	4618      	mov	r0, r3
 8001528:	f7ff ff68 	bl	80013fc <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 800152c:	202c      	movs	r0, #44	; 0x2c
 800152e:	f7ff ff4b 	bl	80013c8 <ST7735_WriteCommand>
}
 8001532:	bf00      	nop
 8001534:	3714      	adds	r7, #20
 8001536:	46bd      	mov	sp, r7
 8001538:	bd90      	pop	{r4, r7, pc}
	...

0800153c <ST7735_Init>:

void ST7735_Init() {
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
    ST7735_Select();
 8001540:	f7ff ff16 	bl	8001370 <ST7735_Select>
    ST7735_Reset();
 8001544:	f7ff ff2c 	bl	80013a0 <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 8001548:	4806      	ldr	r0, [pc, #24]	; (8001564 <ST7735_Init+0x28>)
 800154a:	f7ff ff71 	bl	8001430 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 800154e:	4806      	ldr	r0, [pc, #24]	; (8001568 <ST7735_Init+0x2c>)
 8001550:	f7ff ff6e 	bl	8001430 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 8001554:	4805      	ldr	r0, [pc, #20]	; (800156c <ST7735_Init+0x30>)
 8001556:	f7ff ff6b 	bl	8001430 <ST7735_ExecuteCommandList>
    ST7735_Unselect();
 800155a:	f7ff ff15 	bl	8001388 <ST7735_Unselect>
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	08012a3c 	.word	0x08012a3c
 8001568:	08012a78 	.word	0x08012a78
 800156c:	08012a88 	.word	0x08012a88

08001570 <ST7735_WriteChar>:
    ST7735_WriteData(data, sizeof(data));

    ST7735_Unselect();
}

static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8001570:	b082      	sub	sp, #8
 8001572:	b590      	push	{r4, r7, lr}
 8001574:	b089      	sub	sp, #36	; 0x24
 8001576:	af00      	add	r7, sp, #0
 8001578:	637b      	str	r3, [r7, #52]	; 0x34
 800157a:	4603      	mov	r3, r0
 800157c:	80fb      	strh	r3, [r7, #6]
 800157e:	460b      	mov	r3, r1
 8001580:	80bb      	strh	r3, [r7, #4]
 8001582:	4613      	mov	r3, r2
 8001584:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8001586:	88fb      	ldrh	r3, [r7, #6]
 8001588:	b2d8      	uxtb	r0, r3
 800158a:	88bb      	ldrh	r3, [r7, #4]
 800158c:	b2d9      	uxtb	r1, r3
 800158e:	88fb      	ldrh	r3, [r7, #6]
 8001590:	b2da      	uxtb	r2, r3
 8001592:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001596:	4413      	add	r3, r2
 8001598:	b2db      	uxtb	r3, r3
 800159a:	3b01      	subs	r3, #1
 800159c:	b2dc      	uxtb	r4, r3
 800159e:	88bb      	ldrh	r3, [r7, #4]
 80015a0:	b2da      	uxtb	r2, r3
 80015a2:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80015a6:	4413      	add	r3, r2
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	3b01      	subs	r3, #1
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	4622      	mov	r2, r4
 80015b0:	f7ff ff87 	bl	80014c2 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 80015b4:	2300      	movs	r3, #0
 80015b6:	61fb      	str	r3, [r7, #28]
 80015b8:	e043      	b.n	8001642 <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 80015ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80015bc:	78fb      	ldrb	r3, [r7, #3]
 80015be:	3b20      	subs	r3, #32
 80015c0:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 80015c4:	fb01 f303 	mul.w	r3, r1, r3
 80015c8:	4619      	mov	r1, r3
 80015ca:	69fb      	ldr	r3, [r7, #28]
 80015cc:	440b      	add	r3, r1
 80015ce:	005b      	lsls	r3, r3, #1
 80015d0:	4413      	add	r3, r2
 80015d2:	881b      	ldrh	r3, [r3, #0]
 80015d4:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 80015d6:	2300      	movs	r3, #0
 80015d8:	61bb      	str	r3, [r7, #24]
 80015da:	e029      	b.n	8001630 <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 80015dc:	697a      	ldr	r2, [r7, #20]
 80015de:	69bb      	ldr	r3, [r7, #24]
 80015e0:	fa02 f303 	lsl.w	r3, r2, r3
 80015e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d00e      	beq.n	800160a <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 80015ec:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80015ee:	0a1b      	lsrs	r3, r3, #8
 80015f0:	b29b      	uxth	r3, r3
 80015f2:	b2db      	uxtb	r3, r3
 80015f4:	743b      	strb	r3, [r7, #16]
 80015f6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 80015fc:	f107 0310 	add.w	r3, r7, #16
 8001600:	2102      	movs	r1, #2
 8001602:	4618      	mov	r0, r3
 8001604:	f7ff fefa 	bl	80013fc <ST7735_WriteData>
 8001608:	e00f      	b.n	800162a <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 800160a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800160e:	0a1b      	lsrs	r3, r3, #8
 8001610:	b29b      	uxth	r3, r3
 8001612:	b2db      	uxtb	r3, r3
 8001614:	733b      	strb	r3, [r7, #12]
 8001616:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800161a:	b2db      	uxtb	r3, r3
 800161c:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 800161e:	f107 030c 	add.w	r3, r7, #12
 8001622:	2102      	movs	r1, #2
 8001624:	4618      	mov	r0, r3
 8001626:	f7ff fee9 	bl	80013fc <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 800162a:	69bb      	ldr	r3, [r7, #24]
 800162c:	3301      	adds	r3, #1
 800162e:	61bb      	str	r3, [r7, #24]
 8001630:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001634:	461a      	mov	r2, r3
 8001636:	69bb      	ldr	r3, [r7, #24]
 8001638:	4293      	cmp	r3, r2
 800163a:	d3cf      	bcc.n	80015dc <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	3301      	adds	r3, #1
 8001640:	61fb      	str	r3, [r7, #28]
 8001642:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001646:	461a      	mov	r2, r3
 8001648:	69fb      	ldr	r3, [r7, #28]
 800164a:	4293      	cmp	r3, r2
 800164c:	d3b5      	bcc.n	80015ba <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 800164e:	bf00      	nop
 8001650:	bf00      	nop
 8001652:	3724      	adds	r7, #36	; 0x24
 8001654:	46bd      	mov	sp, r7
 8001656:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800165a:	b002      	add	sp, #8
 800165c:	4770      	bx	lr

0800165e <ST7735_WriteString>:
        }
    }
}
*/

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 800165e:	b082      	sub	sp, #8
 8001660:	b580      	push	{r7, lr}
 8001662:	b086      	sub	sp, #24
 8001664:	af04      	add	r7, sp, #16
 8001666:	603a      	str	r2, [r7, #0]
 8001668:	617b      	str	r3, [r7, #20]
 800166a:	4603      	mov	r3, r0
 800166c:	80fb      	strh	r3, [r7, #6]
 800166e:	460b      	mov	r3, r1
 8001670:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 8001672:	f7ff fe7d 	bl	8001370 <ST7735_Select>

    while(*str) {
 8001676:	e02d      	b.n	80016d4 <ST7735_WriteString+0x76>
        if(x + font.width >= ST7735_WIDTH) {
 8001678:	88fb      	ldrh	r3, [r7, #6]
 800167a:	7d3a      	ldrb	r2, [r7, #20]
 800167c:	4413      	add	r3, r2
 800167e:	2b9f      	cmp	r3, #159	; 0x9f
 8001680:	dd13      	ble.n	80016aa <ST7735_WriteString+0x4c>
            x = 0;
 8001682:	2300      	movs	r3, #0
 8001684:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8001686:	7d7b      	ldrb	r3, [r7, #21]
 8001688:	b29a      	uxth	r2, r3
 800168a:	88bb      	ldrh	r3, [r7, #4]
 800168c:	4413      	add	r3, r2
 800168e:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ST7735_HEIGHT) {
 8001690:	88bb      	ldrh	r3, [r7, #4]
 8001692:	7d7a      	ldrb	r2, [r7, #21]
 8001694:	4413      	add	r3, r2
 8001696:	2b4f      	cmp	r3, #79	; 0x4f
 8001698:	dc21      	bgt.n	80016de <ST7735_WriteString+0x80>
                break;
            }

            if(*str == ' ') {
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	2b20      	cmp	r3, #32
 80016a0:	d103      	bne.n	80016aa <ST7735_WriteString+0x4c>
                // skip spaces in the beginning of the new line
                str++;
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	3301      	adds	r3, #1
 80016a6:	603b      	str	r3, [r7, #0]
                continue;
 80016a8:	e014      	b.n	80016d4 <ST7735_WriteString+0x76>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	781a      	ldrb	r2, [r3, #0]
 80016ae:	88b9      	ldrh	r1, [r7, #4]
 80016b0:	88f8      	ldrh	r0, [r7, #6]
 80016b2:	8c3b      	ldrh	r3, [r7, #32]
 80016b4:	9302      	str	r3, [sp, #8]
 80016b6:	8bbb      	ldrh	r3, [r7, #28]
 80016b8:	9301      	str	r3, [sp, #4]
 80016ba:	69bb      	ldr	r3, [r7, #24]
 80016bc:	9300      	str	r3, [sp, #0]
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	f7ff ff56 	bl	8001570 <ST7735_WriteChar>
        x += font.width;
 80016c4:	7d3b      	ldrb	r3, [r7, #20]
 80016c6:	b29a      	uxth	r2, r3
 80016c8:	88fb      	ldrh	r3, [r7, #6]
 80016ca:	4413      	add	r3, r2
 80016cc:	80fb      	strh	r3, [r7, #6]
        str++;
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	3301      	adds	r3, #1
 80016d2:	603b      	str	r3, [r7, #0]
    while(*str) {
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d1cd      	bne.n	8001678 <ST7735_WriteString+0x1a>
 80016dc:	e000      	b.n	80016e0 <ST7735_WriteString+0x82>
                break;
 80016de:	bf00      	nop
    }

    ST7735_Unselect();
 80016e0:	f7ff fe52 	bl	8001388 <ST7735_Unselect>
}
 80016e4:	bf00      	nop
 80016e6:	3708      	adds	r7, #8
 80016e8:	46bd      	mov	sp, r7
 80016ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80016ee:	b002      	add	sp, #8
 80016f0:	4770      	bx	lr
	...

080016f4 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 80016f4:	b590      	push	{r4, r7, lr}
 80016f6:	b085      	sub	sp, #20
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4604      	mov	r4, r0
 80016fc:	4608      	mov	r0, r1
 80016fe:	4611      	mov	r1, r2
 8001700:	461a      	mov	r2, r3
 8001702:	4623      	mov	r3, r4
 8001704:	80fb      	strh	r3, [r7, #6]
 8001706:	4603      	mov	r3, r0
 8001708:	80bb      	strh	r3, [r7, #4]
 800170a:	460b      	mov	r3, r1
 800170c:	807b      	strh	r3, [r7, #2]
 800170e:	4613      	mov	r3, r2
 8001710:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8001712:	88fb      	ldrh	r3, [r7, #6]
 8001714:	2b9f      	cmp	r3, #159	; 0x9f
 8001716:	d857      	bhi.n	80017c8 <ST7735_FillRectangle+0xd4>
 8001718:	88bb      	ldrh	r3, [r7, #4]
 800171a:	2b4f      	cmp	r3, #79	; 0x4f
 800171c:	d854      	bhi.n	80017c8 <ST7735_FillRectangle+0xd4>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 800171e:	88fa      	ldrh	r2, [r7, #6]
 8001720:	887b      	ldrh	r3, [r7, #2]
 8001722:	4413      	add	r3, r2
 8001724:	2ba0      	cmp	r3, #160	; 0xa0
 8001726:	dd03      	ble.n	8001730 <ST7735_FillRectangle+0x3c>
 8001728:	88fb      	ldrh	r3, [r7, #6]
 800172a:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 800172e:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8001730:	88ba      	ldrh	r2, [r7, #4]
 8001732:	883b      	ldrh	r3, [r7, #0]
 8001734:	4413      	add	r3, r2
 8001736:	2b50      	cmp	r3, #80	; 0x50
 8001738:	dd03      	ble.n	8001742 <ST7735_FillRectangle+0x4e>
 800173a:	88bb      	ldrh	r3, [r7, #4]
 800173c:	f1c3 0350 	rsb	r3, r3, #80	; 0x50
 8001740:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 8001742:	f7ff fe15 	bl	8001370 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8001746:	88fb      	ldrh	r3, [r7, #6]
 8001748:	b2d8      	uxtb	r0, r3
 800174a:	88bb      	ldrh	r3, [r7, #4]
 800174c:	b2d9      	uxtb	r1, r3
 800174e:	88fb      	ldrh	r3, [r7, #6]
 8001750:	b2da      	uxtb	r2, r3
 8001752:	887b      	ldrh	r3, [r7, #2]
 8001754:	b2db      	uxtb	r3, r3
 8001756:	4413      	add	r3, r2
 8001758:	b2db      	uxtb	r3, r3
 800175a:	3b01      	subs	r3, #1
 800175c:	b2dc      	uxtb	r4, r3
 800175e:	88bb      	ldrh	r3, [r7, #4]
 8001760:	b2da      	uxtb	r2, r3
 8001762:	883b      	ldrh	r3, [r7, #0]
 8001764:	b2db      	uxtb	r3, r3
 8001766:	4413      	add	r3, r2
 8001768:	b2db      	uxtb	r3, r3
 800176a:	3b01      	subs	r3, #1
 800176c:	b2db      	uxtb	r3, r3
 800176e:	4622      	mov	r2, r4
 8001770:	f7ff fea7 	bl	80014c2 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8001774:	8c3b      	ldrh	r3, [r7, #32]
 8001776:	0a1b      	lsrs	r3, r3, #8
 8001778:	b29b      	uxth	r3, r3
 800177a:	b2db      	uxtb	r3, r3
 800177c:	733b      	strb	r3, [r7, #12]
 800177e:	8c3b      	ldrh	r3, [r7, #32]
 8001780:	b2db      	uxtb	r3, r3
 8001782:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001784:	2201      	movs	r2, #1
 8001786:	2104      	movs	r1, #4
 8001788:	4811      	ldr	r0, [pc, #68]	; (80017d0 <ST7735_FillRectangle+0xdc>)
 800178a:	f000 ff6d 	bl	8002668 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 800178e:	883b      	ldrh	r3, [r7, #0]
 8001790:	80bb      	strh	r3, [r7, #4]
 8001792:	e013      	b.n	80017bc <ST7735_FillRectangle+0xc8>
        for(x = w; x > 0; x--) {
 8001794:	887b      	ldrh	r3, [r7, #2]
 8001796:	80fb      	strh	r3, [r7, #6]
 8001798:	e00a      	b.n	80017b0 <ST7735_FillRectangle+0xbc>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 800179a:	f107 010c 	add.w	r1, r7, #12
 800179e:	f04f 33ff 	mov.w	r3, #4294967295
 80017a2:	2202      	movs	r2, #2
 80017a4:	480b      	ldr	r0, [pc, #44]	; (80017d4 <ST7735_FillRectangle+0xe0>)
 80017a6:	f004 fde1 	bl	800636c <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 80017aa:	88fb      	ldrh	r3, [r7, #6]
 80017ac:	3b01      	subs	r3, #1
 80017ae:	80fb      	strh	r3, [r7, #6]
 80017b0:	88fb      	ldrh	r3, [r7, #6]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d1f1      	bne.n	800179a <ST7735_FillRectangle+0xa6>
    for(y = h; y > 0; y--) {
 80017b6:	88bb      	ldrh	r3, [r7, #4]
 80017b8:	3b01      	subs	r3, #1
 80017ba:	80bb      	strh	r3, [r7, #4]
 80017bc:	88bb      	ldrh	r3, [r7, #4]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d1e8      	bne.n	8001794 <ST7735_FillRectangle+0xa0>
        }
    }

    ST7735_Unselect();
 80017c2:	f7ff fde1 	bl	8001388 <ST7735_Unselect>
 80017c6:	e000      	b.n	80017ca <ST7735_FillRectangle+0xd6>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80017c8:	bf00      	nop
}
 80017ca:	3714      	adds	r7, #20
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd90      	pop	{r4, r7, pc}
 80017d0:	40020000 	.word	0x40020000
 80017d4:	2000037c 	.word	0x2000037c

080017d8 <ST7735_FillRectangleFast>:

void ST7735_FillRectangleFast(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 80017d8:	b590      	push	{r4, r7, lr}
 80017da:	b085      	sub	sp, #20
 80017dc:	af00      	add	r7, sp, #0
 80017de:	4604      	mov	r4, r0
 80017e0:	4608      	mov	r0, r1
 80017e2:	4611      	mov	r1, r2
 80017e4:	461a      	mov	r2, r3
 80017e6:	4623      	mov	r3, r4
 80017e8:	80fb      	strh	r3, [r7, #6]
 80017ea:	4603      	mov	r3, r0
 80017ec:	80bb      	strh	r3, [r7, #4]
 80017ee:	460b      	mov	r3, r1
 80017f0:	807b      	strh	r3, [r7, #2]
 80017f2:	4613      	mov	r3, r2
 80017f4:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80017f6:	88fb      	ldrh	r3, [r7, #6]
 80017f8:	2b9f      	cmp	r3, #159	; 0x9f
 80017fa:	d869      	bhi.n	80018d0 <ST7735_FillRectangleFast+0xf8>
 80017fc:	88bb      	ldrh	r3, [r7, #4]
 80017fe:	2b4f      	cmp	r3, #79	; 0x4f
 8001800:	d866      	bhi.n	80018d0 <ST7735_FillRectangleFast+0xf8>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 8001802:	88fa      	ldrh	r2, [r7, #6]
 8001804:	887b      	ldrh	r3, [r7, #2]
 8001806:	4413      	add	r3, r2
 8001808:	2ba0      	cmp	r3, #160	; 0xa0
 800180a:	dd03      	ble.n	8001814 <ST7735_FillRectangleFast+0x3c>
 800180c:	88fb      	ldrh	r3, [r7, #6]
 800180e:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 8001812:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8001814:	88ba      	ldrh	r2, [r7, #4]
 8001816:	883b      	ldrh	r3, [r7, #0]
 8001818:	4413      	add	r3, r2
 800181a:	2b50      	cmp	r3, #80	; 0x50
 800181c:	dd03      	ble.n	8001826 <ST7735_FillRectangleFast+0x4e>
 800181e:	88bb      	ldrh	r3, [r7, #4]
 8001820:	f1c3 0350 	rsb	r3, r3, #80	; 0x50
 8001824:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 8001826:	f7ff fda3 	bl	8001370 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 800182a:	88fb      	ldrh	r3, [r7, #6]
 800182c:	b2d8      	uxtb	r0, r3
 800182e:	88bb      	ldrh	r3, [r7, #4]
 8001830:	b2d9      	uxtb	r1, r3
 8001832:	88fb      	ldrh	r3, [r7, #6]
 8001834:	b2da      	uxtb	r2, r3
 8001836:	887b      	ldrh	r3, [r7, #2]
 8001838:	b2db      	uxtb	r3, r3
 800183a:	4413      	add	r3, r2
 800183c:	b2db      	uxtb	r3, r3
 800183e:	3b01      	subs	r3, #1
 8001840:	b2dc      	uxtb	r4, r3
 8001842:	88bb      	ldrh	r3, [r7, #4]
 8001844:	b2da      	uxtb	r2, r3
 8001846:	883b      	ldrh	r3, [r7, #0]
 8001848:	b2db      	uxtb	r3, r3
 800184a:	4413      	add	r3, r2
 800184c:	b2db      	uxtb	r3, r3
 800184e:	3b01      	subs	r3, #1
 8001850:	b2db      	uxtb	r3, r3
 8001852:	4622      	mov	r2, r4
 8001854:	f7ff fe35 	bl	80014c2 <ST7735_SetAddressWindow>

    // Prepare whole line in a single buffer
    uint8_t pixel[] = { color >> 8, color & 0xFF };
 8001858:	8c3b      	ldrh	r3, [r7, #32]
 800185a:	0a1b      	lsrs	r3, r3, #8
 800185c:	b29b      	uxth	r3, r3
 800185e:	b2db      	uxtb	r3, r3
 8001860:	723b      	strb	r3, [r7, #8]
 8001862:	8c3b      	ldrh	r3, [r7, #32]
 8001864:	b2db      	uxtb	r3, r3
 8001866:	727b      	strb	r3, [r7, #9]
    uint8_t *line = malloc(w * sizeof(pixel));
 8001868:	887b      	ldrh	r3, [r7, #2]
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	4618      	mov	r0, r3
 800186e:	f00d f939 	bl	800eae4 <malloc>
 8001872:	4603      	mov	r3, r0
 8001874:	60fb      	str	r3, [r7, #12]
    for(x = 0; x < w; ++x)
 8001876:	2300      	movs	r3, #0
 8001878:	80fb      	strh	r3, [r7, #6]
 800187a:	e008      	b.n	800188e <ST7735_FillRectangleFast+0xb6>
    	memcpy(line + x * sizeof(pixel), pixel, sizeof(pixel));
 800187c:	88fb      	ldrh	r3, [r7, #6]
 800187e:	005b      	lsls	r3, r3, #1
 8001880:	68fa      	ldr	r2, [r7, #12]
 8001882:	4413      	add	r3, r2
 8001884:	893a      	ldrh	r2, [r7, #8]
 8001886:	801a      	strh	r2, [r3, #0]
    for(x = 0; x < w; ++x)
 8001888:	88fb      	ldrh	r3, [r7, #6]
 800188a:	3301      	adds	r3, #1
 800188c:	80fb      	strh	r3, [r7, #6]
 800188e:	88fa      	ldrh	r2, [r7, #6]
 8001890:	887b      	ldrh	r3, [r7, #2]
 8001892:	429a      	cmp	r2, r3
 8001894:	d3f2      	bcc.n	800187c <ST7735_FillRectangleFast+0xa4>

    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001896:	2201      	movs	r2, #1
 8001898:	2104      	movs	r1, #4
 800189a:	480f      	ldr	r0, [pc, #60]	; (80018d8 <ST7735_FillRectangleFast+0x100>)
 800189c:	f000 fee4 	bl	8002668 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--)
 80018a0:	883b      	ldrh	r3, [r7, #0]
 80018a2:	80bb      	strh	r3, [r7, #4]
 80018a4:	e00b      	b.n	80018be <ST7735_FillRectangleFast+0xe6>
        HAL_SPI_Transmit(&ST7735_SPI_PORT, line, w * sizeof(pixel), HAL_MAX_DELAY);
 80018a6:	887b      	ldrh	r3, [r7, #2]
 80018a8:	005b      	lsls	r3, r3, #1
 80018aa:	b29a      	uxth	r2, r3
 80018ac:	f04f 33ff 	mov.w	r3, #4294967295
 80018b0:	68f9      	ldr	r1, [r7, #12]
 80018b2:	480a      	ldr	r0, [pc, #40]	; (80018dc <ST7735_FillRectangleFast+0x104>)
 80018b4:	f004 fd5a 	bl	800636c <HAL_SPI_Transmit>
    for(y = h; y > 0; y--)
 80018b8:	88bb      	ldrh	r3, [r7, #4]
 80018ba:	3b01      	subs	r3, #1
 80018bc:	80bb      	strh	r3, [r7, #4]
 80018be:	88bb      	ldrh	r3, [r7, #4]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d1f0      	bne.n	80018a6 <ST7735_FillRectangleFast+0xce>

    free(line);
 80018c4:	68f8      	ldr	r0, [r7, #12]
 80018c6:	f00d f915 	bl	800eaf4 <free>
    ST7735_Unselect();
 80018ca:	f7ff fd5d 	bl	8001388 <ST7735_Unselect>
 80018ce:	e000      	b.n	80018d2 <ST7735_FillRectangleFast+0xfa>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80018d0:	bf00      	nop
}
 80018d2:	3714      	adds	r7, #20
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd90      	pop	{r4, r7, pc}
 80018d8:	40020000 	.word	0x40020000
 80018dc:	2000037c 	.word	0x2000037c

080018e0 <ST7735_FillScreen>:

void ST7735_FillScreen(uint16_t color) {
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b084      	sub	sp, #16
 80018e4:	af02      	add	r7, sp, #8
 80018e6:	4603      	mov	r3, r0
 80018e8:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 80018ea:	88fb      	ldrh	r3, [r7, #6]
 80018ec:	9300      	str	r3, [sp, #0]
 80018ee:	2350      	movs	r3, #80	; 0x50
 80018f0:	22a0      	movs	r2, #160	; 0xa0
 80018f2:	2100      	movs	r1, #0
 80018f4:	2000      	movs	r0, #0
 80018f6:	f7ff fefd 	bl	80016f4 <ST7735_FillRectangle>
}
 80018fa:	bf00      	nop
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
	...

08001904 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800190a:	2300      	movs	r3, #0
 800190c:	607b      	str	r3, [r7, #4]
 800190e:	4b12      	ldr	r3, [pc, #72]	; (8001958 <HAL_MspInit+0x54>)
 8001910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001912:	4a11      	ldr	r2, [pc, #68]	; (8001958 <HAL_MspInit+0x54>)
 8001914:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001918:	6453      	str	r3, [r2, #68]	; 0x44
 800191a:	4b0f      	ldr	r3, [pc, #60]	; (8001958 <HAL_MspInit+0x54>)
 800191c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800191e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001922:	607b      	str	r3, [r7, #4]
 8001924:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001926:	2300      	movs	r3, #0
 8001928:	603b      	str	r3, [r7, #0]
 800192a:	4b0b      	ldr	r3, [pc, #44]	; (8001958 <HAL_MspInit+0x54>)
 800192c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192e:	4a0a      	ldr	r2, [pc, #40]	; (8001958 <HAL_MspInit+0x54>)
 8001930:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001934:	6413      	str	r3, [r2, #64]	; 0x40
 8001936:	4b08      	ldr	r3, [pc, #32]	; (8001958 <HAL_MspInit+0x54>)
 8001938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800193e:	603b      	str	r3, [r7, #0]
 8001940:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001942:	2200      	movs	r2, #0
 8001944:	210f      	movs	r1, #15
 8001946:	f06f 0001 	mvn.w	r0, #1
 800194a:	f000 fbaf 	bl	80020ac <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800194e:	bf00      	nop
 8001950:	3708      	adds	r7, #8
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40023800 	.word	0x40023800

0800195c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b08c      	sub	sp, #48	; 0x30
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001964:	2300      	movs	r3, #0
 8001966:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001968:	2300      	movs	r3, #0
 800196a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 800196c:	2200      	movs	r2, #0
 800196e:	6879      	ldr	r1, [r7, #4]
 8001970:	201c      	movs	r0, #28
 8001972:	f000 fb9b 	bl	80020ac <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001976:	201c      	movs	r0, #28
 8001978:	f000 fbc4 	bl	8002104 <HAL_NVIC_EnableIRQ>

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 800197c:	2300      	movs	r3, #0
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	4b20      	ldr	r3, [pc, #128]	; (8001a04 <HAL_InitTick+0xa8>)
 8001982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001984:	4a1f      	ldr	r2, [pc, #124]	; (8001a04 <HAL_InitTick+0xa8>)
 8001986:	f043 0301 	orr.w	r3, r3, #1
 800198a:	6413      	str	r3, [r2, #64]	; 0x40
 800198c:	4b1d      	ldr	r3, [pc, #116]	; (8001a04 <HAL_InitTick+0xa8>)
 800198e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001990:	f003 0301 	and.w	r3, r3, #1
 8001994:	60fb      	str	r3, [r7, #12]
 8001996:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001998:	f107 0210 	add.w	r2, r7, #16
 800199c:	f107 0314 	add.w	r3, r7, #20
 80019a0:	4611      	mov	r1, r2
 80019a2:	4618      	mov	r0, r3
 80019a4:	f003 fd14 	bl	80053d0 <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80019a8:	f003 fcfe 	bl	80053a8 <HAL_RCC_GetPCLK1Freq>
 80019ac:	4603      	mov	r3, r0
 80019ae:	005b      	lsls	r3, r3, #1
 80019b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80019b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019b4:	4a14      	ldr	r2, [pc, #80]	; (8001a08 <HAL_InitTick+0xac>)
 80019b6:	fba2 2303 	umull	r2, r3, r2, r3
 80019ba:	0c9b      	lsrs	r3, r3, #18
 80019bc:	3b01      	subs	r3, #1
 80019be:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80019c0:	4b12      	ldr	r3, [pc, #72]	; (8001a0c <HAL_InitTick+0xb0>)
 80019c2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019c6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80019c8:	4b10      	ldr	r3, [pc, #64]	; (8001a0c <HAL_InitTick+0xb0>)
 80019ca:	f240 32e7 	movw	r2, #999	; 0x3e7
 80019ce:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80019d0:	4a0e      	ldr	r2, [pc, #56]	; (8001a0c <HAL_InitTick+0xb0>)
 80019d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019d4:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 80019d6:	4b0d      	ldr	r3, [pc, #52]	; (8001a0c <HAL_InitTick+0xb0>)
 80019d8:	2200      	movs	r2, #0
 80019da:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019dc:	4b0b      	ldr	r3, [pc, #44]	; (8001a0c <HAL_InitTick+0xb0>)
 80019de:	2200      	movs	r2, #0
 80019e0:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 80019e2:	480a      	ldr	r0, [pc, #40]	; (8001a0c <HAL_InitTick+0xb0>)
 80019e4:	f004 fed8 	bl	8006798 <HAL_TIM_Base_Init>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d104      	bne.n	80019f8 <HAL_InitTick+0x9c>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 80019ee:	4807      	ldr	r0, [pc, #28]	; (8001a0c <HAL_InitTick+0xb0>)
 80019f0:	f004 ffa2 	bl	8006938 <HAL_TIM_Base_Start_IT>
 80019f4:	4603      	mov	r3, r0
 80019f6:	e000      	b.n	80019fa <HAL_InitTick+0x9e>
  }

  /* Return function status */
  return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3730      	adds	r7, #48	; 0x30
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	40023800 	.word	0x40023800
 8001a08:	431bde83 	.word	0x431bde83
 8001a0c:	200003d4 	.word	0x200003d4

08001a10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a14:	e7fe      	b.n	8001a14 <NMI_Handler+0x4>

08001a16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a16:	b480      	push	{r7}
 8001a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a1a:	e7fe      	b.n	8001a1a <HardFault_Handler+0x4>

08001a1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a20:	e7fe      	b.n	8001a20 <MemManage_Handler+0x4>

08001a22 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a22:	b480      	push	{r7}
 8001a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a26:	e7fe      	b.n	8001a26 <BusFault_Handler+0x4>

08001a28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a2c:	e7fe      	b.n	8001a2c <UsageFault_Handler+0x4>

08001a2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a32:	bf00      	nop
 8001a34:	46bd      	mov	sp, r7
 8001a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3a:	4770      	bx	lr

08001a3c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BAND_PLUS_BTN_Pin);
 8001a40:	2001      	movs	r0, #1
 8001a42:	f000 fe6b 	bl	800271c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001a46:	bf00      	nop
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC_BTN_Pin);
 8001a4e:	2004      	movs	r0, #4
 8001a50:	f000 fe64 	bl	800271c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001a54:	bf00      	nop
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BAND_MINUS_BTN_Pin);
 8001a5c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001a60:	f000 fe5c 	bl	800271c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001a64:	bf00      	nop
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a6c:	4802      	ldr	r0, [pc, #8]	; (8001a78 <TIM2_IRQHandler+0x10>)
 8001a6e:	f005 fa4d 	bl	8006f0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a72:	bf00      	nop
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	200003d4 	.word	0x200003d4

08001a7c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a80:	4808      	ldr	r0, [pc, #32]	; (8001aa4 <TIM3_IRQHandler+0x28>)
 8001a82:	f005 fa43 	bl	8006f0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
	if(TIM3->SR & TIM_SR_TIF){
 8001a86:	4b08      	ldr	r3, [pc, #32]	; (8001aa8 <TIM3_IRQHandler+0x2c>)
 8001a88:	691b      	ldr	r3, [r3, #16]
 8001a8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d005      	beq.n	8001a9e <TIM3_IRQHandler+0x22>
		/* Here code to execute */


		/* Interrupt enabled */
		TIM3->SR &= ~TIM_SR_TIF;
 8001a92:	4b05      	ldr	r3, [pc, #20]	; (8001aa8 <TIM3_IRQHandler+0x2c>)
 8001a94:	691b      	ldr	r3, [r3, #16]
 8001a96:	4a04      	ldr	r2, [pc, #16]	; (8001aa8 <TIM3_IRQHandler+0x2c>)
 8001a98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001a9c:	6113      	str	r3, [r2, #16]
	}
  /* USER CODE END TIM3_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	20000428 	.word	0x20000428
 8001aa8:	40000400 	.word	0x40000400

08001aac <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001ab0:	4802      	ldr	r0, [pc, #8]	; (8001abc <OTG_FS_IRQHandler+0x10>)
 8001ab2:	f001 fdc4 	bl	800363e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001ab6:	bf00      	nop
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	2001ab78 	.word	0x2001ab78

08001ac0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	80fb      	strh	r3, [r7, #6]
	buttonNumber = -1;
 8001aca:	4b17      	ldr	r3, [pc, #92]	; (8001b28 <HAL_GPIO_EXTI_Callback+0x68>)
 8001acc:	22ff      	movs	r2, #255	; 0xff
 8001ace:	701a      	strb	r2, [r3, #0]
    if(GPIO_Pin == ENC_BTN_Pin)
 8001ad0:	88fb      	ldrh	r3, [r7, #6]
 8001ad2:	2b04      	cmp	r3, #4
 8001ad4:	d103      	bne.n	8001ade <HAL_GPIO_EXTI_Callback+0x1e>
    {
		buttonNumber = 0;
 8001ad6:	4b14      	ldr	r3, [pc, #80]	; (8001b28 <HAL_GPIO_EXTI_Callback+0x68>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	701a      	strb	r2, [r3, #0]
 8001adc:	e00d      	b.n	8001afa <HAL_GPIO_EXTI_Callback+0x3a>
    } else if(GPIO_Pin == BAND_PLUS_BTN_Pin)
 8001ade:	88fb      	ldrh	r3, [r7, #6]
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d103      	bne.n	8001aec <HAL_GPIO_EXTI_Callback+0x2c>
    {
		buttonNumber = 1;
 8001ae4:	4b10      	ldr	r3, [pc, #64]	; (8001b28 <HAL_GPIO_EXTI_Callback+0x68>)
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	701a      	strb	r2, [r3, #0]
 8001aea:	e006      	b.n	8001afa <HAL_GPIO_EXTI_Callback+0x3a>
    } else if(GPIO_Pin == BAND_MINUS_BTN_Pin)
 8001aec:	88fb      	ldrh	r3, [r7, #6]
 8001aee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001af2:	d102      	bne.n	8001afa <HAL_GPIO_EXTI_Callback+0x3a>
    	buttonNumber = 2;
 8001af4:	4b0c      	ldr	r3, [pc, #48]	; (8001b28 <HAL_GPIO_EXTI_Callback+0x68>)
 8001af6:	2202      	movs	r2, #2
 8001af8:	701a      	strb	r2, [r3, #0]
	if(buttonNumber < 0) {
		return;
	}

	// debounce
    uint32_t tstamp = HAL_GetTick();
 8001afa:	f000 f9d9 	bl	8001eb0 <HAL_GetTick>
 8001afe:	60f8      	str	r0, [r7, #12]
    if(tstamp - lastPressed < 250)
 8001b00:	4b0a      	ldr	r3, [pc, #40]	; (8001b2c <HAL_GPIO_EXTI_Callback+0x6c>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	68fa      	ldr	r2, [r7, #12]
 8001b06:	1ad3      	subs	r3, r2, r3
 8001b08:	2bf9      	cmp	r3, #249	; 0xf9
 8001b0a:	d909      	bls.n	8001b20 <HAL_GPIO_EXTI_Callback+0x60>
        return;
    lastPressed = tstamp;
 8001b0c:	4a07      	ldr	r2, [pc, #28]	; (8001b2c <HAL_GPIO_EXTI_Callback+0x6c>)
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	6013      	str	r3, [r2, #0]

    buttonPressed[buttonNumber] = 1;
 8001b12:	4b05      	ldr	r3, [pc, #20]	; (8001b28 <HAL_GPIO_EXTI_Callback+0x68>)
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	461a      	mov	r2, r3
 8001b18:	4b05      	ldr	r3, [pc, #20]	; (8001b30 <HAL_GPIO_EXTI_Callback+0x70>)
 8001b1a:	2101      	movs	r1, #1
 8001b1c:	5499      	strb	r1, [r3, r2]
 8001b1e:	e000      	b.n	8001b22 <HAL_GPIO_EXTI_Callback+0x62>
        return;
 8001b20:	bf00      	nop
}
 8001b22:	3710      	adds	r7, #16
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	200002e4 	.word	0x200002e4
 8001b2c:	20000420 	.word	0x20000420
 8001b30:	2000041c 	.word	0x2000041c

08001b34 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b086      	sub	sp, #24
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	60b9      	str	r1, [r7, #8]
 8001b3e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b40:	2300      	movs	r3, #0
 8001b42:	617b      	str	r3, [r7, #20]
 8001b44:	e00a      	b.n	8001b5c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001b46:	f3af 8000 	nop.w
 8001b4a:	4601      	mov	r1, r0
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	1c5a      	adds	r2, r3, #1
 8001b50:	60ba      	str	r2, [r7, #8]
 8001b52:	b2ca      	uxtb	r2, r1
 8001b54:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	3301      	adds	r3, #1
 8001b5a:	617b      	str	r3, [r7, #20]
 8001b5c:	697a      	ldr	r2, [r7, #20]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	dbf0      	blt.n	8001b46 <_read+0x12>
	}

return len;
 8001b64:	687b      	ldr	r3, [r7, #4]
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3718      	adds	r7, #24
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <_close>:
	}
	return len;
}

int _close(int file)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	b083      	sub	sp, #12
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]
	return -1;
 8001b76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	370c      	adds	r7, #12
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr

08001b86 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b86:	b480      	push	{r7}
 8001b88:	b083      	sub	sp, #12
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	6078      	str	r0, [r7, #4]
 8001b8e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b96:	605a      	str	r2, [r3, #4]
	return 0;
 8001b98:	2300      	movs	r3, #0
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr

08001ba6 <_isatty>:

int _isatty(int file)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	b083      	sub	sp, #12
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
	return 1;
 8001bae:	2301      	movs	r3, #1
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr

08001bbc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b085      	sub	sp, #20
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	60f8      	str	r0, [r7, #12]
 8001bc4:	60b9      	str	r1, [r7, #8]
 8001bc6:	607a      	str	r2, [r7, #4]
	return 0;
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3714      	adds	r7, #20
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr
	...

08001bd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b086      	sub	sp, #24
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001be0:	4a14      	ldr	r2, [pc, #80]	; (8001c34 <_sbrk+0x5c>)
 8001be2:	4b15      	ldr	r3, [pc, #84]	; (8001c38 <_sbrk+0x60>)
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bec:	4b13      	ldr	r3, [pc, #76]	; (8001c3c <_sbrk+0x64>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d102      	bne.n	8001bfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bf4:	4b11      	ldr	r3, [pc, #68]	; (8001c3c <_sbrk+0x64>)
 8001bf6:	4a12      	ldr	r2, [pc, #72]	; (8001c40 <_sbrk+0x68>)
 8001bf8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bfa:	4b10      	ldr	r3, [pc, #64]	; (8001c3c <_sbrk+0x64>)
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4413      	add	r3, r2
 8001c02:	693a      	ldr	r2, [r7, #16]
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d207      	bcs.n	8001c18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c08:	f00c fe48 	bl	800e89c <__errno>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	220c      	movs	r2, #12
 8001c10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c12:	f04f 33ff 	mov.w	r3, #4294967295
 8001c16:	e009      	b.n	8001c2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c18:	4b08      	ldr	r3, [pc, #32]	; (8001c3c <_sbrk+0x64>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c1e:	4b07      	ldr	r3, [pc, #28]	; (8001c3c <_sbrk+0x64>)
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4413      	add	r3, r2
 8001c26:	4a05      	ldr	r2, [pc, #20]	; (8001c3c <_sbrk+0x64>)
 8001c28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3718      	adds	r7, #24
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	20020000 	.word	0x20020000
 8001c38:	00000800 	.word	0x00000800
 8001c3c:	20000424 	.word	0x20000424
 8001c40:	2001b2b8 	.word	0x2001b2b8

08001c44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c48:	4b06      	ldr	r3, [pc, #24]	; (8001c64 <SystemInit+0x20>)
 8001c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c4e:	4a05      	ldr	r2, [pc, #20]	; (8001c64 <SystemInit+0x20>)
 8001c50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c58:	bf00      	nop
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	e000ed00 	.word	0xe000ed00

08001c68 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b08c      	sub	sp, #48	; 0x30
 8001c6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c6e:	f107 030c 	add.w	r3, r7, #12
 8001c72:	2224      	movs	r2, #36	; 0x24
 8001c74:	2100      	movs	r1, #0
 8001c76:	4618      	mov	r0, r3
 8001c78:	f00c ff52 	bl	800eb20 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c7c:	1d3b      	adds	r3, r7, #4
 8001c7e:	2200      	movs	r2, #0
 8001c80:	601a      	str	r2, [r3, #0]
 8001c82:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c84:	4b20      	ldr	r3, [pc, #128]	; (8001d08 <MX_TIM3_Init+0xa0>)
 8001c86:	4a21      	ldr	r2, [pc, #132]	; (8001d0c <MX_TIM3_Init+0xa4>)
 8001c88:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001c8a:	4b1f      	ldr	r3, [pc, #124]	; (8001d08 <MX_TIM3_Init+0xa0>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c90:	4b1d      	ldr	r3, [pc, #116]	; (8001d08 <MX_TIM3_Init+0xa0>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001c96:	4b1c      	ldr	r3, [pc, #112]	; (8001d08 <MX_TIM3_Init+0xa0>)
 8001c98:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c9c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c9e:	4b1a      	ldr	r3, [pc, #104]	; (8001d08 <MX_TIM3_Init+0xa0>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ca4:	4b18      	ldr	r3, [pc, #96]	; (8001d08 <MX_TIM3_Init+0xa0>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001caa:	2301      	movs	r3, #1
 8001cac:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 8;
 8001cba:	2308      	movs	r3, #8
 8001cbc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 8;
 8001cca:	2308      	movs	r3, #8
 8001ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001cce:	f107 030c 	add.w	r3, r7, #12
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	480c      	ldr	r0, [pc, #48]	; (8001d08 <MX_TIM3_Init+0xa0>)
 8001cd6:	f004 fec1 	bl	8006a5c <HAL_TIM_Encoder_Init>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001ce0:	f7ff fa2c 	bl	800113c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001cec:	1d3b      	adds	r3, r7, #4
 8001cee:	4619      	mov	r1, r3
 8001cf0:	4805      	ldr	r0, [pc, #20]	; (8001d08 <MX_TIM3_Init+0xa0>)
 8001cf2:	f005 fb27 	bl	8007344 <HAL_TIMEx_MasterConfigSynchronization>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d001      	beq.n	8001d00 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001cfc:	f7ff fa1e 	bl	800113c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d00:	bf00      	nop
 8001d02:	3730      	adds	r7, #48	; 0x30
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	20000428 	.word	0x20000428
 8001d0c:	40000400 	.word	0x40000400

08001d10 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b08a      	sub	sp, #40	; 0x28
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d18:	f107 0314 	add.w	r3, r7, #20
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]
 8001d20:	605a      	str	r2, [r3, #4]
 8001d22:	609a      	str	r2, [r3, #8]
 8001d24:	60da      	str	r2, [r3, #12]
 8001d26:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a2c      	ldr	r2, [pc, #176]	; (8001de0 <HAL_TIM_Encoder_MspInit+0xd0>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d151      	bne.n	8001dd6 <HAL_TIM_Encoder_MspInit+0xc6>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d32:	2300      	movs	r3, #0
 8001d34:	613b      	str	r3, [r7, #16]
 8001d36:	4b2b      	ldr	r3, [pc, #172]	; (8001de4 <HAL_TIM_Encoder_MspInit+0xd4>)
 8001d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3a:	4a2a      	ldr	r2, [pc, #168]	; (8001de4 <HAL_TIM_Encoder_MspInit+0xd4>)
 8001d3c:	f043 0302 	orr.w	r3, r3, #2
 8001d40:	6413      	str	r3, [r2, #64]	; 0x40
 8001d42:	4b28      	ldr	r3, [pc, #160]	; (8001de4 <HAL_TIM_Encoder_MspInit+0xd4>)
 8001d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d46:	f003 0302 	and.w	r3, r3, #2
 8001d4a:	613b      	str	r3, [r7, #16]
 8001d4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d4e:	2300      	movs	r3, #0
 8001d50:	60fb      	str	r3, [r7, #12]
 8001d52:	4b24      	ldr	r3, [pc, #144]	; (8001de4 <HAL_TIM_Encoder_MspInit+0xd4>)
 8001d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d56:	4a23      	ldr	r2, [pc, #140]	; (8001de4 <HAL_TIM_Encoder_MspInit+0xd4>)
 8001d58:	f043 0301 	orr.w	r3, r3, #1
 8001d5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d5e:	4b21      	ldr	r3, [pc, #132]	; (8001de4 <HAL_TIM_Encoder_MspInit+0xd4>)
 8001d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d62:	f003 0301 	and.w	r3, r3, #1
 8001d66:	60fb      	str	r3, [r7, #12]
 8001d68:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	60bb      	str	r3, [r7, #8]
 8001d6e:	4b1d      	ldr	r3, [pc, #116]	; (8001de4 <HAL_TIM_Encoder_MspInit+0xd4>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d72:	4a1c      	ldr	r2, [pc, #112]	; (8001de4 <HAL_TIM_Encoder_MspInit+0xd4>)
 8001d74:	f043 0302 	orr.w	r3, r3, #2
 8001d78:	6313      	str	r3, [r2, #48]	; 0x30
 8001d7a:	4b1a      	ldr	r3, [pc, #104]	; (8001de4 <HAL_TIM_Encoder_MspInit+0xd4>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7e:	f003 0302 	and.w	r3, r3, #2
 8001d82:	60bb      	str	r3, [r7, #8]
 8001d84:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC_CLK_Pin;
 8001d86:	2340      	movs	r3, #64	; 0x40
 8001d88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d92:	2303      	movs	r3, #3
 8001d94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d96:	2302      	movs	r3, #2
 8001d98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ENC_CLK_GPIO_Port, &GPIO_InitStruct);
 8001d9a:	f107 0314 	add.w	r3, r7, #20
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4811      	ldr	r0, [pc, #68]	; (8001de8 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001da2:	f000 f9c7 	bl	8002134 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENC_DT_Pin;
 8001da6:	2320      	movs	r3, #32
 8001da8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001daa:	2302      	movs	r3, #2
 8001dac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dae:	2301      	movs	r3, #1
 8001db0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001db2:	2303      	movs	r3, #3
 8001db4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001db6:	2302      	movs	r3, #2
 8001db8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ENC_DT_GPIO_Port, &GPIO_InitStruct);
 8001dba:	f107 0314 	add.w	r3, r7, #20
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	480a      	ldr	r0, [pc, #40]	; (8001dec <HAL_TIM_Encoder_MspInit+0xdc>)
 8001dc2:	f000 f9b7 	bl	8002134 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	2105      	movs	r1, #5
 8001dca:	201d      	movs	r0, #29
 8001dcc:	f000 f96e 	bl	80020ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001dd0:	201d      	movs	r0, #29
 8001dd2:	f000 f997 	bl	8002104 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001dd6:	bf00      	nop
 8001dd8:	3728      	adds	r7, #40	; 0x28
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	40000400 	.word	0x40000400
 8001de4:	40023800 	.word	0x40023800
 8001de8:	40020000 	.word	0x40020000
 8001dec:	40020400 	.word	0x40020400

08001df0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001df0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e28 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001df4:	480d      	ldr	r0, [pc, #52]	; (8001e2c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001df6:	490e      	ldr	r1, [pc, #56]	; (8001e30 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001df8:	4a0e      	ldr	r2, [pc, #56]	; (8001e34 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001dfa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001dfc:	e002      	b.n	8001e04 <LoopCopyDataInit>

08001dfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e02:	3304      	adds	r3, #4

08001e04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e08:	d3f9      	bcc.n	8001dfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e0a:	4a0b      	ldr	r2, [pc, #44]	; (8001e38 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001e0c:	4c0b      	ldr	r4, [pc, #44]	; (8001e3c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001e0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e10:	e001      	b.n	8001e16 <LoopFillZerobss>

08001e12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e14:	3204      	adds	r2, #4

08001e16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e18:	d3fb      	bcc.n	8001e12 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001e1a:	f7ff ff13 	bl	8001c44 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e1e:	f00c fe39 	bl	800ea94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e22:	f7ff f8cb 	bl	8000fbc <main>
  bx  lr    
 8001e26:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e30:	200002b4 	.word	0x200002b4
  ldr r2, =_sidata
 8001e34:	08012b74 	.word	0x08012b74
  ldr r2, =_sbss
 8001e38:	200002b4 	.word	0x200002b4
  ldr r4, =_ebss
 8001e3c:	2001b2b4 	.word	0x2001b2b4

08001e40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e40:	e7fe      	b.n	8001e40 <ADC_IRQHandler>
	...

08001e44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e48:	4b0e      	ldr	r3, [pc, #56]	; (8001e84 <HAL_Init+0x40>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a0d      	ldr	r2, [pc, #52]	; (8001e84 <HAL_Init+0x40>)
 8001e4e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e54:	4b0b      	ldr	r3, [pc, #44]	; (8001e84 <HAL_Init+0x40>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a0a      	ldr	r2, [pc, #40]	; (8001e84 <HAL_Init+0x40>)
 8001e5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e60:	4b08      	ldr	r3, [pc, #32]	; (8001e84 <HAL_Init+0x40>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a07      	ldr	r2, [pc, #28]	; (8001e84 <HAL_Init+0x40>)
 8001e66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e6c:	2003      	movs	r0, #3
 8001e6e:	f000 f8fd 	bl	800206c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e72:	200f      	movs	r0, #15
 8001e74:	f7ff fd72 	bl	800195c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e78:	f7ff fd44 	bl	8001904 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e7c:	2300      	movs	r3, #0
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	40023c00 	.word	0x40023c00

08001e88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e8c:	4b06      	ldr	r3, [pc, #24]	; (8001ea8 <HAL_IncTick+0x20>)
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	461a      	mov	r2, r3
 8001e92:	4b06      	ldr	r3, [pc, #24]	; (8001eac <HAL_IncTick+0x24>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4413      	add	r3, r2
 8001e98:	4a04      	ldr	r2, [pc, #16]	; (8001eac <HAL_IncTick+0x24>)
 8001e9a:	6013      	str	r3, [r2, #0]
}
 8001e9c:	bf00      	nop
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	20000158 	.word	0x20000158
 8001eac:	20000470 	.word	0x20000470

08001eb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
  return uwTick;
 8001eb4:	4b03      	ldr	r3, [pc, #12]	; (8001ec4 <HAL_GetTick+0x14>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	20000470 	.word	0x20000470

08001ec8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ed0:	f7ff ffee 	bl	8001eb0 <HAL_GetTick>
 8001ed4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ee0:	d005      	beq.n	8001eee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ee2:	4b0a      	ldr	r3, [pc, #40]	; (8001f0c <HAL_Delay+0x44>)
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	4413      	add	r3, r2
 8001eec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001eee:	bf00      	nop
 8001ef0:	f7ff ffde 	bl	8001eb0 <HAL_GetTick>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	68bb      	ldr	r3, [r7, #8]
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	68fa      	ldr	r2, [r7, #12]
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d8f7      	bhi.n	8001ef0 <HAL_Delay+0x28>
  {
  }
}
 8001f00:	bf00      	nop
 8001f02:	bf00      	nop
 8001f04:	3710      	adds	r7, #16
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	20000158 	.word	0x20000158

08001f10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b085      	sub	sp, #20
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f003 0307 	and.w	r3, r3, #7
 8001f1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f20:	4b0c      	ldr	r3, [pc, #48]	; (8001f54 <__NVIC_SetPriorityGrouping+0x44>)
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f26:	68ba      	ldr	r2, [r7, #8]
 8001f28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f42:	4a04      	ldr	r2, [pc, #16]	; (8001f54 <__NVIC_SetPriorityGrouping+0x44>)
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	60d3      	str	r3, [r2, #12]
}
 8001f48:	bf00      	nop
 8001f4a:	3714      	adds	r7, #20
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr
 8001f54:	e000ed00 	.word	0xe000ed00

08001f58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f5c:	4b04      	ldr	r3, [pc, #16]	; (8001f70 <__NVIC_GetPriorityGrouping+0x18>)
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	0a1b      	lsrs	r3, r3, #8
 8001f62:	f003 0307 	and.w	r3, r3, #7
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr
 8001f70:	e000ed00 	.word	0xe000ed00

08001f74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	db0b      	blt.n	8001f9e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f86:	79fb      	ldrb	r3, [r7, #7]
 8001f88:	f003 021f 	and.w	r2, r3, #31
 8001f8c:	4907      	ldr	r1, [pc, #28]	; (8001fac <__NVIC_EnableIRQ+0x38>)
 8001f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f92:	095b      	lsrs	r3, r3, #5
 8001f94:	2001      	movs	r0, #1
 8001f96:	fa00 f202 	lsl.w	r2, r0, r2
 8001f9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f9e:	bf00      	nop
 8001fa0:	370c      	adds	r7, #12
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	e000e100 	.word	0xe000e100

08001fb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	6039      	str	r1, [r7, #0]
 8001fba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	db0a      	blt.n	8001fda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	b2da      	uxtb	r2, r3
 8001fc8:	490c      	ldr	r1, [pc, #48]	; (8001ffc <__NVIC_SetPriority+0x4c>)
 8001fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fce:	0112      	lsls	r2, r2, #4
 8001fd0:	b2d2      	uxtb	r2, r2
 8001fd2:	440b      	add	r3, r1
 8001fd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fd8:	e00a      	b.n	8001ff0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	b2da      	uxtb	r2, r3
 8001fde:	4908      	ldr	r1, [pc, #32]	; (8002000 <__NVIC_SetPriority+0x50>)
 8001fe0:	79fb      	ldrb	r3, [r7, #7]
 8001fe2:	f003 030f 	and.w	r3, r3, #15
 8001fe6:	3b04      	subs	r3, #4
 8001fe8:	0112      	lsls	r2, r2, #4
 8001fea:	b2d2      	uxtb	r2, r2
 8001fec:	440b      	add	r3, r1
 8001fee:	761a      	strb	r2, [r3, #24]
}
 8001ff0:	bf00      	nop
 8001ff2:	370c      	adds	r7, #12
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr
 8001ffc:	e000e100 	.word	0xe000e100
 8002000:	e000ed00 	.word	0xe000ed00

08002004 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002004:	b480      	push	{r7}
 8002006:	b089      	sub	sp, #36	; 0x24
 8002008:	af00      	add	r7, sp, #0
 800200a:	60f8      	str	r0, [r7, #12]
 800200c:	60b9      	str	r1, [r7, #8]
 800200e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	f003 0307 	and.w	r3, r3, #7
 8002016:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	f1c3 0307 	rsb	r3, r3, #7
 800201e:	2b04      	cmp	r3, #4
 8002020:	bf28      	it	cs
 8002022:	2304      	movcs	r3, #4
 8002024:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	3304      	adds	r3, #4
 800202a:	2b06      	cmp	r3, #6
 800202c:	d902      	bls.n	8002034 <NVIC_EncodePriority+0x30>
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	3b03      	subs	r3, #3
 8002032:	e000      	b.n	8002036 <NVIC_EncodePriority+0x32>
 8002034:	2300      	movs	r3, #0
 8002036:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002038:	f04f 32ff 	mov.w	r2, #4294967295
 800203c:	69bb      	ldr	r3, [r7, #24]
 800203e:	fa02 f303 	lsl.w	r3, r2, r3
 8002042:	43da      	mvns	r2, r3
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	401a      	ands	r2, r3
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800204c:	f04f 31ff 	mov.w	r1, #4294967295
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	fa01 f303 	lsl.w	r3, r1, r3
 8002056:	43d9      	mvns	r1, r3
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800205c:	4313      	orrs	r3, r2
         );
}
 800205e:	4618      	mov	r0, r3
 8002060:	3724      	adds	r7, #36	; 0x24
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
	...

0800206c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2b07      	cmp	r3, #7
 8002078:	d00f      	beq.n	800209a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2b06      	cmp	r3, #6
 800207e:	d00c      	beq.n	800209a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2b05      	cmp	r3, #5
 8002084:	d009      	beq.n	800209a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2b04      	cmp	r3, #4
 800208a:	d006      	beq.n	800209a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2b03      	cmp	r3, #3
 8002090:	d003      	beq.n	800209a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002092:	2190      	movs	r1, #144	; 0x90
 8002094:	4804      	ldr	r0, [pc, #16]	; (80020a8 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8002096:	f7ff f85b 	bl	8001150 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f7ff ff38 	bl	8001f10 <__NVIC_SetPriorityGrouping>
}
 80020a0:	bf00      	nop
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	0800febc 	.word	0x0800febc

080020ac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b086      	sub	sp, #24
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	4603      	mov	r3, r0
 80020b4:	60b9      	str	r1, [r7, #8]
 80020b6:	607a      	str	r2, [r7, #4]
 80020b8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020ba:	2300      	movs	r3, #0
 80020bc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2b0f      	cmp	r3, #15
 80020c2:	d903      	bls.n	80020cc <HAL_NVIC_SetPriority+0x20>
 80020c4:	21a8      	movs	r1, #168	; 0xa8
 80020c6:	480e      	ldr	r0, [pc, #56]	; (8002100 <HAL_NVIC_SetPriority+0x54>)
 80020c8:	f7ff f842 	bl	8001150 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	2b0f      	cmp	r3, #15
 80020d0:	d903      	bls.n	80020da <HAL_NVIC_SetPriority+0x2e>
 80020d2:	21a9      	movs	r1, #169	; 0xa9
 80020d4:	480a      	ldr	r0, [pc, #40]	; (8002100 <HAL_NVIC_SetPriority+0x54>)
 80020d6:	f7ff f83b 	bl	8001150 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020da:	f7ff ff3d 	bl	8001f58 <__NVIC_GetPriorityGrouping>
 80020de:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	68b9      	ldr	r1, [r7, #8]
 80020e4:	6978      	ldr	r0, [r7, #20]
 80020e6:	f7ff ff8d 	bl	8002004 <NVIC_EncodePriority>
 80020ea:	4602      	mov	r2, r0
 80020ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020f0:	4611      	mov	r1, r2
 80020f2:	4618      	mov	r0, r3
 80020f4:	f7ff ff5c 	bl	8001fb0 <__NVIC_SetPriority>
}
 80020f8:	bf00      	nop
 80020fa:	3718      	adds	r7, #24
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	0800febc 	.word	0x0800febc

08002104 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	4603      	mov	r3, r0
 800210c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800210e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002112:	2b00      	cmp	r3, #0
 8002114:	da03      	bge.n	800211e <HAL_NVIC_EnableIRQ+0x1a>
 8002116:	21bc      	movs	r1, #188	; 0xbc
 8002118:	4805      	ldr	r0, [pc, #20]	; (8002130 <HAL_NVIC_EnableIRQ+0x2c>)
 800211a:	f7ff f819 	bl	8001150 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800211e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff ff26 	bl	8001f74 <__NVIC_EnableIRQ>
}
 8002128:	bf00      	nop
 800212a:	3708      	adds	r7, #8
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	0800febc 	.word	0x0800febc

08002134 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b088      	sub	sp, #32
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
 800213c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800213e:	2300      	movs	r3, #0
 8002140:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002142:	2300      	movs	r3, #0
 8002144:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002146:	2300      	movs	r3, #0
 8002148:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a33      	ldr	r2, [pc, #204]	; (800221c <HAL_GPIO_Init+0xe8>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d017      	beq.n	8002182 <HAL_GPIO_Init+0x4e>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a32      	ldr	r2, [pc, #200]	; (8002220 <HAL_GPIO_Init+0xec>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d013      	beq.n	8002182 <HAL_GPIO_Init+0x4e>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a31      	ldr	r2, [pc, #196]	; (8002224 <HAL_GPIO_Init+0xf0>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d00f      	beq.n	8002182 <HAL_GPIO_Init+0x4e>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a30      	ldr	r2, [pc, #192]	; (8002228 <HAL_GPIO_Init+0xf4>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d00b      	beq.n	8002182 <HAL_GPIO_Init+0x4e>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a2f      	ldr	r2, [pc, #188]	; (800222c <HAL_GPIO_Init+0xf8>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d007      	beq.n	8002182 <HAL_GPIO_Init+0x4e>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a2e      	ldr	r2, [pc, #184]	; (8002230 <HAL_GPIO_Init+0xfc>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d003      	beq.n	8002182 <HAL_GPIO_Init+0x4e>
 800217a:	21ac      	movs	r1, #172	; 0xac
 800217c:	482d      	ldr	r0, [pc, #180]	; (8002234 <HAL_GPIO_Init+0x100>)
 800217e:	f7fe ffe7 	bl	8001150 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	b29b      	uxth	r3, r3
 8002188:	2b00      	cmp	r3, #0
 800218a:	d005      	beq.n	8002198 <HAL_GPIO_Init+0x64>
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	0c1b      	lsrs	r3, r3, #16
 8002192:	041b      	lsls	r3, r3, #16
 8002194:	2b00      	cmp	r3, #0
 8002196:	d003      	beq.n	80021a0 <HAL_GPIO_Init+0x6c>
 8002198:	21ad      	movs	r1, #173	; 0xad
 800219a:	4826      	ldr	r0, [pc, #152]	; (8002234 <HAL_GPIO_Init+0x100>)
 800219c:	f7fe ffd8 	bl	8001150 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d035      	beq.n	8002214 <HAL_GPIO_Init+0xe0>
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d031      	beq.n	8002214 <HAL_GPIO_Init+0xe0>
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	2b11      	cmp	r3, #17
 80021b6:	d02d      	beq.n	8002214 <HAL_GPIO_Init+0xe0>
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d029      	beq.n	8002214 <HAL_GPIO_Init+0xe0>
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	2b12      	cmp	r3, #18
 80021c6:	d025      	beq.n	8002214 <HAL_GPIO_Init+0xe0>
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 80021d0:	d020      	beq.n	8002214 <HAL_GPIO_Init+0xe0>
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 80021da:	d01b      	beq.n	8002214 <HAL_GPIO_Init+0xe0>
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 80021e4:	d016      	beq.n	8002214 <HAL_GPIO_Init+0xe0>
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 80021ee:	d011      	beq.n	8002214 <HAL_GPIO_Init+0xe0>
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 80021f8:	d00c      	beq.n	8002214 <HAL_GPIO_Init+0xe0>
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 8002202:	d007      	beq.n	8002214 <HAL_GPIO_Init+0xe0>
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	2b03      	cmp	r3, #3
 800220a:	d003      	beq.n	8002214 <HAL_GPIO_Init+0xe0>
 800220c:	21ae      	movs	r1, #174	; 0xae
 800220e:	4809      	ldr	r0, [pc, #36]	; (8002234 <HAL_GPIO_Init+0x100>)
 8002210:	f7fe ff9e 	bl	8001150 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002214:	2300      	movs	r3, #0
 8002216:	61fb      	str	r3, [r7, #28]
 8002218:	e20c      	b.n	8002634 <HAL_GPIO_Init+0x500>
 800221a:	bf00      	nop
 800221c:	40020000 	.word	0x40020000
 8002220:	40020400 	.word	0x40020400
 8002224:	40020800 	.word	0x40020800
 8002228:	40020c00 	.word	0x40020c00
 800222c:	40021000 	.word	0x40021000
 8002230:	40021c00 	.word	0x40021c00
 8002234:	0800fef8 	.word	0x0800fef8
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002238:	2201      	movs	r2, #1
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	fa02 f303 	lsl.w	r3, r2, r3
 8002240:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	697a      	ldr	r2, [r7, #20]
 8002248:	4013      	ands	r3, r2
 800224a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800224c:	693a      	ldr	r2, [r7, #16]
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	429a      	cmp	r2, r3
 8002252:	f040 81ec 	bne.w	800262e <HAL_GPIO_Init+0x4fa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	f003 0303 	and.w	r3, r3, #3
 800225e:	2b01      	cmp	r3, #1
 8002260:	d005      	beq.n	800226e <HAL_GPIO_Init+0x13a>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800226a:	2b02      	cmp	r3, #2
 800226c:	d144      	bne.n	80022f8 <HAL_GPIO_Init+0x1c4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	68db      	ldr	r3, [r3, #12]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d00f      	beq.n	8002296 <HAL_GPIO_Init+0x162>
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	68db      	ldr	r3, [r3, #12]
 800227a:	2b01      	cmp	r3, #1
 800227c:	d00b      	beq.n	8002296 <HAL_GPIO_Init+0x162>
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	68db      	ldr	r3, [r3, #12]
 8002282:	2b02      	cmp	r3, #2
 8002284:	d007      	beq.n	8002296 <HAL_GPIO_Init+0x162>
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	68db      	ldr	r3, [r3, #12]
 800228a:	2b03      	cmp	r3, #3
 800228c:	d003      	beq.n	8002296 <HAL_GPIO_Init+0x162>
 800228e:	21c0      	movs	r1, #192	; 0xc0
 8002290:	4884      	ldr	r0, [pc, #528]	; (80024a4 <HAL_GPIO_Init+0x370>)
 8002292:	f7fe ff5d 	bl	8001150 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800229c:	69fb      	ldr	r3, [r7, #28]
 800229e:	005b      	lsls	r3, r3, #1
 80022a0:	2203      	movs	r2, #3
 80022a2:	fa02 f303 	lsl.w	r3, r2, r3
 80022a6:	43db      	mvns	r3, r3
 80022a8:	69ba      	ldr	r2, [r7, #24]
 80022aa:	4013      	ands	r3, r2
 80022ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	68da      	ldr	r2, [r3, #12]
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	005b      	lsls	r3, r3, #1
 80022b6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ba:	69ba      	ldr	r2, [r7, #24]
 80022bc:	4313      	orrs	r3, r2
 80022be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	69ba      	ldr	r2, [r7, #24]
 80022c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022cc:	2201      	movs	r2, #1
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	43db      	mvns	r3, r3
 80022d6:	69ba      	ldr	r2, [r7, #24]
 80022d8:	4013      	ands	r3, r2
 80022da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	091b      	lsrs	r3, r3, #4
 80022e2:	f003 0201 	and.w	r2, r3, #1
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ec:	69ba      	ldr	r2, [r7, #24]
 80022ee:	4313      	orrs	r3, r2
 80022f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f003 0303 	and.w	r3, r3, #3
 8002300:	2b03      	cmp	r3, #3
 8002302:	d027      	beq.n	8002354 <HAL_GPIO_Init+0x220>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d00b      	beq.n	8002324 <HAL_GPIO_Init+0x1f0>
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	2b01      	cmp	r3, #1
 8002312:	d007      	beq.n	8002324 <HAL_GPIO_Init+0x1f0>
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	2b02      	cmp	r3, #2
 800231a:	d003      	beq.n	8002324 <HAL_GPIO_Init+0x1f0>
 800231c:	21d1      	movs	r1, #209	; 0xd1
 800231e:	4861      	ldr	r0, [pc, #388]	; (80024a4 <HAL_GPIO_Init+0x370>)
 8002320:	f7fe ff16 	bl	8001150 <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	2203      	movs	r2, #3
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	43db      	mvns	r3, r3
 8002336:	69ba      	ldr	r2, [r7, #24]
 8002338:	4013      	ands	r3, r2
 800233a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	689a      	ldr	r2, [r3, #8]
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	005b      	lsls	r3, r3, #1
 8002344:	fa02 f303 	lsl.w	r3, r2, r3
 8002348:	69ba      	ldr	r2, [r7, #24]
 800234a:	4313      	orrs	r3, r2
 800234c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f003 0303 	and.w	r3, r3, #3
 800235c:	2b02      	cmp	r3, #2
 800235e:	f040 80a3 	bne.w	80024a8 <HAL_GPIO_Init+0x374>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	691b      	ldr	r3, [r3, #16]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d077      	beq.n	800245a <HAL_GPIO_Init+0x326>
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	691b      	ldr	r3, [r3, #16]
 800236e:	2b09      	cmp	r3, #9
 8002370:	d073      	beq.n	800245a <HAL_GPIO_Init+0x326>
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	691b      	ldr	r3, [r3, #16]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d06f      	beq.n	800245a <HAL_GPIO_Init+0x326>
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	691b      	ldr	r3, [r3, #16]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d06b      	beq.n	800245a <HAL_GPIO_Init+0x326>
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	691b      	ldr	r3, [r3, #16]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d067      	beq.n	800245a <HAL_GPIO_Init+0x326>
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	691b      	ldr	r3, [r3, #16]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d063      	beq.n	800245a <HAL_GPIO_Init+0x326>
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	2b01      	cmp	r3, #1
 8002398:	d05f      	beq.n	800245a <HAL_GPIO_Init+0x326>
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	691b      	ldr	r3, [r3, #16]
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d05b      	beq.n	800245a <HAL_GPIO_Init+0x326>
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	691b      	ldr	r3, [r3, #16]
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d057      	beq.n	800245a <HAL_GPIO_Init+0x326>
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	691b      	ldr	r3, [r3, #16]
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d053      	beq.n	800245a <HAL_GPIO_Init+0x326>
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	691b      	ldr	r3, [r3, #16]
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d04f      	beq.n	800245a <HAL_GPIO_Init+0x326>
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	691b      	ldr	r3, [r3, #16]
 80023be:	2b04      	cmp	r3, #4
 80023c0:	d04b      	beq.n	800245a <HAL_GPIO_Init+0x326>
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	691b      	ldr	r3, [r3, #16]
 80023c6:	2b04      	cmp	r3, #4
 80023c8:	d047      	beq.n	800245a <HAL_GPIO_Init+0x326>
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	691b      	ldr	r3, [r3, #16]
 80023ce:	2b04      	cmp	r3, #4
 80023d0:	d043      	beq.n	800245a <HAL_GPIO_Init+0x326>
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	691b      	ldr	r3, [r3, #16]
 80023d6:	2b05      	cmp	r3, #5
 80023d8:	d03f      	beq.n	800245a <HAL_GPIO_Init+0x326>
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	691b      	ldr	r3, [r3, #16]
 80023de:	2b05      	cmp	r3, #5
 80023e0:	d03b      	beq.n	800245a <HAL_GPIO_Init+0x326>
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	691b      	ldr	r3, [r3, #16]
 80023e6:	2b05      	cmp	r3, #5
 80023e8:	d037      	beq.n	800245a <HAL_GPIO_Init+0x326>
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	691b      	ldr	r3, [r3, #16]
 80023ee:	2b06      	cmp	r3, #6
 80023f0:	d033      	beq.n	800245a <HAL_GPIO_Init+0x326>
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	691b      	ldr	r3, [r3, #16]
 80023f6:	2b06      	cmp	r3, #6
 80023f8:	d02f      	beq.n	800245a <HAL_GPIO_Init+0x326>
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	691b      	ldr	r3, [r3, #16]
 80023fe:	2b05      	cmp	r3, #5
 8002400:	d02b      	beq.n	800245a <HAL_GPIO_Init+0x326>
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	691b      	ldr	r3, [r3, #16]
 8002406:	2b06      	cmp	r3, #6
 8002408:	d027      	beq.n	800245a <HAL_GPIO_Init+0x326>
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	691b      	ldr	r3, [r3, #16]
 800240e:	2b07      	cmp	r3, #7
 8002410:	d023      	beq.n	800245a <HAL_GPIO_Init+0x326>
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	691b      	ldr	r3, [r3, #16]
 8002416:	2b07      	cmp	r3, #7
 8002418:	d01f      	beq.n	800245a <HAL_GPIO_Init+0x326>
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	691b      	ldr	r3, [r3, #16]
 800241e:	2b07      	cmp	r3, #7
 8002420:	d01b      	beq.n	800245a <HAL_GPIO_Init+0x326>
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	691b      	ldr	r3, [r3, #16]
 8002426:	2b08      	cmp	r3, #8
 8002428:	d017      	beq.n	800245a <HAL_GPIO_Init+0x326>
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	691b      	ldr	r3, [r3, #16]
 800242e:	2b0a      	cmp	r3, #10
 8002430:	d013      	beq.n	800245a <HAL_GPIO_Init+0x326>
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	691b      	ldr	r3, [r3, #16]
 8002436:	2b09      	cmp	r3, #9
 8002438:	d00f      	beq.n	800245a <HAL_GPIO_Init+0x326>
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	691b      	ldr	r3, [r3, #16]
 800243e:	2b09      	cmp	r3, #9
 8002440:	d00b      	beq.n	800245a <HAL_GPIO_Init+0x326>
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	691b      	ldr	r3, [r3, #16]
 8002446:	2b0c      	cmp	r3, #12
 8002448:	d007      	beq.n	800245a <HAL_GPIO_Init+0x326>
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	691b      	ldr	r3, [r3, #16]
 800244e:	2b0f      	cmp	r3, #15
 8002450:	d003      	beq.n	800245a <HAL_GPIO_Init+0x326>
 8002452:	21de      	movs	r1, #222	; 0xde
 8002454:	4813      	ldr	r0, [pc, #76]	; (80024a4 <HAL_GPIO_Init+0x370>)
 8002456:	f7fe fe7b 	bl	8001150 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800245a:	69fb      	ldr	r3, [r7, #28]
 800245c:	08da      	lsrs	r2, r3, #3
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	3208      	adds	r2, #8
 8002462:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002466:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	f003 0307 	and.w	r3, r3, #7
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	220f      	movs	r2, #15
 8002472:	fa02 f303 	lsl.w	r3, r2, r3
 8002476:	43db      	mvns	r3, r3
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	4013      	ands	r3, r2
 800247c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	691a      	ldr	r2, [r3, #16]
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	f003 0307 	and.w	r3, r3, #7
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	fa02 f303 	lsl.w	r3, r2, r3
 800248e:	69ba      	ldr	r2, [r7, #24]
 8002490:	4313      	orrs	r3, r2
 8002492:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	08da      	lsrs	r2, r3, #3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	3208      	adds	r2, #8
 800249c:	69b9      	ldr	r1, [r7, #24]
 800249e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80024a2:	e001      	b.n	80024a8 <HAL_GPIO_Init+0x374>
 80024a4:	0800fef8 	.word	0x0800fef8
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	005b      	lsls	r3, r3, #1
 80024b2:	2203      	movs	r2, #3
 80024b4:	fa02 f303 	lsl.w	r3, r2, r3
 80024b8:	43db      	mvns	r3, r3
 80024ba:	69ba      	ldr	r2, [r7, #24]
 80024bc:	4013      	ands	r3, r2
 80024be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f003 0203 	and.w	r2, r3, #3
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	005b      	lsls	r3, r3, #1
 80024cc:	fa02 f303 	lsl.w	r3, r2, r3
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	69ba      	ldr	r2, [r7, #24]
 80024da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	f000 80a2 	beq.w	800262e <HAL_GPIO_Init+0x4fa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024ea:	2300      	movs	r3, #0
 80024ec:	60fb      	str	r3, [r7, #12]
 80024ee:	4b56      	ldr	r3, [pc, #344]	; (8002648 <HAL_GPIO_Init+0x514>)
 80024f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024f2:	4a55      	ldr	r2, [pc, #340]	; (8002648 <HAL_GPIO_Init+0x514>)
 80024f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024f8:	6453      	str	r3, [r2, #68]	; 0x44
 80024fa:	4b53      	ldr	r3, [pc, #332]	; (8002648 <HAL_GPIO_Init+0x514>)
 80024fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002502:	60fb      	str	r3, [r7, #12]
 8002504:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002506:	4a51      	ldr	r2, [pc, #324]	; (800264c <HAL_GPIO_Init+0x518>)
 8002508:	69fb      	ldr	r3, [r7, #28]
 800250a:	089b      	lsrs	r3, r3, #2
 800250c:	3302      	adds	r3, #2
 800250e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002512:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002514:	69fb      	ldr	r3, [r7, #28]
 8002516:	f003 0303 	and.w	r3, r3, #3
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	220f      	movs	r2, #15
 800251e:	fa02 f303 	lsl.w	r3, r2, r3
 8002522:	43db      	mvns	r3, r3
 8002524:	69ba      	ldr	r2, [r7, #24]
 8002526:	4013      	ands	r3, r2
 8002528:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a48      	ldr	r2, [pc, #288]	; (8002650 <HAL_GPIO_Init+0x51c>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d019      	beq.n	8002566 <HAL_GPIO_Init+0x432>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a47      	ldr	r2, [pc, #284]	; (8002654 <HAL_GPIO_Init+0x520>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d013      	beq.n	8002562 <HAL_GPIO_Init+0x42e>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4a46      	ldr	r2, [pc, #280]	; (8002658 <HAL_GPIO_Init+0x524>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d00d      	beq.n	800255e <HAL_GPIO_Init+0x42a>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4a45      	ldr	r2, [pc, #276]	; (800265c <HAL_GPIO_Init+0x528>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d007      	beq.n	800255a <HAL_GPIO_Init+0x426>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4a44      	ldr	r2, [pc, #272]	; (8002660 <HAL_GPIO_Init+0x52c>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d101      	bne.n	8002556 <HAL_GPIO_Init+0x422>
 8002552:	2304      	movs	r3, #4
 8002554:	e008      	b.n	8002568 <HAL_GPIO_Init+0x434>
 8002556:	2307      	movs	r3, #7
 8002558:	e006      	b.n	8002568 <HAL_GPIO_Init+0x434>
 800255a:	2303      	movs	r3, #3
 800255c:	e004      	b.n	8002568 <HAL_GPIO_Init+0x434>
 800255e:	2302      	movs	r3, #2
 8002560:	e002      	b.n	8002568 <HAL_GPIO_Init+0x434>
 8002562:	2301      	movs	r3, #1
 8002564:	e000      	b.n	8002568 <HAL_GPIO_Init+0x434>
 8002566:	2300      	movs	r3, #0
 8002568:	69fa      	ldr	r2, [r7, #28]
 800256a:	f002 0203 	and.w	r2, r2, #3
 800256e:	0092      	lsls	r2, r2, #2
 8002570:	4093      	lsls	r3, r2
 8002572:	69ba      	ldr	r2, [r7, #24]
 8002574:	4313      	orrs	r3, r2
 8002576:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002578:	4934      	ldr	r1, [pc, #208]	; (800264c <HAL_GPIO_Init+0x518>)
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	089b      	lsrs	r3, r3, #2
 800257e:	3302      	adds	r3, #2
 8002580:	69ba      	ldr	r2, [r7, #24]
 8002582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002586:	4b37      	ldr	r3, [pc, #220]	; (8002664 <HAL_GPIO_Init+0x530>)
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	43db      	mvns	r3, r3
 8002590:	69ba      	ldr	r2, [r7, #24]
 8002592:	4013      	ands	r3, r2
 8002594:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d003      	beq.n	80025aa <HAL_GPIO_Init+0x476>
        {
          temp |= iocurrent;
 80025a2:	69ba      	ldr	r2, [r7, #24]
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025aa:	4a2e      	ldr	r2, [pc, #184]	; (8002664 <HAL_GPIO_Init+0x530>)
 80025ac:	69bb      	ldr	r3, [r7, #24]
 80025ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025b0:	4b2c      	ldr	r3, [pc, #176]	; (8002664 <HAL_GPIO_Init+0x530>)
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	43db      	mvns	r3, r3
 80025ba:	69ba      	ldr	r2, [r7, #24]
 80025bc:	4013      	ands	r3, r2
 80025be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d003      	beq.n	80025d4 <HAL_GPIO_Init+0x4a0>
        {
          temp |= iocurrent;
 80025cc:	69ba      	ldr	r2, [r7, #24]
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	4313      	orrs	r3, r2
 80025d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80025d4:	4a23      	ldr	r2, [pc, #140]	; (8002664 <HAL_GPIO_Init+0x530>)
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80025da:	4b22      	ldr	r3, [pc, #136]	; (8002664 <HAL_GPIO_Init+0x530>)
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	43db      	mvns	r3, r3
 80025e4:	69ba      	ldr	r2, [r7, #24]
 80025e6:	4013      	ands	r3, r2
 80025e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d003      	beq.n	80025fe <HAL_GPIO_Init+0x4ca>
        {
          temp |= iocurrent;
 80025f6:	69ba      	ldr	r2, [r7, #24]
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025fe:	4a19      	ldr	r2, [pc, #100]	; (8002664 <HAL_GPIO_Init+0x530>)
 8002600:	69bb      	ldr	r3, [r7, #24]
 8002602:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002604:	4b17      	ldr	r3, [pc, #92]	; (8002664 <HAL_GPIO_Init+0x530>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	43db      	mvns	r3, r3
 800260e:	69ba      	ldr	r2, [r7, #24]
 8002610:	4013      	ands	r3, r2
 8002612:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d003      	beq.n	8002628 <HAL_GPIO_Init+0x4f4>
        {
          temp |= iocurrent;
 8002620:	69ba      	ldr	r2, [r7, #24]
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	4313      	orrs	r3, r2
 8002626:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002628:	4a0e      	ldr	r2, [pc, #56]	; (8002664 <HAL_GPIO_Init+0x530>)
 800262a:	69bb      	ldr	r3, [r7, #24]
 800262c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	3301      	adds	r3, #1
 8002632:	61fb      	str	r3, [r7, #28]
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	2b0f      	cmp	r3, #15
 8002638:	f67f adfe 	bls.w	8002238 <HAL_GPIO_Init+0x104>
      }
    }
  }
}
 800263c:	bf00      	nop
 800263e:	bf00      	nop
 8002640:	3720      	adds	r7, #32
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	40023800 	.word	0x40023800
 800264c:	40013800 	.word	0x40013800
 8002650:	40020000 	.word	0x40020000
 8002654:	40020400 	.word	0x40020400
 8002658:	40020800 	.word	0x40020800
 800265c:	40020c00 	.word	0x40020c00
 8002660:	40021000 	.word	0x40021000
 8002664:	40013c00 	.word	0x40013c00

08002668 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	460b      	mov	r3, r1
 8002672:	807b      	strh	r3, [r7, #2]
 8002674:	4613      	mov	r3, r2
 8002676:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002678:	887b      	ldrh	r3, [r7, #2]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d004      	beq.n	8002688 <HAL_GPIO_WritePin+0x20>
 800267e:	887b      	ldrh	r3, [r7, #2]
 8002680:	0c1b      	lsrs	r3, r3, #16
 8002682:	041b      	lsls	r3, r3, #16
 8002684:	2b00      	cmp	r3, #0
 8002686:	d004      	beq.n	8002692 <HAL_GPIO_WritePin+0x2a>
 8002688:	f240 119d 	movw	r1, #413	; 0x19d
 800268c:	480e      	ldr	r0, [pc, #56]	; (80026c8 <HAL_GPIO_WritePin+0x60>)
 800268e:	f7fe fd5f 	bl	8001150 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002692:	787b      	ldrb	r3, [r7, #1]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d007      	beq.n	80026a8 <HAL_GPIO_WritePin+0x40>
 8002698:	787b      	ldrb	r3, [r7, #1]
 800269a:	2b01      	cmp	r3, #1
 800269c:	d004      	beq.n	80026a8 <HAL_GPIO_WritePin+0x40>
 800269e:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 80026a2:	4809      	ldr	r0, [pc, #36]	; (80026c8 <HAL_GPIO_WritePin+0x60>)
 80026a4:	f7fe fd54 	bl	8001150 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 80026a8:	787b      	ldrb	r3, [r7, #1]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d003      	beq.n	80026b6 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026ae:	887a      	ldrh	r2, [r7, #2]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80026b4:	e003      	b.n	80026be <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80026b6:	887b      	ldrh	r3, [r7, #2]
 80026b8:	041a      	lsls	r2, r3, #16
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	619a      	str	r2, [r3, #24]
}
 80026be:	bf00      	nop
 80026c0:	3708      	adds	r7, #8
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	0800fef8 	.word	0x0800fef8

080026cc <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b084      	sub	sp, #16
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	460b      	mov	r3, r1
 80026d6:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80026d8:	887b      	ldrh	r3, [r7, #2]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d004      	beq.n	80026e8 <HAL_GPIO_TogglePin+0x1c>
 80026de:	887b      	ldrh	r3, [r7, #2]
 80026e0:	0c1b      	lsrs	r3, r3, #16
 80026e2:	041b      	lsls	r3, r3, #16
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d004      	beq.n	80026f2 <HAL_GPIO_TogglePin+0x26>
 80026e8:	f44f 71db 	mov.w	r1, #438	; 0x1b6
 80026ec:	480a      	ldr	r0, [pc, #40]	; (8002718 <HAL_GPIO_TogglePin+0x4c>)
 80026ee:	f7fe fd2f 	bl	8001150 <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	695b      	ldr	r3, [r3, #20]
 80026f6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80026f8:	887a      	ldrh	r2, [r7, #2]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	4013      	ands	r3, r2
 80026fe:	041a      	lsls	r2, r3, #16
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	43d9      	mvns	r1, r3
 8002704:	887b      	ldrh	r3, [r7, #2]
 8002706:	400b      	ands	r3, r1
 8002708:	431a      	orrs	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	619a      	str	r2, [r3, #24]
}
 800270e:	bf00      	nop
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	0800fef8 	.word	0x0800fef8

0800271c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
 8002722:	4603      	mov	r3, r0
 8002724:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002726:	4b08      	ldr	r3, [pc, #32]	; (8002748 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002728:	695a      	ldr	r2, [r3, #20]
 800272a:	88fb      	ldrh	r3, [r7, #6]
 800272c:	4013      	ands	r3, r2
 800272e:	2b00      	cmp	r3, #0
 8002730:	d006      	beq.n	8002740 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002732:	4a05      	ldr	r2, [pc, #20]	; (8002748 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002734:	88fb      	ldrh	r3, [r7, #6]
 8002736:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002738:	88fb      	ldrh	r3, [r7, #6]
 800273a:	4618      	mov	r0, r3
 800273c:	f7ff f9c0 	bl	8001ac0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002740:	bf00      	nop
 8002742:	3708      	adds	r7, #8
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	40013c00 	.word	0x40013c00

0800274c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b084      	sub	sp, #16
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e1bd      	b.n	8002ada <HAL_I2C_Init+0x38e>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a93      	ldr	r2, [pc, #588]	; (80029b0 <HAL_I2C_Init+0x264>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d00e      	beq.n	8002786 <HAL_I2C_Init+0x3a>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a91      	ldr	r2, [pc, #580]	; (80029b4 <HAL_I2C_Init+0x268>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d009      	beq.n	8002786 <HAL_I2C_Init+0x3a>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a90      	ldr	r2, [pc, #576]	; (80029b8 <HAL_I2C_Init+0x26c>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d004      	beq.n	8002786 <HAL_I2C_Init+0x3a>
 800277c:	f44f 71df 	mov.w	r1, #446	; 0x1be
 8002780:	488e      	ldr	r0, [pc, #568]	; (80029bc <HAL_I2C_Init+0x270>)
 8002782:	f7fe fce5 	bl	8001150 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d004      	beq.n	8002798 <HAL_I2C_Init+0x4c>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	4a8b      	ldr	r2, [pc, #556]	; (80029c0 <HAL_I2C_Init+0x274>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d904      	bls.n	80027a2 <HAL_I2C_Init+0x56>
 8002798:	f240 11bf 	movw	r1, #447	; 0x1bf
 800279c:	4887      	ldr	r0, [pc, #540]	; (80029bc <HAL_I2C_Init+0x270>)
 800279e:	f7fe fcd7 	bl	8001150 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d009      	beq.n	80027be <HAL_I2C_Init+0x72>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80027b2:	d004      	beq.n	80027be <HAL_I2C_Init+0x72>
 80027b4:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 80027b8:	4880      	ldr	r0, [pc, #512]	; (80029bc <HAL_I2C_Init+0x270>)
 80027ba:	f7fe fcc9 	bl	8001150 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	68db      	ldr	r3, [r3, #12]
 80027c2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80027c6:	f023 0303 	bic.w	r3, r3, #3
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d004      	beq.n	80027d8 <HAL_I2C_Init+0x8c>
 80027ce:	f240 11c1 	movw	r1, #449	; 0x1c1
 80027d2:	487a      	ldr	r0, [pc, #488]	; (80029bc <HAL_I2C_Init+0x270>)
 80027d4:	f7fe fcbc 	bl	8001150 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	691b      	ldr	r3, [r3, #16]
 80027dc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80027e0:	d009      	beq.n	80027f6 <HAL_I2C_Init+0xaa>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	691b      	ldr	r3, [r3, #16]
 80027e6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80027ea:	d004      	beq.n	80027f6 <HAL_I2C_Init+0xaa>
 80027ec:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 80027f0:	4872      	ldr	r0, [pc, #456]	; (80029bc <HAL_I2C_Init+0x270>)
 80027f2:	f7fe fcad 	bl	8001150 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	695b      	ldr	r3, [r3, #20]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d008      	beq.n	8002810 <HAL_I2C_Init+0xc4>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	695b      	ldr	r3, [r3, #20]
 8002802:	2b01      	cmp	r3, #1
 8002804:	d004      	beq.n	8002810 <HAL_I2C_Init+0xc4>
 8002806:	f240 11c3 	movw	r1, #451	; 0x1c3
 800280a:	486c      	ldr	r0, [pc, #432]	; (80029bc <HAL_I2C_Init+0x270>)
 800280c:	f7fe fca0 	bl	8001150 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	699b      	ldr	r3, [r3, #24]
 8002814:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8002818:	2b00      	cmp	r3, #0
 800281a:	d004      	beq.n	8002826 <HAL_I2C_Init+0xda>
 800281c:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8002820:	4866      	ldr	r0, [pc, #408]	; (80029bc <HAL_I2C_Init+0x270>)
 8002822:	f7fe fc95 	bl	8001150 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	69db      	ldr	r3, [r3, #28]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d008      	beq.n	8002840 <HAL_I2C_Init+0xf4>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	69db      	ldr	r3, [r3, #28]
 8002832:	2b40      	cmp	r3, #64	; 0x40
 8002834:	d004      	beq.n	8002840 <HAL_I2C_Init+0xf4>
 8002836:	f240 11c5 	movw	r1, #453	; 0x1c5
 800283a:	4860      	ldr	r0, [pc, #384]	; (80029bc <HAL_I2C_Init+0x270>)
 800283c:	f7fe fc88 	bl	8001150 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6a1b      	ldr	r3, [r3, #32]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d008      	beq.n	800285a <HAL_I2C_Init+0x10e>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6a1b      	ldr	r3, [r3, #32]
 800284c:	2b80      	cmp	r3, #128	; 0x80
 800284e:	d004      	beq.n	800285a <HAL_I2C_Init+0x10e>
 8002850:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8002854:	4859      	ldr	r0, [pc, #356]	; (80029bc <HAL_I2C_Init+0x270>)
 8002856:	f7fe fc7b 	bl	8001150 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002860:	b2db      	uxtb	r3, r3
 8002862:	2b00      	cmp	r3, #0
 8002864:	d106      	bne.n	8002874 <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2200      	movs	r2, #0
 800286a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	f7fe fb16 	bl	8000ea0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2224      	movs	r2, #36	; 0x24
 8002878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f022 0201 	bic.w	r2, r2, #1
 800288a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800289a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80028aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80028ac:	f002 fd7c 	bl	80053a8 <HAL_RCC_GetPCLK1Freq>
 80028b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	4a43      	ldr	r2, [pc, #268]	; (80029c4 <HAL_I2C_Init+0x278>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d807      	bhi.n	80028cc <HAL_I2C_Init+0x180>
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	4a42      	ldr	r2, [pc, #264]	; (80029c8 <HAL_I2C_Init+0x27c>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	bf94      	ite	ls
 80028c4:	2301      	movls	r3, #1
 80028c6:	2300      	movhi	r3, #0
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	e006      	b.n	80028da <HAL_I2C_Init+0x18e>
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	4a3f      	ldr	r2, [pc, #252]	; (80029cc <HAL_I2C_Init+0x280>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	bf94      	ite	ls
 80028d4:	2301      	movls	r3, #1
 80028d6:	2300      	movhi	r3, #0
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e0fb      	b.n	8002ada <HAL_I2C_Init+0x38e>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	4a3a      	ldr	r2, [pc, #232]	; (80029d0 <HAL_I2C_Init+0x284>)
 80028e6:	fba2 2303 	umull	r2, r3, r2, r3
 80028ea:	0c9b      	lsrs	r3, r3, #18
 80028ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	68ba      	ldr	r2, [r7, #8]
 80028fe:	430a      	orrs	r2, r1
 8002900:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	6a1b      	ldr	r3, [r3, #32]
 8002908:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	4a2c      	ldr	r2, [pc, #176]	; (80029c4 <HAL_I2C_Init+0x278>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d802      	bhi.n	800291c <HAL_I2C_Init+0x1d0>
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	3301      	adds	r3, #1
 800291a:	e009      	b.n	8002930 <HAL_I2C_Init+0x1e4>
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002922:	fb02 f303 	mul.w	r3, r2, r3
 8002926:	4a2b      	ldr	r2, [pc, #172]	; (80029d4 <HAL_I2C_Init+0x288>)
 8002928:	fba2 2303 	umull	r2, r3, r2, r3
 800292c:	099b      	lsrs	r3, r3, #6
 800292e:	3301      	adds	r3, #1
 8002930:	687a      	ldr	r2, [r7, #4]
 8002932:	6812      	ldr	r2, [r2, #0]
 8002934:	430b      	orrs	r3, r1
 8002936:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	69db      	ldr	r3, [r3, #28]
 800293e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002942:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	491e      	ldr	r1, [pc, #120]	; (80029c4 <HAL_I2C_Init+0x278>)
 800294c:	428b      	cmp	r3, r1
 800294e:	d819      	bhi.n	8002984 <HAL_I2C_Init+0x238>
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	1e59      	subs	r1, r3, #1
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	005b      	lsls	r3, r3, #1
 800295a:	fbb1 f3f3 	udiv	r3, r1, r3
 800295e:	1c59      	adds	r1, r3, #1
 8002960:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002964:	400b      	ands	r3, r1
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00a      	beq.n	8002980 <HAL_I2C_Init+0x234>
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	1e59      	subs	r1, r3, #1
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	005b      	lsls	r3, r3, #1
 8002974:	fbb1 f3f3 	udiv	r3, r1, r3
 8002978:	3301      	adds	r3, #1
 800297a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800297e:	e065      	b.n	8002a4c <HAL_I2C_Init+0x300>
 8002980:	2304      	movs	r3, #4
 8002982:	e063      	b.n	8002a4c <HAL_I2C_Init+0x300>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d125      	bne.n	80029d8 <HAL_I2C_Init+0x28c>
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	1e58      	subs	r0, r3, #1
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6859      	ldr	r1, [r3, #4]
 8002994:	460b      	mov	r3, r1
 8002996:	005b      	lsls	r3, r3, #1
 8002998:	440b      	add	r3, r1
 800299a:	fbb0 f3f3 	udiv	r3, r0, r3
 800299e:	3301      	adds	r3, #1
 80029a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	bf0c      	ite	eq
 80029a8:	2301      	moveq	r3, #1
 80029aa:	2300      	movne	r3, #0
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	e026      	b.n	80029fe <HAL_I2C_Init+0x2b2>
 80029b0:	40005400 	.word	0x40005400
 80029b4:	40005800 	.word	0x40005800
 80029b8:	40005c00 	.word	0x40005c00
 80029bc:	0800ff34 	.word	0x0800ff34
 80029c0:	00061a80 	.word	0x00061a80
 80029c4:	000186a0 	.word	0x000186a0
 80029c8:	001e847f 	.word	0x001e847f
 80029cc:	003d08ff 	.word	0x003d08ff
 80029d0:	431bde83 	.word	0x431bde83
 80029d4:	10624dd3 	.word	0x10624dd3
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	1e58      	subs	r0, r3, #1
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6859      	ldr	r1, [r3, #4]
 80029e0:	460b      	mov	r3, r1
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	440b      	add	r3, r1
 80029e6:	0099      	lsls	r1, r3, #2
 80029e8:	440b      	add	r3, r1
 80029ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80029ee:	3301      	adds	r3, #1
 80029f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	bf0c      	ite	eq
 80029f8:	2301      	moveq	r3, #1
 80029fa:	2300      	movne	r3, #0
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d001      	beq.n	8002a06 <HAL_I2C_Init+0x2ba>
 8002a02:	2301      	movs	r3, #1
 8002a04:	e022      	b.n	8002a4c <HAL_I2C_Init+0x300>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d10e      	bne.n	8002a2c <HAL_I2C_Init+0x2e0>
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	1e58      	subs	r0, r3, #1
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6859      	ldr	r1, [r3, #4]
 8002a16:	460b      	mov	r3, r1
 8002a18:	005b      	lsls	r3, r3, #1
 8002a1a:	440b      	add	r3, r1
 8002a1c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a20:	3301      	adds	r3, #1
 8002a22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a2a:	e00f      	b.n	8002a4c <HAL_I2C_Init+0x300>
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	1e58      	subs	r0, r3, #1
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6859      	ldr	r1, [r3, #4]
 8002a34:	460b      	mov	r3, r1
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	440b      	add	r3, r1
 8002a3a:	0099      	lsls	r1, r3, #2
 8002a3c:	440b      	add	r3, r1
 8002a3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a42:	3301      	adds	r3, #1
 8002a44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a48:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a4c:	6879      	ldr	r1, [r7, #4]
 8002a4e:	6809      	ldr	r1, [r1, #0]
 8002a50:	4313      	orrs	r3, r2
 8002a52:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	69da      	ldr	r2, [r3, #28]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6a1b      	ldr	r3, [r3, #32]
 8002a66:	431a      	orrs	r2, r3
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	430a      	orrs	r2, r1
 8002a6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002a7a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a7e:	687a      	ldr	r2, [r7, #4]
 8002a80:	6911      	ldr	r1, [r2, #16]
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	68d2      	ldr	r2, [r2, #12]
 8002a86:	4311      	orrs	r1, r2
 8002a88:	687a      	ldr	r2, [r7, #4]
 8002a8a:	6812      	ldr	r2, [r2, #0]
 8002a8c:	430b      	orrs	r3, r1
 8002a8e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	695a      	ldr	r2, [r3, #20]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	699b      	ldr	r3, [r3, #24]
 8002aa2:	431a      	orrs	r2, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	430a      	orrs	r2, r1
 8002aaa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f042 0201 	orr.w	r2, r2, #1
 8002aba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2220      	movs	r2, #32
 8002ac6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop

08002ae4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b088      	sub	sp, #32
 8002ae8:	af02      	add	r7, sp, #8
 8002aea:	60f8      	str	r0, [r7, #12]
 8002aec:	4608      	mov	r0, r1
 8002aee:	4611      	mov	r1, r2
 8002af0:	461a      	mov	r2, r3
 8002af2:	4603      	mov	r3, r0
 8002af4:	817b      	strh	r3, [r7, #10]
 8002af6:	460b      	mov	r3, r1
 8002af8:	813b      	strh	r3, [r7, #8]
 8002afa:	4613      	mov	r3, r2
 8002afc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002afe:	f7ff f9d7 	bl	8001eb0 <HAL_GetTick>
 8002b02:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8002b04:	88fb      	ldrh	r3, [r7, #6]
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d007      	beq.n	8002b1a <HAL_I2C_Mem_Write+0x36>
 8002b0a:	88fb      	ldrh	r3, [r7, #6]
 8002b0c:	2b10      	cmp	r3, #16
 8002b0e:	d004      	beq.n	8002b1a <HAL_I2C_Mem_Write+0x36>
 8002b10:	f640 11b9 	movw	r1, #2489	; 0x9b9
 8002b14:	4873      	ldr	r0, [pc, #460]	; (8002ce4 <HAL_I2C_Mem_Write+0x200>)
 8002b16:	f7fe fb1b 	bl	8001150 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	2b20      	cmp	r3, #32
 8002b24:	f040 80d9 	bne.w	8002cda <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	9300      	str	r3, [sp, #0]
 8002b2c:	2319      	movs	r3, #25
 8002b2e:	2201      	movs	r2, #1
 8002b30:	496d      	ldr	r1, [pc, #436]	; (8002ce8 <HAL_I2C_Mem_Write+0x204>)
 8002b32:	68f8      	ldr	r0, [r7, #12]
 8002b34:	f000 faa0 	bl	8003078 <I2C_WaitOnFlagUntilTimeout>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d001      	beq.n	8002b42 <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 8002b3e:	2302      	movs	r3, #2
 8002b40:	e0cc      	b.n	8002cdc <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b48:	2b01      	cmp	r3, #1
 8002b4a:	d101      	bne.n	8002b50 <HAL_I2C_Mem_Write+0x6c>
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	e0c5      	b.n	8002cdc <HAL_I2C_Mem_Write+0x1f8>
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2201      	movs	r2, #1
 8002b54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 0301 	and.w	r3, r3, #1
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d007      	beq.n	8002b76 <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f042 0201 	orr.w	r2, r2, #1
 8002b74:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b84:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2221      	movs	r2, #33	; 0x21
 8002b8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2240      	movs	r2, #64	; 0x40
 8002b92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	6a3a      	ldr	r2, [r7, #32]
 8002ba0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002ba6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bac:	b29a      	uxth	r2, r3
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	4a4d      	ldr	r2, [pc, #308]	; (8002cec <HAL_I2C_Mem_Write+0x208>)
 8002bb6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002bb8:	88f8      	ldrh	r0, [r7, #6]
 8002bba:	893a      	ldrh	r2, [r7, #8]
 8002bbc:	8979      	ldrh	r1, [r7, #10]
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	9301      	str	r3, [sp, #4]
 8002bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bc4:	9300      	str	r3, [sp, #0]
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	68f8      	ldr	r0, [r7, #12]
 8002bca:	f000 f9bf 	bl	8002f4c <I2C_RequestMemoryWrite>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d052      	beq.n	8002c7a <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	e081      	b.n	8002cdc <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bd8:	697a      	ldr	r2, [r7, #20]
 8002bda:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002bdc:	68f8      	ldr	r0, [r7, #12]
 8002bde:	f000 fb21 	bl	8003224 <I2C_WaitOnTXEFlagUntilTimeout>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d00d      	beq.n	8002c04 <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bec:	2b04      	cmp	r3, #4
 8002bee:	d107      	bne.n	8002c00 <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bfe:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e06b      	b.n	8002cdc <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c08:	781a      	ldrb	r2, [r3, #0]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c14:	1c5a      	adds	r2, r3, #1
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c1e:	3b01      	subs	r3, #1
 8002c20:	b29a      	uxth	r2, r3
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c2a:	b29b      	uxth	r3, r3
 8002c2c:	3b01      	subs	r3, #1
 8002c2e:	b29a      	uxth	r2, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	695b      	ldr	r3, [r3, #20]
 8002c3a:	f003 0304 	and.w	r3, r3, #4
 8002c3e:	2b04      	cmp	r3, #4
 8002c40:	d11b      	bne.n	8002c7a <HAL_I2C_Mem_Write+0x196>
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d017      	beq.n	8002c7a <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4e:	781a      	ldrb	r2, [r3, #0]
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c5a:	1c5a      	adds	r2, r3, #1
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c64:	3b01      	subs	r3, #1
 8002c66:	b29a      	uxth	r2, r3
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	3b01      	subs	r3, #1
 8002c74:	b29a      	uxth	r2, r3
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d1aa      	bne.n	8002bd8 <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c82:	697a      	ldr	r2, [r7, #20]
 8002c84:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c86:	68f8      	ldr	r0, [r7, #12]
 8002c88:	f000 fb0d 	bl	80032a6 <I2C_WaitOnBTFFlagUntilTimeout>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d00d      	beq.n	8002cae <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c96:	2b04      	cmp	r3, #4
 8002c98:	d107      	bne.n	8002caa <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ca8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e016      	b.n	8002cdc <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cbc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2220      	movs	r2, #32
 8002cc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	e000      	b.n	8002cdc <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 8002cda:	2302      	movs	r3, #2
  }
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3718      	adds	r7, #24
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	0800ff34 	.word	0x0800ff34
 8002ce8:	00100002 	.word	0x00100002
 8002cec:	ffff0000 	.word	0xffff0000

08002cf0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b08a      	sub	sp, #40	; 0x28
 8002cf4:	af02      	add	r7, sp, #8
 8002cf6:	60f8      	str	r0, [r7, #12]
 8002cf8:	607a      	str	r2, [r7, #4]
 8002cfa:	603b      	str	r3, [r7, #0]
 8002cfc:	460b      	mov	r3, r1
 8002cfe:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002d00:	f7ff f8d6 	bl	8001eb0 <HAL_GetTick>
 8002d04:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002d06:	2300      	movs	r3, #0
 8002d08:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	2b20      	cmp	r3, #32
 8002d14:	f040 8111 	bne.w	8002f3a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d18:	69fb      	ldr	r3, [r7, #28]
 8002d1a:	9300      	str	r3, [sp, #0]
 8002d1c:	2319      	movs	r3, #25
 8002d1e:	2201      	movs	r2, #1
 8002d20:	4988      	ldr	r1, [pc, #544]	; (8002f44 <HAL_I2C_IsDeviceReady+0x254>)
 8002d22:	68f8      	ldr	r0, [r7, #12]
 8002d24:	f000 f9a8 	bl	8003078 <I2C_WaitOnFlagUntilTimeout>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d001      	beq.n	8002d32 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002d2e:	2302      	movs	r3, #2
 8002d30:	e104      	b.n	8002f3c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d101      	bne.n	8002d40 <HAL_I2C_IsDeviceReady+0x50>
 8002d3c:	2302      	movs	r3, #2
 8002d3e:	e0fd      	b.n	8002f3c <HAL_I2C_IsDeviceReady+0x24c>
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d007      	beq.n	8002d66 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f042 0201 	orr.w	r2, r2, #1
 8002d64:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d74:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2224      	movs	r2, #36	; 0x24
 8002d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2200      	movs	r2, #0
 8002d82:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	4a70      	ldr	r2, [pc, #448]	; (8002f48 <HAL_I2C_IsDeviceReady+0x258>)
 8002d88:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d98:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	9300      	str	r3, [sp, #0]
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	2200      	movs	r2, #0
 8002da2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002da6:	68f8      	ldr	r0, [r7, #12]
 8002da8:	f000 f966 	bl	8003078 <I2C_WaitOnFlagUntilTimeout>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d00d      	beq.n	8002dce <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dbc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dc0:	d103      	bne.n	8002dca <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002dc8:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	e0b6      	b.n	8002f3c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002dce:	897b      	ldrh	r3, [r7, #10]
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	461a      	mov	r2, r3
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002ddc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002dde:	f7ff f867 	bl	8001eb0 <HAL_GetTick>
 8002de2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	695b      	ldr	r3, [r3, #20]
 8002dea:	f003 0302 	and.w	r3, r3, #2
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	bf0c      	ite	eq
 8002df2:	2301      	moveq	r3, #1
 8002df4:	2300      	movne	r3, #0
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	695b      	ldr	r3, [r3, #20]
 8002e00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e08:	bf0c      	ite	eq
 8002e0a:	2301      	moveq	r3, #1
 8002e0c:	2300      	movne	r3, #0
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002e12:	e025      	b.n	8002e60 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e14:	f7ff f84c 	bl	8001eb0 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	683a      	ldr	r2, [r7, #0]
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d302      	bcc.n	8002e2a <HAL_I2C_IsDeviceReady+0x13a>
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d103      	bne.n	8002e32 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	22a0      	movs	r2, #160	; 0xa0
 8002e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	695b      	ldr	r3, [r3, #20]
 8002e38:	f003 0302 	and.w	r3, r3, #2
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	bf0c      	ite	eq
 8002e40:	2301      	moveq	r3, #1
 8002e42:	2300      	movne	r3, #0
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e56:	bf0c      	ite	eq
 8002e58:	2301      	moveq	r3, #1
 8002e5a:	2300      	movne	r3, #0
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e66:	b2db      	uxtb	r3, r3
 8002e68:	2ba0      	cmp	r3, #160	; 0xa0
 8002e6a:	d005      	beq.n	8002e78 <HAL_I2C_IsDeviceReady+0x188>
 8002e6c:	7dfb      	ldrb	r3, [r7, #23]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d102      	bne.n	8002e78 <HAL_I2C_IsDeviceReady+0x188>
 8002e72:	7dbb      	ldrb	r3, [r7, #22]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d0cd      	beq.n	8002e14 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2220      	movs	r2, #32
 8002e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	695b      	ldr	r3, [r3, #20]
 8002e86:	f003 0302 	and.w	r3, r3, #2
 8002e8a:	2b02      	cmp	r3, #2
 8002e8c:	d129      	bne.n	8002ee2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e9c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	613b      	str	r3, [r7, #16]
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	695b      	ldr	r3, [r3, #20]
 8002ea8:	613b      	str	r3, [r7, #16]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	699b      	ldr	r3, [r3, #24]
 8002eb0:	613b      	str	r3, [r7, #16]
 8002eb2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	9300      	str	r3, [sp, #0]
 8002eb8:	2319      	movs	r3, #25
 8002eba:	2201      	movs	r2, #1
 8002ebc:	4921      	ldr	r1, [pc, #132]	; (8002f44 <HAL_I2C_IsDeviceReady+0x254>)
 8002ebe:	68f8      	ldr	r0, [r7, #12]
 8002ec0:	f000 f8da 	bl	8003078 <I2C_WaitOnFlagUntilTimeout>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d001      	beq.n	8002ece <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e036      	b.n	8002f3c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2220      	movs	r2, #32
 8002ed2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	e02c      	b.n	8002f3c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ef0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002efa:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002efc:	69fb      	ldr	r3, [r7, #28]
 8002efe:	9300      	str	r3, [sp, #0]
 8002f00:	2319      	movs	r3, #25
 8002f02:	2201      	movs	r2, #1
 8002f04:	490f      	ldr	r1, [pc, #60]	; (8002f44 <HAL_I2C_IsDeviceReady+0x254>)
 8002f06:	68f8      	ldr	r0, [r7, #12]
 8002f08:	f000 f8b6 	bl	8003078 <I2C_WaitOnFlagUntilTimeout>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d001      	beq.n	8002f16 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e012      	b.n	8002f3c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002f16:	69bb      	ldr	r3, [r7, #24]
 8002f18:	3301      	adds	r3, #1
 8002f1a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002f1c:	69ba      	ldr	r2, [r7, #24]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	f4ff af32 	bcc.w	8002d8a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2220      	movs	r2, #32
 8002f2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e000      	b.n	8002f3c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002f3a:	2302      	movs	r3, #2
  }
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3720      	adds	r7, #32
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	00100002 	.word	0x00100002
 8002f48:	ffff0000 	.word	0xffff0000

08002f4c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b088      	sub	sp, #32
 8002f50:	af02      	add	r7, sp, #8
 8002f52:	60f8      	str	r0, [r7, #12]
 8002f54:	4608      	mov	r0, r1
 8002f56:	4611      	mov	r1, r2
 8002f58:	461a      	mov	r2, r3
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	817b      	strh	r3, [r7, #10]
 8002f5e:	460b      	mov	r3, r1
 8002f60:	813b      	strh	r3, [r7, #8]
 8002f62:	4613      	mov	r3, r2
 8002f64:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f74:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f78:	9300      	str	r3, [sp, #0]
 8002f7a:	6a3b      	ldr	r3, [r7, #32]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002f82:	68f8      	ldr	r0, [r7, #12]
 8002f84:	f000 f878 	bl	8003078 <I2C_WaitOnFlagUntilTimeout>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d00d      	beq.n	8002faa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f9c:	d103      	bne.n	8002fa6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002fa4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002fa6:	2303      	movs	r3, #3
 8002fa8:	e05f      	b.n	800306a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002faa:	897b      	ldrh	r3, [r7, #10]
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	461a      	mov	r2, r3
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002fb8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fbc:	6a3a      	ldr	r2, [r7, #32]
 8002fbe:	492d      	ldr	r1, [pc, #180]	; (8003074 <I2C_RequestMemoryWrite+0x128>)
 8002fc0:	68f8      	ldr	r0, [r7, #12]
 8002fc2:	f000 f8b0 	bl	8003126 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d001      	beq.n	8002fd0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e04c      	b.n	800306a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	617b      	str	r3, [r7, #20]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	695b      	ldr	r3, [r3, #20]
 8002fda:	617b      	str	r3, [r7, #20]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	699b      	ldr	r3, [r3, #24]
 8002fe2:	617b      	str	r3, [r7, #20]
 8002fe4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fe6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fe8:	6a39      	ldr	r1, [r7, #32]
 8002fea:	68f8      	ldr	r0, [r7, #12]
 8002fec:	f000 f91a 	bl	8003224 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d00d      	beq.n	8003012 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffa:	2b04      	cmp	r3, #4
 8002ffc:	d107      	bne.n	800300e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800300c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e02b      	b.n	800306a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003012:	88fb      	ldrh	r3, [r7, #6]
 8003014:	2b01      	cmp	r3, #1
 8003016:	d105      	bne.n	8003024 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003018:	893b      	ldrh	r3, [r7, #8]
 800301a:	b2da      	uxtb	r2, r3
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	611a      	str	r2, [r3, #16]
 8003022:	e021      	b.n	8003068 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003024:	893b      	ldrh	r3, [r7, #8]
 8003026:	0a1b      	lsrs	r3, r3, #8
 8003028:	b29b      	uxth	r3, r3
 800302a:	b2da      	uxtb	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003032:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003034:	6a39      	ldr	r1, [r7, #32]
 8003036:	68f8      	ldr	r0, [r7, #12]
 8003038:	f000 f8f4 	bl	8003224 <I2C_WaitOnTXEFlagUntilTimeout>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	d00d      	beq.n	800305e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003046:	2b04      	cmp	r3, #4
 8003048:	d107      	bne.n	800305a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003058:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e005      	b.n	800306a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800305e:	893b      	ldrh	r3, [r7, #8]
 8003060:	b2da      	uxtb	r2, r3
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	3718      	adds	r7, #24
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	00010002 	.word	0x00010002

08003078 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	60f8      	str	r0, [r7, #12]
 8003080:	60b9      	str	r1, [r7, #8]
 8003082:	603b      	str	r3, [r7, #0]
 8003084:	4613      	mov	r3, r2
 8003086:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003088:	e025      	b.n	80030d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003090:	d021      	beq.n	80030d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003092:	f7fe ff0d 	bl	8001eb0 <HAL_GetTick>
 8003096:	4602      	mov	r2, r0
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	683a      	ldr	r2, [r7, #0]
 800309e:	429a      	cmp	r2, r3
 80030a0:	d302      	bcc.n	80030a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d116      	bne.n	80030d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2200      	movs	r2, #0
 80030ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2220      	movs	r2, #32
 80030b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c2:	f043 0220 	orr.w	r2, r3, #32
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e023      	b.n	800311e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	0c1b      	lsrs	r3, r3, #16
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d10d      	bne.n	80030fc <I2C_WaitOnFlagUntilTimeout+0x84>
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	695b      	ldr	r3, [r3, #20]
 80030e6:	43da      	mvns	r2, r3
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	4013      	ands	r3, r2
 80030ec:	b29b      	uxth	r3, r3
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	bf0c      	ite	eq
 80030f2:	2301      	moveq	r3, #1
 80030f4:	2300      	movne	r3, #0
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	461a      	mov	r2, r3
 80030fa:	e00c      	b.n	8003116 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	699b      	ldr	r3, [r3, #24]
 8003102:	43da      	mvns	r2, r3
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	4013      	ands	r3, r2
 8003108:	b29b      	uxth	r3, r3
 800310a:	2b00      	cmp	r3, #0
 800310c:	bf0c      	ite	eq
 800310e:	2301      	moveq	r3, #1
 8003110:	2300      	movne	r3, #0
 8003112:	b2db      	uxtb	r3, r3
 8003114:	461a      	mov	r2, r3
 8003116:	79fb      	ldrb	r3, [r7, #7]
 8003118:	429a      	cmp	r2, r3
 800311a:	d0b6      	beq.n	800308a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800311c:	2300      	movs	r3, #0
}
 800311e:	4618      	mov	r0, r3
 8003120:	3710      	adds	r7, #16
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}

08003126 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003126:	b580      	push	{r7, lr}
 8003128:	b084      	sub	sp, #16
 800312a:	af00      	add	r7, sp, #0
 800312c:	60f8      	str	r0, [r7, #12]
 800312e:	60b9      	str	r1, [r7, #8]
 8003130:	607a      	str	r2, [r7, #4]
 8003132:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003134:	e051      	b.n	80031da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	695b      	ldr	r3, [r3, #20]
 800313c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003140:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003144:	d123      	bne.n	800318e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003154:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800315e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2200      	movs	r2, #0
 8003164:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	2220      	movs	r2, #32
 800316a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2200      	movs	r2, #0
 8003172:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800317a:	f043 0204 	orr.w	r2, r3, #4
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2200      	movs	r2, #0
 8003186:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e046      	b.n	800321c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003194:	d021      	beq.n	80031da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003196:	f7fe fe8b 	bl	8001eb0 <HAL_GetTick>
 800319a:	4602      	mov	r2, r0
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	429a      	cmp	r2, r3
 80031a4:	d302      	bcc.n	80031ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d116      	bne.n	80031da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2200      	movs	r2, #0
 80031b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2220      	movs	r2, #32
 80031b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c6:	f043 0220 	orr.w	r2, r3, #32
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2200      	movs	r2, #0
 80031d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e020      	b.n	800321c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	0c1b      	lsrs	r3, r3, #16
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d10c      	bne.n	80031fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	695b      	ldr	r3, [r3, #20]
 80031ea:	43da      	mvns	r2, r3
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	4013      	ands	r3, r2
 80031f0:	b29b      	uxth	r3, r3
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	bf14      	ite	ne
 80031f6:	2301      	movne	r3, #1
 80031f8:	2300      	moveq	r3, #0
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	e00b      	b.n	8003216 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	699b      	ldr	r3, [r3, #24]
 8003204:	43da      	mvns	r2, r3
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	4013      	ands	r3, r2
 800320a:	b29b      	uxth	r3, r3
 800320c:	2b00      	cmp	r3, #0
 800320e:	bf14      	ite	ne
 8003210:	2301      	movne	r3, #1
 8003212:	2300      	moveq	r3, #0
 8003214:	b2db      	uxtb	r3, r3
 8003216:	2b00      	cmp	r3, #0
 8003218:	d18d      	bne.n	8003136 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800321a:	2300      	movs	r3, #0
}
 800321c:	4618      	mov	r0, r3
 800321e:	3710      	adds	r7, #16
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}

08003224 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b084      	sub	sp, #16
 8003228:	af00      	add	r7, sp, #0
 800322a:	60f8      	str	r0, [r7, #12]
 800322c:	60b9      	str	r1, [r7, #8]
 800322e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003230:	e02d      	b.n	800328e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003232:	68f8      	ldr	r0, [r7, #12]
 8003234:	f000 f878 	bl	8003328 <I2C_IsAcknowledgeFailed>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d001      	beq.n	8003242 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e02d      	b.n	800329e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003248:	d021      	beq.n	800328e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800324a:	f7fe fe31 	bl	8001eb0 <HAL_GetTick>
 800324e:	4602      	mov	r2, r0
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	1ad3      	subs	r3, r2, r3
 8003254:	68ba      	ldr	r2, [r7, #8]
 8003256:	429a      	cmp	r2, r3
 8003258:	d302      	bcc.n	8003260 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d116      	bne.n	800328e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2200      	movs	r2, #0
 8003264:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2220      	movs	r2, #32
 800326a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2200      	movs	r2, #0
 8003272:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327a:	f043 0220 	orr.w	r2, r3, #32
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2200      	movs	r2, #0
 8003286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e007      	b.n	800329e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	695b      	ldr	r3, [r3, #20]
 8003294:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003298:	2b80      	cmp	r3, #128	; 0x80
 800329a:	d1ca      	bne.n	8003232 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800329c:	2300      	movs	r3, #0
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3710      	adds	r7, #16
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}

080032a6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032a6:	b580      	push	{r7, lr}
 80032a8:	b084      	sub	sp, #16
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	60f8      	str	r0, [r7, #12]
 80032ae:	60b9      	str	r1, [r7, #8]
 80032b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80032b2:	e02d      	b.n	8003310 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80032b4:	68f8      	ldr	r0, [r7, #12]
 80032b6:	f000 f837 	bl	8003328 <I2C_IsAcknowledgeFailed>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d001      	beq.n	80032c4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	e02d      	b.n	8003320 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032ca:	d021      	beq.n	8003310 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032cc:	f7fe fdf0 	bl	8001eb0 <HAL_GetTick>
 80032d0:	4602      	mov	r2, r0
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	1ad3      	subs	r3, r2, r3
 80032d6:	68ba      	ldr	r2, [r7, #8]
 80032d8:	429a      	cmp	r2, r3
 80032da:	d302      	bcc.n	80032e2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d116      	bne.n	8003310 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2200      	movs	r2, #0
 80032e6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2220      	movs	r2, #32
 80032ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2200      	movs	r2, #0
 80032f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032fc:	f043 0220 	orr.w	r2, r3, #32
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2200      	movs	r2, #0
 8003308:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e007      	b.n	8003320 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	695b      	ldr	r3, [r3, #20]
 8003316:	f003 0304 	and.w	r3, r3, #4
 800331a:	2b04      	cmp	r3, #4
 800331c:	d1ca      	bne.n	80032b4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800331e:	2300      	movs	r3, #0
}
 8003320:	4618      	mov	r0, r3
 8003322:	3710      	adds	r7, #16
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}

08003328 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	695b      	ldr	r3, [r3, #20]
 8003336:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800333a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800333e:	d11b      	bne.n	8003378 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003348:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2200      	movs	r2, #0
 800334e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2220      	movs	r2, #32
 8003354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2200      	movs	r2, #0
 800335c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003364:	f043 0204 	orr.w	r2, r3, #4
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e000      	b.n	800337a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	370c      	adds	r7, #12
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr
	...

08003388 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003388:	b5f0      	push	{r4, r5, r6, r7, lr}
 800338a:	b08f      	sub	sp, #60	; 0x3c
 800338c:	af0a      	add	r7, sp, #40	; 0x28
 800338e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d101      	bne.n	800339a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e118      	b.n	80035cc <HAL_PCD_Init+0x244>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80033a2:	d003      	beq.n	80033ac <HAL_PCD_Init+0x24>
 80033a4:	2187      	movs	r1, #135	; 0x87
 80033a6:	488b      	ldr	r0, [pc, #556]	; (80035d4 <HAL_PCD_Init+0x24c>)
 80033a8:	f7fd fed2 	bl	8001150 <assert_failed>

  USBx = hpcd->Instance;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d106      	bne.n	80033cc <HAL_PCD_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f00a ff5e 	bl	800e288 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2203      	movs	r2, #3
 80033d0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d102      	bne.n	80033e6 <HAL_PCD_Init+0x5e>
  {
    hpcd->Init.dma_enable = 0U;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4618      	mov	r0, r3
 80033ec:	f004 f991 	bl	8007712 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	603b      	str	r3, [r7, #0]
 80033f6:	687e      	ldr	r6, [r7, #4]
 80033f8:	466d      	mov	r5, sp
 80033fa:	f106 0410 	add.w	r4, r6, #16
 80033fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003400:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003402:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003404:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003406:	e894 0003 	ldmia.w	r4, {r0, r1}
 800340a:	e885 0003 	stmia.w	r5, {r0, r1}
 800340e:	1d33      	adds	r3, r6, #4
 8003410:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003412:	6838      	ldr	r0, [r7, #0]
 8003414:	f004 f868 	bl	80074e8 <USB_CoreInit>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d005      	beq.n	800342a <HAL_PCD_Init+0xa2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2202      	movs	r2, #2
 8003422:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e0d0      	b.n	80035cc <HAL_PCD_Init+0x244>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	2100      	movs	r1, #0
 8003430:	4618      	mov	r0, r3
 8003432:	f004 f97f 	bl	8007734 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003436:	2300      	movs	r3, #0
 8003438:	73fb      	strb	r3, [r7, #15]
 800343a:	e04a      	b.n	80034d2 <HAL_PCD_Init+0x14a>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800343c:	7bfa      	ldrb	r2, [r7, #15]
 800343e:	6879      	ldr	r1, [r7, #4]
 8003440:	4613      	mov	r3, r2
 8003442:	00db      	lsls	r3, r3, #3
 8003444:	4413      	add	r3, r2
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	440b      	add	r3, r1
 800344a:	333d      	adds	r3, #61	; 0x3d
 800344c:	2201      	movs	r2, #1
 800344e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003450:	7bfa      	ldrb	r2, [r7, #15]
 8003452:	6879      	ldr	r1, [r7, #4]
 8003454:	4613      	mov	r3, r2
 8003456:	00db      	lsls	r3, r3, #3
 8003458:	4413      	add	r3, r2
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	440b      	add	r3, r1
 800345e:	333c      	adds	r3, #60	; 0x3c
 8003460:	7bfa      	ldrb	r2, [r7, #15]
 8003462:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003464:	7bfa      	ldrb	r2, [r7, #15]
 8003466:	7bfb      	ldrb	r3, [r7, #15]
 8003468:	b298      	uxth	r0, r3
 800346a:	6879      	ldr	r1, [r7, #4]
 800346c:	4613      	mov	r3, r2
 800346e:	00db      	lsls	r3, r3, #3
 8003470:	4413      	add	r3, r2
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	440b      	add	r3, r1
 8003476:	3344      	adds	r3, #68	; 0x44
 8003478:	4602      	mov	r2, r0
 800347a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800347c:	7bfa      	ldrb	r2, [r7, #15]
 800347e:	6879      	ldr	r1, [r7, #4]
 8003480:	4613      	mov	r3, r2
 8003482:	00db      	lsls	r3, r3, #3
 8003484:	4413      	add	r3, r2
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	440b      	add	r3, r1
 800348a:	3340      	adds	r3, #64	; 0x40
 800348c:	2200      	movs	r2, #0
 800348e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003490:	7bfa      	ldrb	r2, [r7, #15]
 8003492:	6879      	ldr	r1, [r7, #4]
 8003494:	4613      	mov	r3, r2
 8003496:	00db      	lsls	r3, r3, #3
 8003498:	4413      	add	r3, r2
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	440b      	add	r3, r1
 800349e:	3348      	adds	r3, #72	; 0x48
 80034a0:	2200      	movs	r2, #0
 80034a2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80034a4:	7bfa      	ldrb	r2, [r7, #15]
 80034a6:	6879      	ldr	r1, [r7, #4]
 80034a8:	4613      	mov	r3, r2
 80034aa:	00db      	lsls	r3, r3, #3
 80034ac:	4413      	add	r3, r2
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	440b      	add	r3, r1
 80034b2:	334c      	adds	r3, #76	; 0x4c
 80034b4:	2200      	movs	r2, #0
 80034b6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80034b8:	7bfa      	ldrb	r2, [r7, #15]
 80034ba:	6879      	ldr	r1, [r7, #4]
 80034bc:	4613      	mov	r3, r2
 80034be:	00db      	lsls	r3, r3, #3
 80034c0:	4413      	add	r3, r2
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	440b      	add	r3, r1
 80034c6:	3354      	adds	r3, #84	; 0x54
 80034c8:	2200      	movs	r2, #0
 80034ca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034cc:	7bfb      	ldrb	r3, [r7, #15]
 80034ce:	3301      	adds	r3, #1
 80034d0:	73fb      	strb	r3, [r7, #15]
 80034d2:	7bfa      	ldrb	r2, [r7, #15]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	429a      	cmp	r2, r3
 80034da:	d3af      	bcc.n	800343c <HAL_PCD_Init+0xb4>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034dc:	2300      	movs	r3, #0
 80034de:	73fb      	strb	r3, [r7, #15]
 80034e0:	e044      	b.n	800356c <HAL_PCD_Init+0x1e4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80034e2:	7bfa      	ldrb	r2, [r7, #15]
 80034e4:	6879      	ldr	r1, [r7, #4]
 80034e6:	4613      	mov	r3, r2
 80034e8:	00db      	lsls	r3, r3, #3
 80034ea:	4413      	add	r3, r2
 80034ec:	009b      	lsls	r3, r3, #2
 80034ee:	440b      	add	r3, r1
 80034f0:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80034f4:	2200      	movs	r2, #0
 80034f6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80034f8:	7bfa      	ldrb	r2, [r7, #15]
 80034fa:	6879      	ldr	r1, [r7, #4]
 80034fc:	4613      	mov	r3, r2
 80034fe:	00db      	lsls	r3, r3, #3
 8003500:	4413      	add	r3, r2
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	440b      	add	r3, r1
 8003506:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800350a:	7bfa      	ldrb	r2, [r7, #15]
 800350c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800350e:	7bfa      	ldrb	r2, [r7, #15]
 8003510:	6879      	ldr	r1, [r7, #4]
 8003512:	4613      	mov	r3, r2
 8003514:	00db      	lsls	r3, r3, #3
 8003516:	4413      	add	r3, r2
 8003518:	009b      	lsls	r3, r3, #2
 800351a:	440b      	add	r3, r1
 800351c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003520:	2200      	movs	r2, #0
 8003522:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003524:	7bfa      	ldrb	r2, [r7, #15]
 8003526:	6879      	ldr	r1, [r7, #4]
 8003528:	4613      	mov	r3, r2
 800352a:	00db      	lsls	r3, r3, #3
 800352c:	4413      	add	r3, r2
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	440b      	add	r3, r1
 8003532:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003536:	2200      	movs	r2, #0
 8003538:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800353a:	7bfa      	ldrb	r2, [r7, #15]
 800353c:	6879      	ldr	r1, [r7, #4]
 800353e:	4613      	mov	r3, r2
 8003540:	00db      	lsls	r3, r3, #3
 8003542:	4413      	add	r3, r2
 8003544:	009b      	lsls	r3, r3, #2
 8003546:	440b      	add	r3, r1
 8003548:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800354c:	2200      	movs	r2, #0
 800354e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003550:	7bfa      	ldrb	r2, [r7, #15]
 8003552:	6879      	ldr	r1, [r7, #4]
 8003554:	4613      	mov	r3, r2
 8003556:	00db      	lsls	r3, r3, #3
 8003558:	4413      	add	r3, r2
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	440b      	add	r3, r1
 800355e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003562:	2200      	movs	r2, #0
 8003564:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003566:	7bfb      	ldrb	r3, [r7, #15]
 8003568:	3301      	adds	r3, #1
 800356a:	73fb      	strb	r3, [r7, #15]
 800356c:	7bfa      	ldrb	r2, [r7, #15]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	429a      	cmp	r2, r3
 8003574:	d3b5      	bcc.n	80034e2 <HAL_PCD_Init+0x15a>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	603b      	str	r3, [r7, #0]
 800357c:	687e      	ldr	r6, [r7, #4]
 800357e:	466d      	mov	r5, sp
 8003580:	f106 0410 	add.w	r4, r6, #16
 8003584:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003586:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003588:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800358a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800358c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003590:	e885 0003 	stmia.w	r5, {r0, r1}
 8003594:	1d33      	adds	r3, r6, #4
 8003596:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003598:	6838      	ldr	r0, [r7, #0]
 800359a:	f004 f917 	bl	80077cc <USB_DevInit>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d005      	beq.n	80035b0 <HAL_PCD_Init+0x228>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2202      	movs	r2, #2
 80035a8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e00d      	b.n	80035cc <HAL_PCD_Init+0x244>
  }

  hpcd->USB_Address = 0U;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2201      	movs	r2, #1
 80035bc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4618      	mov	r0, r3
 80035c6:	f005 fa66 	bl	8008a96 <USB_DevDisconnect>

  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3714      	adds	r7, #20
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035d4:	0800ff6c 	.word	0x0800ff6c

080035d8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b084      	sub	sp, #16
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d101      	bne.n	80035f4 <HAL_PCD_Start+0x1c>
 80035f0:	2302      	movs	r3, #2
 80035f2:	e020      	b.n	8003636 <HAL_PCD_Start+0x5e>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2201      	movs	r2, #1
 80035f8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003600:	2b01      	cmp	r3, #1
 8003602:	d109      	bne.n	8003618 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003608:	2b01      	cmp	r3, #1
 800360a:	d005      	beq.n	8003618 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003610:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4618      	mov	r0, r3
 800361e:	f004 f867 	bl	80076f0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4618      	mov	r0, r3
 8003628:	f005 fa14 	bl	8008a54 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003634:	2300      	movs	r3, #0
}
 8003636:	4618      	mov	r0, r3
 8003638:	3710      	adds	r7, #16
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}

0800363e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800363e:	b590      	push	{r4, r7, lr}
 8003640:	b08d      	sub	sp, #52	; 0x34
 8003642:	af00      	add	r7, sp, #0
 8003644:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800364c:	6a3b      	ldr	r3, [r7, #32]
 800364e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4618      	mov	r0, r3
 8003656:	f005 fad2 	bl	8008bfe <USB_GetMode>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	f040 848a 	bne.w	8003f76 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4618      	mov	r0, r3
 8003668:	f005 fa36 	bl	8008ad8 <USB_ReadInterrupts>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	f000 8480 	beq.w	8003f74 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	0a1b      	lsrs	r3, r3, #8
 800367e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4618      	mov	r0, r3
 800368e:	f005 fa23 	bl	8008ad8 <USB_ReadInterrupts>
 8003692:	4603      	mov	r3, r0
 8003694:	f003 0302 	and.w	r3, r3, #2
 8003698:	2b02      	cmp	r3, #2
 800369a:	d107      	bne.n	80036ac <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	695a      	ldr	r2, [r3, #20]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f002 0202 	and.w	r2, r2, #2
 80036aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4618      	mov	r0, r3
 80036b2:	f005 fa11 	bl	8008ad8 <USB_ReadInterrupts>
 80036b6:	4603      	mov	r3, r0
 80036b8:	f003 0310 	and.w	r3, r3, #16
 80036bc:	2b10      	cmp	r3, #16
 80036be:	d161      	bne.n	8003784 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	699a      	ldr	r2, [r3, #24]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f022 0210 	bic.w	r2, r2, #16
 80036ce:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80036d0:	6a3b      	ldr	r3, [r7, #32]
 80036d2:	6a1b      	ldr	r3, [r3, #32]
 80036d4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80036d6:	69bb      	ldr	r3, [r7, #24]
 80036d8:	f003 020f 	and.w	r2, r3, #15
 80036dc:	4613      	mov	r3, r2
 80036de:	00db      	lsls	r3, r3, #3
 80036e0:	4413      	add	r3, r2
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	4413      	add	r3, r2
 80036ec:	3304      	adds	r3, #4
 80036ee:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80036f0:	69bb      	ldr	r3, [r7, #24]
 80036f2:	0c5b      	lsrs	r3, r3, #17
 80036f4:	f003 030f 	and.w	r3, r3, #15
 80036f8:	2b02      	cmp	r3, #2
 80036fa:	d124      	bne.n	8003746 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80036fc:	69ba      	ldr	r2, [r7, #24]
 80036fe:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003702:	4013      	ands	r3, r2
 8003704:	2b00      	cmp	r3, #0
 8003706:	d035      	beq.n	8003774 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800370c:	69bb      	ldr	r3, [r7, #24]
 800370e:	091b      	lsrs	r3, r3, #4
 8003710:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003712:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003716:	b29b      	uxth	r3, r3
 8003718:	461a      	mov	r2, r3
 800371a:	6a38      	ldr	r0, [r7, #32]
 800371c:	f005 f848 	bl	80087b0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	691a      	ldr	r2, [r3, #16]
 8003724:	69bb      	ldr	r3, [r7, #24]
 8003726:	091b      	lsrs	r3, r3, #4
 8003728:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800372c:	441a      	add	r2, r3
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	6a1a      	ldr	r2, [r3, #32]
 8003736:	69bb      	ldr	r3, [r7, #24]
 8003738:	091b      	lsrs	r3, r3, #4
 800373a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800373e:	441a      	add	r2, r3
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	621a      	str	r2, [r3, #32]
 8003744:	e016      	b.n	8003774 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	0c5b      	lsrs	r3, r3, #17
 800374a:	f003 030f 	and.w	r3, r3, #15
 800374e:	2b06      	cmp	r3, #6
 8003750:	d110      	bne.n	8003774 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003758:	2208      	movs	r2, #8
 800375a:	4619      	mov	r1, r3
 800375c:	6a38      	ldr	r0, [r7, #32]
 800375e:	f005 f827 	bl	80087b0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	6a1a      	ldr	r2, [r3, #32]
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	091b      	lsrs	r3, r3, #4
 800376a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800376e:	441a      	add	r2, r3
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	699a      	ldr	r2, [r3, #24]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f042 0210 	orr.w	r2, r2, #16
 8003782:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4618      	mov	r0, r3
 800378a:	f005 f9a5 	bl	8008ad8 <USB_ReadInterrupts>
 800378e:	4603      	mov	r3, r0
 8003790:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003794:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003798:	f040 80a7 	bne.w	80038ea <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800379c:	2300      	movs	r3, #0
 800379e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4618      	mov	r0, r3
 80037a6:	f005 f9aa 	bl	8008afe <USB_ReadDevAllOutEpInterrupt>
 80037aa:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80037ac:	e099      	b.n	80038e2 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80037ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037b0:	f003 0301 	and.w	r3, r3, #1
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	f000 808e 	beq.w	80038d6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037c0:	b2d2      	uxtb	r2, r2
 80037c2:	4611      	mov	r1, r2
 80037c4:	4618      	mov	r0, r3
 80037c6:	f005 f9ce 	bl	8008b66 <USB_ReadDevOutEPInterrupt>
 80037ca:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	f003 0301 	and.w	r3, r3, #1
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d00c      	beq.n	80037f0 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80037d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d8:	015a      	lsls	r2, r3, #5
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	4413      	add	r3, r2
 80037de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80037e2:	461a      	mov	r2, r3
 80037e4:	2301      	movs	r3, #1
 80037e6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80037e8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f000 fec2 	bl	8004574 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	f003 0308 	and.w	r3, r3, #8
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d00c      	beq.n	8003814 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80037fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037fc:	015a      	lsls	r2, r3, #5
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	4413      	add	r3, r2
 8003802:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003806:	461a      	mov	r2, r3
 8003808:	2308      	movs	r3, #8
 800380a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800380c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f000 ff98 	bl	8004744 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	f003 0310 	and.w	r3, r3, #16
 800381a:	2b00      	cmp	r3, #0
 800381c:	d008      	beq.n	8003830 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800381e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003820:	015a      	lsls	r2, r3, #5
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	4413      	add	r3, r2
 8003826:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800382a:	461a      	mov	r2, r3
 800382c:	2310      	movs	r3, #16
 800382e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	f003 0302 	and.w	r3, r3, #2
 8003836:	2b00      	cmp	r3, #0
 8003838:	d030      	beq.n	800389c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800383a:	6a3b      	ldr	r3, [r7, #32]
 800383c:	695b      	ldr	r3, [r3, #20]
 800383e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003842:	2b80      	cmp	r3, #128	; 0x80
 8003844:	d109      	bne.n	800385a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	69fa      	ldr	r2, [r7, #28]
 8003850:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003854:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003858:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800385a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800385c:	4613      	mov	r3, r2
 800385e:	00db      	lsls	r3, r3, #3
 8003860:	4413      	add	r3, r2
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003868:	687a      	ldr	r2, [r7, #4]
 800386a:	4413      	add	r3, r2
 800386c:	3304      	adds	r3, #4
 800386e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	78db      	ldrb	r3, [r3, #3]
 8003874:	2b01      	cmp	r3, #1
 8003876:	d108      	bne.n	800388a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	2200      	movs	r2, #0
 800387c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800387e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003880:	b2db      	uxtb	r3, r3
 8003882:	4619      	mov	r1, r3
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f00a fdfb 	bl	800e480 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800388a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800388c:	015a      	lsls	r2, r3, #5
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	4413      	add	r3, r2
 8003892:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003896:	461a      	mov	r2, r3
 8003898:	2302      	movs	r3, #2
 800389a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	f003 0320 	and.w	r3, r3, #32
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d008      	beq.n	80038b8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80038a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a8:	015a      	lsls	r2, r3, #5
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	4413      	add	r3, r2
 80038ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038b2:	461a      	mov	r2, r3
 80038b4:	2320      	movs	r3, #32
 80038b6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d009      	beq.n	80038d6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80038c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c4:	015a      	lsls	r2, r3, #5
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	4413      	add	r3, r2
 80038ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038ce:	461a      	mov	r2, r3
 80038d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80038d4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80038d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d8:	3301      	adds	r3, #1
 80038da:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80038dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038de:	085b      	lsrs	r3, r3, #1
 80038e0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80038e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	f47f af62 	bne.w	80037ae <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4618      	mov	r0, r3
 80038f0:	f005 f8f2 	bl	8008ad8 <USB_ReadInterrupts>
 80038f4:	4603      	mov	r3, r0
 80038f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038fa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80038fe:	f040 80db 	bne.w	8003ab8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4618      	mov	r0, r3
 8003908:	f005 f913 	bl	8008b32 <USB_ReadDevAllInEpInterrupt>
 800390c:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800390e:	2300      	movs	r3, #0
 8003910:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003912:	e0cd      	b.n	8003ab0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003914:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003916:	f003 0301 	and.w	r3, r3, #1
 800391a:	2b00      	cmp	r3, #0
 800391c:	f000 80c2 	beq.w	8003aa4 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003926:	b2d2      	uxtb	r2, r2
 8003928:	4611      	mov	r1, r2
 800392a:	4618      	mov	r0, r3
 800392c:	f005 f939 	bl	8008ba2 <USB_ReadDevInEPInterrupt>
 8003930:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	f003 0301 	and.w	r3, r3, #1
 8003938:	2b00      	cmp	r3, #0
 800393a:	d057      	beq.n	80039ec <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800393c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800393e:	f003 030f 	and.w	r3, r3, #15
 8003942:	2201      	movs	r2, #1
 8003944:	fa02 f303 	lsl.w	r3, r2, r3
 8003948:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003950:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	43db      	mvns	r3, r3
 8003956:	69f9      	ldr	r1, [r7, #28]
 8003958:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800395c:	4013      	ands	r3, r2
 800395e:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003962:	015a      	lsls	r2, r3, #5
 8003964:	69fb      	ldr	r3, [r7, #28]
 8003966:	4413      	add	r3, r2
 8003968:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800396c:	461a      	mov	r2, r3
 800396e:	2301      	movs	r3, #1
 8003970:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	691b      	ldr	r3, [r3, #16]
 8003976:	2b01      	cmp	r3, #1
 8003978:	d132      	bne.n	80039e0 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800397a:	6879      	ldr	r1, [r7, #4]
 800397c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800397e:	4613      	mov	r3, r2
 8003980:	00db      	lsls	r3, r3, #3
 8003982:	4413      	add	r3, r2
 8003984:	009b      	lsls	r3, r3, #2
 8003986:	440b      	add	r3, r1
 8003988:	334c      	adds	r3, #76	; 0x4c
 800398a:	6819      	ldr	r1, [r3, #0]
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003990:	4613      	mov	r3, r2
 8003992:	00db      	lsls	r3, r3, #3
 8003994:	4413      	add	r3, r2
 8003996:	009b      	lsls	r3, r3, #2
 8003998:	4403      	add	r3, r0
 800399a:	3348      	adds	r3, #72	; 0x48
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4419      	add	r1, r3
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039a4:	4613      	mov	r3, r2
 80039a6:	00db      	lsls	r3, r3, #3
 80039a8:	4413      	add	r3, r2
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	4403      	add	r3, r0
 80039ae:	334c      	adds	r3, #76	; 0x4c
 80039b0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80039b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d113      	bne.n	80039e0 <HAL_PCD_IRQHandler+0x3a2>
 80039b8:	6879      	ldr	r1, [r7, #4]
 80039ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039bc:	4613      	mov	r3, r2
 80039be:	00db      	lsls	r3, r3, #3
 80039c0:	4413      	add	r3, r2
 80039c2:	009b      	lsls	r3, r3, #2
 80039c4:	440b      	add	r3, r1
 80039c6:	3354      	adds	r3, #84	; 0x54
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d108      	bne.n	80039e0 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6818      	ldr	r0, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80039d8:	461a      	mov	r2, r3
 80039da:	2101      	movs	r1, #1
 80039dc:	f005 f940 	bl	8008c60 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80039e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	4619      	mov	r1, r3
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	f00a fccf 	bl	800e38a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	f003 0308 	and.w	r3, r3, #8
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d008      	beq.n	8003a08 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80039f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f8:	015a      	lsls	r2, r3, #5
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	4413      	add	r3, r2
 80039fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a02:	461a      	mov	r2, r3
 8003a04:	2308      	movs	r3, #8
 8003a06:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	f003 0310 	and.w	r3, r3, #16
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d008      	beq.n	8003a24 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a14:	015a      	lsls	r2, r3, #5
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	4413      	add	r3, r2
 8003a1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a1e:	461a      	mov	r2, r3
 8003a20:	2310      	movs	r3, #16
 8003a22:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d008      	beq.n	8003a40 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a30:	015a      	lsls	r2, r3, #5
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	4413      	add	r3, r2
 8003a36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a3a:	461a      	mov	r2, r3
 8003a3c:	2340      	movs	r3, #64	; 0x40
 8003a3e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	f003 0302 	and.w	r3, r3, #2
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d023      	beq.n	8003a92 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003a4a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a4c:	6a38      	ldr	r0, [r7, #32]
 8003a4e:	f004 f821 	bl	8007a94 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003a52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a54:	4613      	mov	r3, r2
 8003a56:	00db      	lsls	r3, r3, #3
 8003a58:	4413      	add	r3, r2
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	3338      	adds	r3, #56	; 0x38
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	4413      	add	r3, r2
 8003a62:	3304      	adds	r3, #4
 8003a64:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	78db      	ldrb	r3, [r3, #3]
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d108      	bne.n	8003a80 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	2200      	movs	r2, #0
 8003a72:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	4619      	mov	r1, r3
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	f00a fd12 	bl	800e4a4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a82:	015a      	lsls	r2, r3, #5
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	4413      	add	r3, r2
 8003a88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a8c:	461a      	mov	r2, r3
 8003a8e:	2302      	movs	r3, #2
 8003a90:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d003      	beq.n	8003aa4 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003a9c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f000 fcdb 	bl	800445a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa6:	3301      	adds	r3, #1
 8003aa8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003aaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aac:	085b      	lsrs	r3, r3, #1
 8003aae:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	f47f af2e 	bne.w	8003914 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4618      	mov	r0, r3
 8003abe:	f005 f80b 	bl	8008ad8 <USB_ReadInterrupts>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003ac8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003acc:	d122      	bne.n	8003b14 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	69fa      	ldr	r2, [r7, #28]
 8003ad8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003adc:	f023 0301 	bic.w	r3, r3, #1
 8003ae0:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d108      	bne.n	8003afe <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2200      	movs	r2, #0
 8003af0:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003af4:	2100      	movs	r1, #0
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	f000 fec2 	bl	8004880 <HAL_PCDEx_LPM_Callback>
 8003afc:	e002      	b.n	8003b04 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f00a fcb0 	bl	800e464 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	695a      	ldr	r2, [r3, #20]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003b12:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f004 ffdd 	bl	8008ad8 <USB_ReadInterrupts>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b28:	d112      	bne.n	8003b50 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	f003 0301 	and.w	r3, r3, #1
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d102      	bne.n	8003b40 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f00a fc6c 	bl	800e418 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	695a      	ldr	r2, [r3, #20]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003b4e:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4618      	mov	r0, r3
 8003b56:	f004 ffbf 	bl	8008ad8 <USB_ReadInterrupts>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b64:	f040 80b7 	bne.w	8003cd6 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	69fa      	ldr	r2, [r7, #28]
 8003b72:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b76:	f023 0301 	bic.w	r3, r3, #1
 8003b7a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2110      	movs	r1, #16
 8003b82:	4618      	mov	r0, r3
 8003b84:	f003 ff86 	bl	8007a94 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b88:	2300      	movs	r3, #0
 8003b8a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b8c:	e046      	b.n	8003c1c <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b90:	015a      	lsls	r2, r3, #5
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	4413      	add	r3, r2
 8003b96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003ba0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ba4:	015a      	lsls	r2, r3, #5
 8003ba6:	69fb      	ldr	r3, [r7, #28]
 8003ba8:	4413      	add	r3, r2
 8003baa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003bb2:	0151      	lsls	r1, r2, #5
 8003bb4:	69fa      	ldr	r2, [r7, #28]
 8003bb6:	440a      	add	r2, r1
 8003bb8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003bbc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003bc0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bc4:	015a      	lsls	r2, r3, #5
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	4413      	add	r3, r2
 8003bca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003bce:	461a      	mov	r2, r3
 8003bd0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003bd4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003bd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bd8:	015a      	lsls	r2, r3, #5
 8003bda:	69fb      	ldr	r3, [r7, #28]
 8003bdc:	4413      	add	r3, r2
 8003bde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003be6:	0151      	lsls	r1, r2, #5
 8003be8:	69fa      	ldr	r2, [r7, #28]
 8003bea:	440a      	add	r2, r1
 8003bec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003bf0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003bf4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bf8:	015a      	lsls	r2, r3, #5
 8003bfa:	69fb      	ldr	r3, [r7, #28]
 8003bfc:	4413      	add	r3, r2
 8003bfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c06:	0151      	lsls	r1, r2, #5
 8003c08:	69fa      	ldr	r2, [r7, #28]
 8003c0a:	440a      	add	r2, r1
 8003c0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003c10:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003c14:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c18:	3301      	adds	r3, #1
 8003c1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d3b3      	bcc.n	8003b8e <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003c26:	69fb      	ldr	r3, [r7, #28]
 8003c28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c2c:	69db      	ldr	r3, [r3, #28]
 8003c2e:	69fa      	ldr	r2, [r7, #28]
 8003c30:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c34:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003c38:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d016      	beq.n	8003c70 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003c42:	69fb      	ldr	r3, [r7, #28]
 8003c44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c4c:	69fa      	ldr	r2, [r7, #28]
 8003c4e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c52:	f043 030b 	orr.w	r3, r3, #11
 8003c56:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c62:	69fa      	ldr	r2, [r7, #28]
 8003c64:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c68:	f043 030b 	orr.w	r3, r3, #11
 8003c6c:	6453      	str	r3, [r2, #68]	; 0x44
 8003c6e:	e015      	b.n	8003c9c <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003c70:	69fb      	ldr	r3, [r7, #28]
 8003c72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c76:	695b      	ldr	r3, [r3, #20]
 8003c78:	69fa      	ldr	r2, [r7, #28]
 8003c7a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c7e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003c82:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003c86:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003c88:	69fb      	ldr	r3, [r7, #28]
 8003c8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c8e:	691b      	ldr	r3, [r3, #16]
 8003c90:	69fa      	ldr	r2, [r7, #28]
 8003c92:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c96:	f043 030b 	orr.w	r3, r3, #11
 8003c9a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	69fa      	ldr	r2, [r7, #28]
 8003ca6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003caa:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003cae:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6818      	ldr	r0, [r3, #0]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	691b      	ldr	r3, [r3, #16]
 8003cb8:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003cc0:	461a      	mov	r2, r3
 8003cc2:	f004 ffcd 	bl	8008c60 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	695a      	ldr	r2, [r3, #20]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003cd4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f004 fefc 	bl	8008ad8 <USB_ReadInterrupts>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ce6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cea:	d124      	bne.n	8003d36 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f004 ff92 	bl	8008c1a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f003 ff47 	bl	8007b8e <USB_GetDevSpeed>
 8003d00:	4603      	mov	r3, r0
 8003d02:	461a      	mov	r2, r3
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681c      	ldr	r4, [r3, #0]
 8003d0c:	f001 fb40 	bl	8005390 <HAL_RCC_GetHCLKFreq>
 8003d10:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	461a      	mov	r2, r3
 8003d1a:	4620      	mov	r0, r4
 8003d1c:	f003 fc46 	bl	80075ac <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f00a fb5a 	bl	800e3da <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	695a      	ldr	r2, [r3, #20]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003d34:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f004 fecc 	bl	8008ad8 <USB_ReadInterrupts>
 8003d40:	4603      	mov	r3, r0
 8003d42:	f003 0308 	and.w	r3, r3, #8
 8003d46:	2b08      	cmp	r3, #8
 8003d48:	d10a      	bne.n	8003d60 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	f00a fb37 	bl	800e3be <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	695a      	ldr	r2, [r3, #20]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f002 0208 	and.w	r2, r2, #8
 8003d5e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4618      	mov	r0, r3
 8003d66:	f004 feb7 	bl	8008ad8 <USB_ReadInterrupts>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d70:	2b80      	cmp	r3, #128	; 0x80
 8003d72:	d122      	bne.n	8003dba <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003d74:	6a3b      	ldr	r3, [r7, #32]
 8003d76:	699b      	ldr	r3, [r3, #24]
 8003d78:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d7c:	6a3b      	ldr	r3, [r7, #32]
 8003d7e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d80:	2301      	movs	r3, #1
 8003d82:	627b      	str	r3, [r7, #36]	; 0x24
 8003d84:	e014      	b.n	8003db0 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003d86:	6879      	ldr	r1, [r7, #4]
 8003d88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d8a:	4613      	mov	r3, r2
 8003d8c:	00db      	lsls	r3, r3, #3
 8003d8e:	4413      	add	r3, r2
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	440b      	add	r3, r1
 8003d94:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d105      	bne.n	8003daa <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	4619      	mov	r1, r3
 8003da4:	6878      	ldr	r0, [r7, #4]
 8003da6:	f000 fb27 	bl	80043f8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dac:	3301      	adds	r3, #1
 8003dae:	627b      	str	r3, [r7, #36]	; 0x24
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d3e5      	bcc.n	8003d86 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f004 fe8a 	bl	8008ad8 <USB_ReadInterrupts>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003dca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003dce:	d13b      	bne.n	8003e48 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	627b      	str	r3, [r7, #36]	; 0x24
 8003dd4:	e02b      	b.n	8003e2e <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd8:	015a      	lsls	r2, r3, #5
 8003dda:	69fb      	ldr	r3, [r7, #28]
 8003ddc:	4413      	add	r3, r2
 8003dde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003de6:	6879      	ldr	r1, [r7, #4]
 8003de8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dea:	4613      	mov	r3, r2
 8003dec:	00db      	lsls	r3, r3, #3
 8003dee:	4413      	add	r3, r2
 8003df0:	009b      	lsls	r3, r3, #2
 8003df2:	440b      	add	r3, r1
 8003df4:	3340      	adds	r3, #64	; 0x40
 8003df6:	781b      	ldrb	r3, [r3, #0]
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d115      	bne.n	8003e28 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003dfc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	da12      	bge.n	8003e28 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003e02:	6879      	ldr	r1, [r7, #4]
 8003e04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e06:	4613      	mov	r3, r2
 8003e08:	00db      	lsls	r3, r3, #3
 8003e0a:	4413      	add	r3, r2
 8003e0c:	009b      	lsls	r3, r3, #2
 8003e0e:	440b      	add	r3, r1
 8003e10:	333f      	adds	r3, #63	; 0x3f
 8003e12:	2201      	movs	r2, #1
 8003e14:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	4619      	mov	r1, r3
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f000 fae8 	bl	80043f8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	627b      	str	r3, [r7, #36]	; 0x24
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d3ce      	bcc.n	8003dd6 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	695a      	ldr	r2, [r3, #20]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003e46:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f004 fe43 	bl	8008ad8 <USB_ReadInterrupts>
 8003e52:	4603      	mov	r3, r0
 8003e54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e58:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003e5c:	d155      	bne.n	8003f0a <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e5e:	2301      	movs	r3, #1
 8003e60:	627b      	str	r3, [r7, #36]	; 0x24
 8003e62:	e045      	b.n	8003ef0 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e66:	015a      	lsls	r2, r3, #5
 8003e68:	69fb      	ldr	r3, [r7, #28]
 8003e6a:	4413      	add	r3, r2
 8003e6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003e74:	6879      	ldr	r1, [r7, #4]
 8003e76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e78:	4613      	mov	r3, r2
 8003e7a:	00db      	lsls	r3, r3, #3
 8003e7c:	4413      	add	r3, r2
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	440b      	add	r3, r1
 8003e82:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003e86:	781b      	ldrb	r3, [r3, #0]
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d12e      	bne.n	8003eea <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003e8c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	da2b      	bge.n	8003eea <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003e92:	69bb      	ldr	r3, [r7, #24]
 8003e94:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003e9e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d121      	bne.n	8003eea <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003ea6:	6879      	ldr	r1, [r7, #4]
 8003ea8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003eaa:	4613      	mov	r3, r2
 8003eac:	00db      	lsls	r3, r3, #3
 8003eae:	4413      	add	r3, r2
 8003eb0:	009b      	lsls	r3, r3, #2
 8003eb2:	440b      	add	r3, r1
 8003eb4:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003eb8:	2201      	movs	r2, #1
 8003eba:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003ebc:	6a3b      	ldr	r3, [r7, #32]
 8003ebe:	699b      	ldr	r3, [r3, #24]
 8003ec0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003ec4:	6a3b      	ldr	r3, [r7, #32]
 8003ec6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003ec8:	6a3b      	ldr	r3, [r7, #32]
 8003eca:	695b      	ldr	r3, [r3, #20]
 8003ecc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d10a      	bne.n	8003eea <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	69fa      	ldr	r2, [r7, #28]
 8003ede:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ee2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ee6:	6053      	str	r3, [r2, #4]
            break;
 8003ee8:	e007      	b.n	8003efa <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eec:	3301      	adds	r3, #1
 8003eee:	627b      	str	r3, [r7, #36]	; 0x24
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d3b4      	bcc.n	8003e64 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	695a      	ldr	r2, [r3, #20]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003f08:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f004 fde2 	bl	8008ad8 <USB_ReadInterrupts>
 8003f14:	4603      	mov	r3, r0
 8003f16:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003f1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f1e:	d10a      	bne.n	8003f36 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	f00a fad1 	bl	800e4c8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	695a      	ldr	r2, [r3, #20]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003f34:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f004 fdcc 	bl	8008ad8 <USB_ReadInterrupts>
 8003f40:	4603      	mov	r3, r0
 8003f42:	f003 0304 	and.w	r3, r3, #4
 8003f46:	2b04      	cmp	r3, #4
 8003f48:	d115      	bne.n	8003f76 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003f52:	69bb      	ldr	r3, [r7, #24]
 8003f54:	f003 0304 	and.w	r3, r3, #4
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d002      	beq.n	8003f62 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003f5c:	6878      	ldr	r0, [r7, #4]
 8003f5e:	f00a fac1 	bl	800e4e4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	6859      	ldr	r1, [r3, #4]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	69ba      	ldr	r2, [r7, #24]
 8003f6e:	430a      	orrs	r2, r1
 8003f70:	605a      	str	r2, [r3, #4]
 8003f72:	e000      	b.n	8003f76 <HAL_PCD_IRQHandler+0x938>
      return;
 8003f74:	bf00      	nop
    }
  }
}
 8003f76:	3734      	adds	r7, #52	; 0x34
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd90      	pop	{r4, r7, pc}

08003f7c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
 8003f84:	460b      	mov	r3, r1
 8003f86:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d101      	bne.n	8003f96 <HAL_PCD_SetAddress+0x1a>
 8003f92:	2302      	movs	r3, #2
 8003f94:	e013      	b.n	8003fbe <HAL_PCD_SetAddress+0x42>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	78fa      	ldrb	r2, [r7, #3]
 8003fa2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	78fa      	ldrb	r2, [r7, #3]
 8003fac:	4611      	mov	r1, r2
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f004 fd2a 	bl	8008a08 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003fbc:	2300      	movs	r3, #0
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3708      	adds	r7, #8
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}

08003fc6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003fc6:	b580      	push	{r7, lr}
 8003fc8:	b084      	sub	sp, #16
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	6078      	str	r0, [r7, #4]
 8003fce:	4608      	mov	r0, r1
 8003fd0:	4611      	mov	r1, r2
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	70fb      	strb	r3, [r7, #3]
 8003fd8:	460b      	mov	r3, r1
 8003fda:	803b      	strh	r3, [r7, #0]
 8003fdc:	4613      	mov	r3, r2
 8003fde:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003fe4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	da0f      	bge.n	800400c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003fec:	78fb      	ldrb	r3, [r7, #3]
 8003fee:	f003 020f 	and.w	r2, r3, #15
 8003ff2:	4613      	mov	r3, r2
 8003ff4:	00db      	lsls	r3, r3, #3
 8003ff6:	4413      	add	r3, r2
 8003ff8:	009b      	lsls	r3, r3, #2
 8003ffa:	3338      	adds	r3, #56	; 0x38
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	4413      	add	r3, r2
 8004000:	3304      	adds	r3, #4
 8004002:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2201      	movs	r2, #1
 8004008:	705a      	strb	r2, [r3, #1]
 800400a:	e00f      	b.n	800402c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800400c:	78fb      	ldrb	r3, [r7, #3]
 800400e:	f003 020f 	and.w	r2, r3, #15
 8004012:	4613      	mov	r3, r2
 8004014:	00db      	lsls	r3, r3, #3
 8004016:	4413      	add	r3, r2
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800401e:	687a      	ldr	r2, [r7, #4]
 8004020:	4413      	add	r3, r2
 8004022:	3304      	adds	r3, #4
 8004024:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2200      	movs	r2, #0
 800402a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800402c:	78fb      	ldrb	r3, [r7, #3]
 800402e:	f003 030f 	and.w	r3, r3, #15
 8004032:	b2da      	uxtb	r2, r3
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004038:	883a      	ldrh	r2, [r7, #0]
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	78ba      	ldrb	r2, [r7, #2]
 8004042:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	785b      	ldrb	r3, [r3, #1]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d004      	beq.n	8004056 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	b29a      	uxth	r2, r3
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004056:	78bb      	ldrb	r3, [r7, #2]
 8004058:	2b02      	cmp	r3, #2
 800405a:	d102      	bne.n	8004062 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004068:	2b01      	cmp	r3, #1
 800406a:	d101      	bne.n	8004070 <HAL_PCD_EP_Open+0xaa>
 800406c:	2302      	movs	r3, #2
 800406e:	e00e      	b.n	800408e <HAL_PCD_EP_Open+0xc8>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2201      	movs	r2, #1
 8004074:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	68f9      	ldr	r1, [r7, #12]
 800407e:	4618      	mov	r0, r3
 8004080:	f003 fdaa 	bl	8007bd8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2200      	movs	r2, #0
 8004088:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 800408c:	7afb      	ldrb	r3, [r7, #11]
}
 800408e:	4618      	mov	r0, r3
 8004090:	3710      	adds	r7, #16
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}

08004096 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004096:	b580      	push	{r7, lr}
 8004098:	b084      	sub	sp, #16
 800409a:	af00      	add	r7, sp, #0
 800409c:	6078      	str	r0, [r7, #4]
 800409e:	460b      	mov	r3, r1
 80040a0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80040a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	da0f      	bge.n	80040ca <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80040aa:	78fb      	ldrb	r3, [r7, #3]
 80040ac:	f003 020f 	and.w	r2, r3, #15
 80040b0:	4613      	mov	r3, r2
 80040b2:	00db      	lsls	r3, r3, #3
 80040b4:	4413      	add	r3, r2
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	3338      	adds	r3, #56	; 0x38
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	4413      	add	r3, r2
 80040be:	3304      	adds	r3, #4
 80040c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2201      	movs	r2, #1
 80040c6:	705a      	strb	r2, [r3, #1]
 80040c8:	e00f      	b.n	80040ea <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80040ca:	78fb      	ldrb	r3, [r7, #3]
 80040cc:	f003 020f 	and.w	r2, r3, #15
 80040d0:	4613      	mov	r3, r2
 80040d2:	00db      	lsls	r3, r3, #3
 80040d4:	4413      	add	r3, r2
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80040dc:	687a      	ldr	r2, [r7, #4]
 80040de:	4413      	add	r3, r2
 80040e0:	3304      	adds	r3, #4
 80040e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2200      	movs	r2, #0
 80040e8:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80040ea:	78fb      	ldrb	r3, [r7, #3]
 80040ec:	f003 030f 	and.w	r3, r3, #15
 80040f0:	b2da      	uxtb	r2, r3
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d101      	bne.n	8004104 <HAL_PCD_EP_Close+0x6e>
 8004100:	2302      	movs	r3, #2
 8004102:	e00e      	b.n	8004122 <HAL_PCD_EP_Close+0x8c>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	68f9      	ldr	r1, [r7, #12]
 8004112:	4618      	mov	r0, r3
 8004114:	f003 fde8 	bl	8007ce8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2200      	movs	r2, #0
 800411c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8004120:	2300      	movs	r3, #0
}
 8004122:	4618      	mov	r0, r3
 8004124:	3710      	adds	r7, #16
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}

0800412a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800412a:	b580      	push	{r7, lr}
 800412c:	b086      	sub	sp, #24
 800412e:	af00      	add	r7, sp, #0
 8004130:	60f8      	str	r0, [r7, #12]
 8004132:	607a      	str	r2, [r7, #4]
 8004134:	603b      	str	r3, [r7, #0]
 8004136:	460b      	mov	r3, r1
 8004138:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800413a:	7afb      	ldrb	r3, [r7, #11]
 800413c:	f003 020f 	and.w	r2, r3, #15
 8004140:	4613      	mov	r3, r2
 8004142:	00db      	lsls	r3, r3, #3
 8004144:	4413      	add	r3, r2
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800414c:	68fa      	ldr	r2, [r7, #12]
 800414e:	4413      	add	r3, r2
 8004150:	3304      	adds	r3, #4
 8004152:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	687a      	ldr	r2, [r7, #4]
 8004158:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	683a      	ldr	r2, [r7, #0]
 800415e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	2200      	movs	r2, #0
 8004164:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	2200      	movs	r2, #0
 800416a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800416c:	7afb      	ldrb	r3, [r7, #11]
 800416e:	f003 030f 	and.w	r3, r3, #15
 8004172:	b2da      	uxtb	r2, r3
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	691b      	ldr	r3, [r3, #16]
 800417c:	2b01      	cmp	r3, #1
 800417e:	d102      	bne.n	8004186 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004186:	7afb      	ldrb	r3, [r7, #11]
 8004188:	f003 030f 	and.w	r3, r3, #15
 800418c:	2b00      	cmp	r3, #0
 800418e:	d109      	bne.n	80041a4 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6818      	ldr	r0, [r3, #0]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	691b      	ldr	r3, [r3, #16]
 8004198:	b2db      	uxtb	r3, r3
 800419a:	461a      	mov	r2, r3
 800419c:	6979      	ldr	r1, [r7, #20]
 800419e:	f004 f8c7 	bl	8008330 <USB_EP0StartXfer>
 80041a2:	e008      	b.n	80041b6 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6818      	ldr	r0, [r3, #0]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	691b      	ldr	r3, [r3, #16]
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	461a      	mov	r2, r3
 80041b0:	6979      	ldr	r1, [r7, #20]
 80041b2:	f003 fe75 	bl	8007ea0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80041b6:	2300      	movs	r3, #0
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	3718      	adds	r7, #24
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}

080041c0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b083      	sub	sp, #12
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	460b      	mov	r3, r1
 80041ca:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80041cc:	78fb      	ldrb	r3, [r7, #3]
 80041ce:	f003 020f 	and.w	r2, r3, #15
 80041d2:	6879      	ldr	r1, [r7, #4]
 80041d4:	4613      	mov	r3, r2
 80041d6:	00db      	lsls	r3, r3, #3
 80041d8:	4413      	add	r3, r2
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	440b      	add	r3, r1
 80041de:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 80041e2:	681b      	ldr	r3, [r3, #0]
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	370c      	adds	r7, #12
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr

080041f0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b086      	sub	sp, #24
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	60f8      	str	r0, [r7, #12]
 80041f8:	607a      	str	r2, [r7, #4]
 80041fa:	603b      	str	r3, [r7, #0]
 80041fc:	460b      	mov	r3, r1
 80041fe:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004200:	7afb      	ldrb	r3, [r7, #11]
 8004202:	f003 020f 	and.w	r2, r3, #15
 8004206:	4613      	mov	r3, r2
 8004208:	00db      	lsls	r3, r3, #3
 800420a:	4413      	add	r3, r2
 800420c:	009b      	lsls	r3, r3, #2
 800420e:	3338      	adds	r3, #56	; 0x38
 8004210:	68fa      	ldr	r2, [r7, #12]
 8004212:	4413      	add	r3, r2
 8004214:	3304      	adds	r3, #4
 8004216:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	683a      	ldr	r2, [r7, #0]
 8004222:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	2200      	movs	r2, #0
 8004228:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	2201      	movs	r2, #1
 800422e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004230:	7afb      	ldrb	r3, [r7, #11]
 8004232:	f003 030f 	and.w	r3, r3, #15
 8004236:	b2da      	uxtb	r2, r3
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	691b      	ldr	r3, [r3, #16]
 8004240:	2b01      	cmp	r3, #1
 8004242:	d102      	bne.n	800424a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004244:	687a      	ldr	r2, [r7, #4]
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800424a:	7afb      	ldrb	r3, [r7, #11]
 800424c:	f003 030f 	and.w	r3, r3, #15
 8004250:	2b00      	cmp	r3, #0
 8004252:	d109      	bne.n	8004268 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6818      	ldr	r0, [r3, #0]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	691b      	ldr	r3, [r3, #16]
 800425c:	b2db      	uxtb	r3, r3
 800425e:	461a      	mov	r2, r3
 8004260:	6979      	ldr	r1, [r7, #20]
 8004262:	f004 f865 	bl	8008330 <USB_EP0StartXfer>
 8004266:	e008      	b.n	800427a <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6818      	ldr	r0, [r3, #0]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	691b      	ldr	r3, [r3, #16]
 8004270:	b2db      	uxtb	r3, r3
 8004272:	461a      	mov	r2, r3
 8004274:	6979      	ldr	r1, [r7, #20]
 8004276:	f003 fe13 	bl	8007ea0 <USB_EPStartXfer>
  }

  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	4618      	mov	r0, r3
 800427e:	3718      	adds	r7, #24
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}

08004284 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	460b      	mov	r3, r1
 800428e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004290:	78fb      	ldrb	r3, [r7, #3]
 8004292:	f003 020f 	and.w	r2, r3, #15
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	429a      	cmp	r2, r3
 800429c:	d901      	bls.n	80042a2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e050      	b.n	8004344 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80042a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	da0f      	bge.n	80042ca <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042aa:	78fb      	ldrb	r3, [r7, #3]
 80042ac:	f003 020f 	and.w	r2, r3, #15
 80042b0:	4613      	mov	r3, r2
 80042b2:	00db      	lsls	r3, r3, #3
 80042b4:	4413      	add	r3, r2
 80042b6:	009b      	lsls	r3, r3, #2
 80042b8:	3338      	adds	r3, #56	; 0x38
 80042ba:	687a      	ldr	r2, [r7, #4]
 80042bc:	4413      	add	r3, r2
 80042be:	3304      	adds	r3, #4
 80042c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2201      	movs	r2, #1
 80042c6:	705a      	strb	r2, [r3, #1]
 80042c8:	e00d      	b.n	80042e6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80042ca:	78fa      	ldrb	r2, [r7, #3]
 80042cc:	4613      	mov	r3, r2
 80042ce:	00db      	lsls	r3, r3, #3
 80042d0:	4413      	add	r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80042d8:	687a      	ldr	r2, [r7, #4]
 80042da:	4413      	add	r3, r2
 80042dc:	3304      	adds	r3, #4
 80042de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2200      	movs	r2, #0
 80042e4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2201      	movs	r2, #1
 80042ea:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80042ec:	78fb      	ldrb	r3, [r7, #3]
 80042ee:	f003 030f 	and.w	r3, r3, #15
 80042f2:	b2da      	uxtb	r2, r3
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d101      	bne.n	8004306 <HAL_PCD_EP_SetStall+0x82>
 8004302:	2302      	movs	r3, #2
 8004304:	e01e      	b.n	8004344 <HAL_PCD_EP_SetStall+0xc0>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2201      	movs	r2, #1
 800430a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	68f9      	ldr	r1, [r7, #12]
 8004314:	4618      	mov	r0, r3
 8004316:	f004 faa3 	bl	8008860 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800431a:	78fb      	ldrb	r3, [r7, #3]
 800431c:	f003 030f 	and.w	r3, r3, #15
 8004320:	2b00      	cmp	r3, #0
 8004322:	d10a      	bne.n	800433a <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6818      	ldr	r0, [r3, #0]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	691b      	ldr	r3, [r3, #16]
 800432c:	b2d9      	uxtb	r1, r3
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004334:	461a      	mov	r2, r3
 8004336:	f004 fc93 	bl	8008c60 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2200      	movs	r2, #0
 800433e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004342:	2300      	movs	r3, #0
}
 8004344:	4618      	mov	r0, r3
 8004346:	3710      	adds	r7, #16
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}

0800434c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b084      	sub	sp, #16
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
 8004354:	460b      	mov	r3, r1
 8004356:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004358:	78fb      	ldrb	r3, [r7, #3]
 800435a:	f003 020f 	and.w	r2, r3, #15
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	429a      	cmp	r2, r3
 8004364:	d901      	bls.n	800436a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	e042      	b.n	80043f0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800436a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800436e:	2b00      	cmp	r3, #0
 8004370:	da0f      	bge.n	8004392 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004372:	78fb      	ldrb	r3, [r7, #3]
 8004374:	f003 020f 	and.w	r2, r3, #15
 8004378:	4613      	mov	r3, r2
 800437a:	00db      	lsls	r3, r3, #3
 800437c:	4413      	add	r3, r2
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	3338      	adds	r3, #56	; 0x38
 8004382:	687a      	ldr	r2, [r7, #4]
 8004384:	4413      	add	r3, r2
 8004386:	3304      	adds	r3, #4
 8004388:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2201      	movs	r2, #1
 800438e:	705a      	strb	r2, [r3, #1]
 8004390:	e00f      	b.n	80043b2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004392:	78fb      	ldrb	r3, [r7, #3]
 8004394:	f003 020f 	and.w	r2, r3, #15
 8004398:	4613      	mov	r3, r2
 800439a:	00db      	lsls	r3, r3, #3
 800439c:	4413      	add	r3, r2
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80043a4:	687a      	ldr	r2, [r7, #4]
 80043a6:	4413      	add	r3, r2
 80043a8:	3304      	adds	r3, #4
 80043aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2200      	movs	r2, #0
 80043b0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2200      	movs	r2, #0
 80043b6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80043b8:	78fb      	ldrb	r3, [r7, #3]
 80043ba:	f003 030f 	and.w	r3, r3, #15
 80043be:	b2da      	uxtb	r2, r3
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	d101      	bne.n	80043d2 <HAL_PCD_EP_ClrStall+0x86>
 80043ce:	2302      	movs	r3, #2
 80043d0:	e00e      	b.n	80043f0 <HAL_PCD_EP_ClrStall+0xa4>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2201      	movs	r2, #1
 80043d6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	68f9      	ldr	r1, [r7, #12]
 80043e0:	4618      	mov	r0, r3
 80043e2:	f004 faab 	bl	800893c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80043ee:	2300      	movs	r3, #0
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3710      	adds	r7, #16
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}

080043f8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b084      	sub	sp, #16
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	460b      	mov	r3, r1
 8004402:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004404:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004408:	2b00      	cmp	r3, #0
 800440a:	da0c      	bge.n	8004426 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800440c:	78fb      	ldrb	r3, [r7, #3]
 800440e:	f003 020f 	and.w	r2, r3, #15
 8004412:	4613      	mov	r3, r2
 8004414:	00db      	lsls	r3, r3, #3
 8004416:	4413      	add	r3, r2
 8004418:	009b      	lsls	r3, r3, #2
 800441a:	3338      	adds	r3, #56	; 0x38
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	4413      	add	r3, r2
 8004420:	3304      	adds	r3, #4
 8004422:	60fb      	str	r3, [r7, #12]
 8004424:	e00c      	b.n	8004440 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004426:	78fb      	ldrb	r3, [r7, #3]
 8004428:	f003 020f 	and.w	r2, r3, #15
 800442c:	4613      	mov	r3, r2
 800442e:	00db      	lsls	r3, r3, #3
 8004430:	4413      	add	r3, r2
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004438:	687a      	ldr	r2, [r7, #4]
 800443a:	4413      	add	r3, r2
 800443c:	3304      	adds	r3, #4
 800443e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	68f9      	ldr	r1, [r7, #12]
 8004446:	4618      	mov	r0, r3
 8004448:	f004 f8ca 	bl	80085e0 <USB_EPStopXfer>
 800444c:	4603      	mov	r3, r0
 800444e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004450:	7afb      	ldrb	r3, [r7, #11]
}
 8004452:	4618      	mov	r0, r3
 8004454:	3710      	adds	r7, #16
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}

0800445a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800445a:	b580      	push	{r7, lr}
 800445c:	b08a      	sub	sp, #40	; 0x28
 800445e:	af02      	add	r7, sp, #8
 8004460:	6078      	str	r0, [r7, #4]
 8004462:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800446e:	683a      	ldr	r2, [r7, #0]
 8004470:	4613      	mov	r3, r2
 8004472:	00db      	lsls	r3, r3, #3
 8004474:	4413      	add	r3, r2
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	3338      	adds	r3, #56	; 0x38
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	4413      	add	r3, r2
 800447e:	3304      	adds	r3, #4
 8004480:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	6a1a      	ldr	r2, [r3, #32]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	699b      	ldr	r3, [r3, #24]
 800448a:	429a      	cmp	r2, r3
 800448c:	d901      	bls.n	8004492 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e06c      	b.n	800456c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	699a      	ldr	r2, [r3, #24]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6a1b      	ldr	r3, [r3, #32]
 800449a:	1ad3      	subs	r3, r2, r3
 800449c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	68db      	ldr	r3, [r3, #12]
 80044a2:	69fa      	ldr	r2, [r7, #28]
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d902      	bls.n	80044ae <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80044ae:	69fb      	ldr	r3, [r7, #28]
 80044b0:	3303      	adds	r3, #3
 80044b2:	089b      	lsrs	r3, r3, #2
 80044b4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80044b6:	e02b      	b.n	8004510 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	699a      	ldr	r2, [r3, #24]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6a1b      	ldr	r3, [r3, #32]
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	68db      	ldr	r3, [r3, #12]
 80044c8:	69fa      	ldr	r2, [r7, #28]
 80044ca:	429a      	cmp	r2, r3
 80044cc:	d902      	bls.n	80044d4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	68db      	ldr	r3, [r3, #12]
 80044d2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80044d4:	69fb      	ldr	r3, [r7, #28]
 80044d6:	3303      	adds	r3, #3
 80044d8:	089b      	lsrs	r3, r3, #2
 80044da:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6919      	ldr	r1, [r3, #16]
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	b2da      	uxtb	r2, r3
 80044e4:	69fb      	ldr	r3, [r7, #28]
 80044e6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	9300      	str	r3, [sp, #0]
 80044f0:	4603      	mov	r3, r0
 80044f2:	6978      	ldr	r0, [r7, #20]
 80044f4:	f004 f91e 	bl	8008734 <USB_WritePacket>

    ep->xfer_buff  += len;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	691a      	ldr	r2, [r3, #16]
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	441a      	add	r2, r3
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6a1a      	ldr	r2, [r3, #32]
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	441a      	add	r2, r3
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	015a      	lsls	r2, r3, #5
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	4413      	add	r3, r2
 8004518:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800451c:	699b      	ldr	r3, [r3, #24]
 800451e:	b29b      	uxth	r3, r3
 8004520:	69ba      	ldr	r2, [r7, #24]
 8004522:	429a      	cmp	r2, r3
 8004524:	d809      	bhi.n	800453a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6a1a      	ldr	r2, [r3, #32]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800452e:	429a      	cmp	r2, r3
 8004530:	d203      	bcs.n	800453a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	699b      	ldr	r3, [r3, #24]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d1be      	bne.n	80044b8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	699a      	ldr	r2, [r3, #24]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6a1b      	ldr	r3, [r3, #32]
 8004542:	429a      	cmp	r2, r3
 8004544:	d811      	bhi.n	800456a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	f003 030f 	and.w	r3, r3, #15
 800454c:	2201      	movs	r2, #1
 800454e:	fa02 f303 	lsl.w	r3, r2, r3
 8004552:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800455a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	43db      	mvns	r3, r3
 8004560:	6939      	ldr	r1, [r7, #16]
 8004562:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004566:	4013      	ands	r3, r2
 8004568:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800456a:	2300      	movs	r3, #0
}
 800456c:	4618      	mov	r0, r3
 800456e:	3720      	adds	r7, #32
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}

08004574 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b088      	sub	sp, #32
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	333c      	adds	r3, #60	; 0x3c
 800458c:	3304      	adds	r3, #4
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	015a      	lsls	r2, r3, #5
 8004596:	69bb      	ldr	r3, [r7, #24]
 8004598:	4413      	add	r3, r2
 800459a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	691b      	ldr	r3, [r3, #16]
 80045a6:	2b01      	cmp	r3, #1
 80045a8:	d17b      	bne.n	80046a2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	f003 0308 	and.w	r3, r3, #8
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d015      	beq.n	80045e0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	4a61      	ldr	r2, [pc, #388]	; (800473c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	f240 80b9 	bls.w	8004730 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	f000 80b3 	beq.w	8004730 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	015a      	lsls	r2, r3, #5
 80045ce:	69bb      	ldr	r3, [r7, #24]
 80045d0:	4413      	add	r3, r2
 80045d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045d6:	461a      	mov	r2, r3
 80045d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045dc:	6093      	str	r3, [r2, #8]
 80045de:	e0a7      	b.n	8004730 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	f003 0320 	and.w	r3, r3, #32
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d009      	beq.n	80045fe <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	015a      	lsls	r2, r3, #5
 80045ee:	69bb      	ldr	r3, [r7, #24]
 80045f0:	4413      	add	r3, r2
 80045f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045f6:	461a      	mov	r2, r3
 80045f8:	2320      	movs	r3, #32
 80045fa:	6093      	str	r3, [r2, #8]
 80045fc:	e098      	b.n	8004730 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004604:	2b00      	cmp	r3, #0
 8004606:	f040 8093 	bne.w	8004730 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	4a4b      	ldr	r2, [pc, #300]	; (800473c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d90f      	bls.n	8004632 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004618:	2b00      	cmp	r3, #0
 800461a:	d00a      	beq.n	8004632 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	015a      	lsls	r2, r3, #5
 8004620:	69bb      	ldr	r3, [r7, #24]
 8004622:	4413      	add	r3, r2
 8004624:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004628:	461a      	mov	r2, r3
 800462a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800462e:	6093      	str	r3, [r2, #8]
 8004630:	e07e      	b.n	8004730 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004632:	683a      	ldr	r2, [r7, #0]
 8004634:	4613      	mov	r3, r2
 8004636:	00db      	lsls	r3, r3, #3
 8004638:	4413      	add	r3, r2
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004640:	687a      	ldr	r2, [r7, #4]
 8004642:	4413      	add	r3, r2
 8004644:	3304      	adds	r3, #4
 8004646:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	69da      	ldr	r2, [r3, #28]
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	0159      	lsls	r1, r3, #5
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	440b      	add	r3, r1
 8004654:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800465e:	1ad2      	subs	r2, r2, r3
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d114      	bne.n	8004694 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	699b      	ldr	r3, [r3, #24]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d109      	bne.n	8004686 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6818      	ldr	r0, [r3, #0]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800467c:	461a      	mov	r2, r3
 800467e:	2101      	movs	r1, #1
 8004680:	f004 faee 	bl	8008c60 <USB_EP0_OutStart>
 8004684:	e006      	b.n	8004694 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	691a      	ldr	r2, [r3, #16]
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6a1b      	ldr	r3, [r3, #32]
 800468e:	441a      	add	r2, r3
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	b2db      	uxtb	r3, r3
 8004698:	4619      	mov	r1, r3
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f009 fe5a 	bl	800e354 <HAL_PCD_DataOutStageCallback>
 80046a0:	e046      	b.n	8004730 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	4a26      	ldr	r2, [pc, #152]	; (8004740 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d124      	bne.n	80046f4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d00a      	beq.n	80046ca <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	015a      	lsls	r2, r3, #5
 80046b8:	69bb      	ldr	r3, [r7, #24]
 80046ba:	4413      	add	r3, r2
 80046bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046c0:	461a      	mov	r2, r3
 80046c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046c6:	6093      	str	r3, [r2, #8]
 80046c8:	e032      	b.n	8004730 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	f003 0320 	and.w	r3, r3, #32
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d008      	beq.n	80046e6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	015a      	lsls	r2, r3, #5
 80046d8:	69bb      	ldr	r3, [r7, #24]
 80046da:	4413      	add	r3, r2
 80046dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046e0:	461a      	mov	r2, r3
 80046e2:	2320      	movs	r3, #32
 80046e4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	b2db      	uxtb	r3, r3
 80046ea:	4619      	mov	r1, r3
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f009 fe31 	bl	800e354 <HAL_PCD_DataOutStageCallback>
 80046f2:	e01d      	b.n	8004730 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d114      	bne.n	8004724 <PCD_EP_OutXfrComplete_int+0x1b0>
 80046fa:	6879      	ldr	r1, [r7, #4]
 80046fc:	683a      	ldr	r2, [r7, #0]
 80046fe:	4613      	mov	r3, r2
 8004700:	00db      	lsls	r3, r3, #3
 8004702:	4413      	add	r3, r2
 8004704:	009b      	lsls	r3, r3, #2
 8004706:	440b      	add	r3, r1
 8004708:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d108      	bne.n	8004724 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6818      	ldr	r0, [r3, #0]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800471c:	461a      	mov	r2, r3
 800471e:	2100      	movs	r1, #0
 8004720:	f004 fa9e 	bl	8008c60 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	b2db      	uxtb	r3, r3
 8004728:	4619      	mov	r1, r3
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f009 fe12 	bl	800e354 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004730:	2300      	movs	r3, #0
}
 8004732:	4618      	mov	r0, r3
 8004734:	3720      	adds	r7, #32
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	4f54300a 	.word	0x4f54300a
 8004740:	4f54310a 	.word	0x4f54310a

08004744 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b086      	sub	sp, #24
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	333c      	adds	r3, #60	; 0x3c
 800475c:	3304      	adds	r3, #4
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	015a      	lsls	r2, r3, #5
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	4413      	add	r3, r2
 800476a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	4a15      	ldr	r2, [pc, #84]	; (80047cc <PCD_EP_OutSetupPacket_int+0x88>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d90e      	bls.n	8004798 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004780:	2b00      	cmp	r3, #0
 8004782:	d009      	beq.n	8004798 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	015a      	lsls	r2, r3, #5
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	4413      	add	r3, r2
 800478c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004790:	461a      	mov	r2, r3
 8004792:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004796:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004798:	6878      	ldr	r0, [r7, #4]
 800479a:	f009 fdc9 	bl	800e330 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	4a0a      	ldr	r2, [pc, #40]	; (80047cc <PCD_EP_OutSetupPacket_int+0x88>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d90c      	bls.n	80047c0 <PCD_EP_OutSetupPacket_int+0x7c>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	691b      	ldr	r3, [r3, #16]
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d108      	bne.n	80047c0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6818      	ldr	r0, [r3, #0]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80047b8:	461a      	mov	r2, r3
 80047ba:	2101      	movs	r1, #1
 80047bc:	f004 fa50 	bl	8008c60 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80047c0:	2300      	movs	r3, #0
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	3718      	adds	r7, #24
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	bf00      	nop
 80047cc:	4f54300a 	.word	0x4f54300a

080047d0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b085      	sub	sp, #20
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	460b      	mov	r3, r1
 80047da:	70fb      	strb	r3, [r7, #3]
 80047dc:	4613      	mov	r3, r2
 80047de:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80047e8:	78fb      	ldrb	r3, [r7, #3]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d107      	bne.n	80047fe <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80047ee:	883b      	ldrh	r3, [r7, #0]
 80047f0:	0419      	lsls	r1, r3, #16
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	68ba      	ldr	r2, [r7, #8]
 80047f8:	430a      	orrs	r2, r1
 80047fa:	629a      	str	r2, [r3, #40]	; 0x28
 80047fc:	e028      	b.n	8004850 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004804:	0c1b      	lsrs	r3, r3, #16
 8004806:	68ba      	ldr	r2, [r7, #8]
 8004808:	4413      	add	r3, r2
 800480a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800480c:	2300      	movs	r3, #0
 800480e:	73fb      	strb	r3, [r7, #15]
 8004810:	e00d      	b.n	800482e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	7bfb      	ldrb	r3, [r7, #15]
 8004818:	3340      	adds	r3, #64	; 0x40
 800481a:	009b      	lsls	r3, r3, #2
 800481c:	4413      	add	r3, r2
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	0c1b      	lsrs	r3, r3, #16
 8004822:	68ba      	ldr	r2, [r7, #8]
 8004824:	4413      	add	r3, r2
 8004826:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004828:	7bfb      	ldrb	r3, [r7, #15]
 800482a:	3301      	adds	r3, #1
 800482c:	73fb      	strb	r3, [r7, #15]
 800482e:	7bfa      	ldrb	r2, [r7, #15]
 8004830:	78fb      	ldrb	r3, [r7, #3]
 8004832:	3b01      	subs	r3, #1
 8004834:	429a      	cmp	r2, r3
 8004836:	d3ec      	bcc.n	8004812 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004838:	883b      	ldrh	r3, [r7, #0]
 800483a:	0418      	lsls	r0, r3, #16
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6819      	ldr	r1, [r3, #0]
 8004840:	78fb      	ldrb	r3, [r7, #3]
 8004842:	3b01      	subs	r3, #1
 8004844:	68ba      	ldr	r2, [r7, #8]
 8004846:	4302      	orrs	r2, r0
 8004848:	3340      	adds	r3, #64	; 0x40
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	440b      	add	r3, r1
 800484e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004850:	2300      	movs	r3, #0
}
 8004852:	4618      	mov	r0, r3
 8004854:	3714      	adds	r7, #20
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr

0800485e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800485e:	b480      	push	{r7}
 8004860:	b083      	sub	sp, #12
 8004862:	af00      	add	r7, sp, #0
 8004864:	6078      	str	r0, [r7, #4]
 8004866:	460b      	mov	r3, r1
 8004868:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	887a      	ldrh	r2, [r7, #2]
 8004870:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004872:	2300      	movs	r3, #0
}
 8004874:	4618      	mov	r0, r3
 8004876:	370c      	adds	r7, #12
 8004878:	46bd      	mov	sp, r7
 800487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487e:	4770      	bx	lr

08004880 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004880:	b480      	push	{r7}
 8004882:	b083      	sub	sp, #12
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	460b      	mov	r3, r1
 800488a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800488c:	bf00      	nop
 800488e:	370c      	adds	r7, #12
 8004890:	46bd      	mov	sp, r7
 8004892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004896:	4770      	bx	lr

08004898 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b086      	sub	sp, #24
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d101      	bne.n	80048aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e314      	b.n	8004ed4 <HAL_RCC_OscConfig+0x63c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	2b0f      	cmp	r3, #15
 80048b0:	d903      	bls.n	80048ba <HAL_RCC_OscConfig+0x22>
 80048b2:	21e6      	movs	r1, #230	; 0xe6
 80048b4:	4897      	ldr	r0, [pc, #604]	; (8004b14 <HAL_RCC_OscConfig+0x27c>)
 80048b6:	f7fc fc4b 	bl	8001150 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 0301 	and.w	r3, r3, #1
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	f000 8088 	beq.w	80049d8 <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d00d      	beq.n	80048ec <HAL_RCC_OscConfig+0x54>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048d8:	d008      	beq.n	80048ec <HAL_RCC_OscConfig+0x54>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048e2:	d003      	beq.n	80048ec <HAL_RCC_OscConfig+0x54>
 80048e4:	21eb      	movs	r1, #235	; 0xeb
 80048e6:	488b      	ldr	r0, [pc, #556]	; (8004b14 <HAL_RCC_OscConfig+0x27c>)
 80048e8:	f7fc fc32 	bl	8001150 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80048ec:	4b8a      	ldr	r3, [pc, #552]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	f003 030c 	and.w	r3, r3, #12
 80048f4:	2b04      	cmp	r3, #4
 80048f6:	d00c      	beq.n	8004912 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048f8:	4b87      	ldr	r3, [pc, #540]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004900:	2b08      	cmp	r3, #8
 8004902:	d112      	bne.n	800492a <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004904:	4b84      	ldr	r3, [pc, #528]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800490c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004910:	d10b      	bne.n	800492a <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004912:	4b81      	ldr	r3, [pc, #516]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800491a:	2b00      	cmp	r3, #0
 800491c:	d05b      	beq.n	80049d6 <HAL_RCC_OscConfig+0x13e>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d157      	bne.n	80049d6 <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e2d4      	b.n	8004ed4 <HAL_RCC_OscConfig+0x63c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004932:	d106      	bne.n	8004942 <HAL_RCC_OscConfig+0xaa>
 8004934:	4b78      	ldr	r3, [pc, #480]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4a77      	ldr	r2, [pc, #476]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 800493a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800493e:	6013      	str	r3, [r2, #0]
 8004940:	e01d      	b.n	800497e <HAL_RCC_OscConfig+0xe6>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800494a:	d10c      	bne.n	8004966 <HAL_RCC_OscConfig+0xce>
 800494c:	4b72      	ldr	r3, [pc, #456]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a71      	ldr	r2, [pc, #452]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 8004952:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004956:	6013      	str	r3, [r2, #0]
 8004958:	4b6f      	ldr	r3, [pc, #444]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a6e      	ldr	r2, [pc, #440]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 800495e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004962:	6013      	str	r3, [r2, #0]
 8004964:	e00b      	b.n	800497e <HAL_RCC_OscConfig+0xe6>
 8004966:	4b6c      	ldr	r3, [pc, #432]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a6b      	ldr	r2, [pc, #428]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 800496c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004970:	6013      	str	r3, [r2, #0]
 8004972:	4b69      	ldr	r3, [pc, #420]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a68      	ldr	r2, [pc, #416]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 8004978:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800497c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d013      	beq.n	80049ae <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004986:	f7fd fa93 	bl	8001eb0 <HAL_GetTick>
 800498a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800498c:	e008      	b.n	80049a0 <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800498e:	f7fd fa8f 	bl	8001eb0 <HAL_GetTick>
 8004992:	4602      	mov	r2, r0
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	1ad3      	subs	r3, r2, r3
 8004998:	2b64      	cmp	r3, #100	; 0x64
 800499a:	d901      	bls.n	80049a0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800499c:	2303      	movs	r3, #3
 800499e:	e299      	b.n	8004ed4 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049a0:	4b5d      	ldr	r3, [pc, #372]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d0f0      	beq.n	800498e <HAL_RCC_OscConfig+0xf6>
 80049ac:	e014      	b.n	80049d8 <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049ae:	f7fd fa7f 	bl	8001eb0 <HAL_GetTick>
 80049b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049b4:	e008      	b.n	80049c8 <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80049b6:	f7fd fa7b 	bl	8001eb0 <HAL_GetTick>
 80049ba:	4602      	mov	r2, r0
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	1ad3      	subs	r3, r2, r3
 80049c0:	2b64      	cmp	r3, #100	; 0x64
 80049c2:	d901      	bls.n	80049c8 <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 80049c4:	2303      	movs	r3, #3
 80049c6:	e285      	b.n	8004ed4 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049c8:	4b53      	ldr	r3, [pc, #332]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d1f0      	bne.n	80049b6 <HAL_RCC_OscConfig+0x11e>
 80049d4:	e000      	b.n	80049d8 <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049d6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 0302 	and.w	r3, r3, #2
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d079      	beq.n	8004ad8 <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d008      	beq.n	80049fe <HAL_RCC_OscConfig+0x166>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d004      	beq.n	80049fe <HAL_RCC_OscConfig+0x166>
 80049f4:	f240 111d 	movw	r1, #285	; 0x11d
 80049f8:	4846      	ldr	r0, [pc, #280]	; (8004b14 <HAL_RCC_OscConfig+0x27c>)
 80049fa:	f7fc fba9 	bl	8001150 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	691b      	ldr	r3, [r3, #16]
 8004a02:	2b1f      	cmp	r3, #31
 8004a04:	d904      	bls.n	8004a10 <HAL_RCC_OscConfig+0x178>
 8004a06:	f44f 718f 	mov.w	r1, #286	; 0x11e
 8004a0a:	4842      	ldr	r0, [pc, #264]	; (8004b14 <HAL_RCC_OscConfig+0x27c>)
 8004a0c:	f7fc fba0 	bl	8001150 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a10:	4b41      	ldr	r3, [pc, #260]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	f003 030c 	and.w	r3, r3, #12
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d00b      	beq.n	8004a34 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a1c:	4b3e      	ldr	r3, [pc, #248]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a24:	2b08      	cmp	r3, #8
 8004a26:	d11c      	bne.n	8004a62 <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a28:	4b3b      	ldr	r3, [pc, #236]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d116      	bne.n	8004a62 <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a34:	4b38      	ldr	r3, [pc, #224]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 0302 	and.w	r3, r3, #2
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d005      	beq.n	8004a4c <HAL_RCC_OscConfig+0x1b4>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	68db      	ldr	r3, [r3, #12]
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d001      	beq.n	8004a4c <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e243      	b.n	8004ed4 <HAL_RCC_OscConfig+0x63c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a4c:	4b32      	ldr	r3, [pc, #200]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	691b      	ldr	r3, [r3, #16]
 8004a58:	00db      	lsls	r3, r3, #3
 8004a5a:	492f      	ldr	r1, [pc, #188]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a60:	e03a      	b.n	8004ad8 <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	68db      	ldr	r3, [r3, #12]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d020      	beq.n	8004aac <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a6a:	4b2c      	ldr	r3, [pc, #176]	; (8004b1c <HAL_RCC_OscConfig+0x284>)
 8004a6c:	2201      	movs	r2, #1
 8004a6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a70:	f7fd fa1e 	bl	8001eb0 <HAL_GetTick>
 8004a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a76:	e008      	b.n	8004a8a <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a78:	f7fd fa1a 	bl	8001eb0 <HAL_GetTick>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	2b02      	cmp	r3, #2
 8004a84:	d901      	bls.n	8004a8a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004a86:	2303      	movs	r3, #3
 8004a88:	e224      	b.n	8004ed4 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a8a:	4b23      	ldr	r3, [pc, #140]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0302 	and.w	r3, r3, #2
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d0f0      	beq.n	8004a78 <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a96:	4b20      	ldr	r3, [pc, #128]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	00db      	lsls	r3, r3, #3
 8004aa4:	491c      	ldr	r1, [pc, #112]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	600b      	str	r3, [r1, #0]
 8004aaa:	e015      	b.n	8004ad8 <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004aac:	4b1b      	ldr	r3, [pc, #108]	; (8004b1c <HAL_RCC_OscConfig+0x284>)
 8004aae:	2200      	movs	r2, #0
 8004ab0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ab2:	f7fd f9fd 	bl	8001eb0 <HAL_GetTick>
 8004ab6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ab8:	e008      	b.n	8004acc <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004aba:	f7fd f9f9 	bl	8001eb0 <HAL_GetTick>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	1ad3      	subs	r3, r2, r3
 8004ac4:	2b02      	cmp	r3, #2
 8004ac6:	d901      	bls.n	8004acc <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8004ac8:	2303      	movs	r3, #3
 8004aca:	e203      	b.n	8004ed4 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004acc:	4b12      	ldr	r3, [pc, #72]	; (8004b18 <HAL_RCC_OscConfig+0x280>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f003 0302 	and.w	r3, r3, #2
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d1f0      	bne.n	8004aba <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f003 0308 	and.w	r3, r3, #8
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d045      	beq.n	8004b70 <HAL_RCC_OscConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	695b      	ldr	r3, [r3, #20]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d008      	beq.n	8004afe <HAL_RCC_OscConfig+0x266>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	695b      	ldr	r3, [r3, #20]
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d004      	beq.n	8004afe <HAL_RCC_OscConfig+0x266>
 8004af4:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8004af8:	4806      	ldr	r0, [pc, #24]	; (8004b14 <HAL_RCC_OscConfig+0x27c>)
 8004afa:	f7fc fb29 	bl	8001150 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d01e      	beq.n	8004b44 <HAL_RCC_OscConfig+0x2ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b06:	4b06      	ldr	r3, [pc, #24]	; (8004b20 <HAL_RCC_OscConfig+0x288>)
 8004b08:	2201      	movs	r2, #1
 8004b0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b0c:	f7fd f9d0 	bl	8001eb0 <HAL_GetTick>
 8004b10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b12:	e010      	b.n	8004b36 <HAL_RCC_OscConfig+0x29e>
 8004b14:	0800ffa4 	.word	0x0800ffa4
 8004b18:	40023800 	.word	0x40023800
 8004b1c:	42470000 	.word	0x42470000
 8004b20:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b24:	f7fd f9c4 	bl	8001eb0 <HAL_GetTick>
 8004b28:	4602      	mov	r2, r0
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	1ad3      	subs	r3, r2, r3
 8004b2e:	2b02      	cmp	r3, #2
 8004b30:	d901      	bls.n	8004b36 <HAL_RCC_OscConfig+0x29e>
        {
          return HAL_TIMEOUT;
 8004b32:	2303      	movs	r3, #3
 8004b34:	e1ce      	b.n	8004ed4 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b36:	4b5e      	ldr	r3, [pc, #376]	; (8004cb0 <HAL_RCC_OscConfig+0x418>)
 8004b38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b3a:	f003 0302 	and.w	r3, r3, #2
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d0f0      	beq.n	8004b24 <HAL_RCC_OscConfig+0x28c>
 8004b42:	e015      	b.n	8004b70 <HAL_RCC_OscConfig+0x2d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b44:	4b5b      	ldr	r3, [pc, #364]	; (8004cb4 <HAL_RCC_OscConfig+0x41c>)
 8004b46:	2200      	movs	r2, #0
 8004b48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b4a:	f7fd f9b1 	bl	8001eb0 <HAL_GetTick>
 8004b4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b50:	e008      	b.n	8004b64 <HAL_RCC_OscConfig+0x2cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b52:	f7fd f9ad 	bl	8001eb0 <HAL_GetTick>
 8004b56:	4602      	mov	r2, r0
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	1ad3      	subs	r3, r2, r3
 8004b5c:	2b02      	cmp	r3, #2
 8004b5e:	d901      	bls.n	8004b64 <HAL_RCC_OscConfig+0x2cc>
        {
          return HAL_TIMEOUT;
 8004b60:	2303      	movs	r3, #3
 8004b62:	e1b7      	b.n	8004ed4 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b64:	4b52      	ldr	r3, [pc, #328]	; (8004cb0 <HAL_RCC_OscConfig+0x418>)
 8004b66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b68:	f003 0302 	and.w	r3, r3, #2
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d1f0      	bne.n	8004b52 <HAL_RCC_OscConfig+0x2ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 0304 	and.w	r3, r3, #4
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	f000 80b0 	beq.w	8004cde <HAL_RCC_OscConfig+0x446>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d00c      	beq.n	8004ba4 <HAL_RCC_OscConfig+0x30c>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d008      	beq.n	8004ba4 <HAL_RCC_OscConfig+0x30c>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	2b05      	cmp	r3, #5
 8004b98:	d004      	beq.n	8004ba4 <HAL_RCC_OscConfig+0x30c>
 8004b9a:	f44f 71c5 	mov.w	r1, #394	; 0x18a
 8004b9e:	4846      	ldr	r0, [pc, #280]	; (8004cb8 <HAL_RCC_OscConfig+0x420>)
 8004ba0:	f7fc fad6 	bl	8001150 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ba4:	4b42      	ldr	r3, [pc, #264]	; (8004cb0 <HAL_RCC_OscConfig+0x418>)
 8004ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d10f      	bne.n	8004bd0 <HAL_RCC_OscConfig+0x338>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	60bb      	str	r3, [r7, #8]
 8004bb4:	4b3e      	ldr	r3, [pc, #248]	; (8004cb0 <HAL_RCC_OscConfig+0x418>)
 8004bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb8:	4a3d      	ldr	r2, [pc, #244]	; (8004cb0 <HAL_RCC_OscConfig+0x418>)
 8004bba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bbe:	6413      	str	r3, [r2, #64]	; 0x40
 8004bc0:	4b3b      	ldr	r3, [pc, #236]	; (8004cb0 <HAL_RCC_OscConfig+0x418>)
 8004bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bc8:	60bb      	str	r3, [r7, #8]
 8004bca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bd0:	4b3a      	ldr	r3, [pc, #232]	; (8004cbc <HAL_RCC_OscConfig+0x424>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d118      	bne.n	8004c0e <HAL_RCC_OscConfig+0x376>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004bdc:	4b37      	ldr	r3, [pc, #220]	; (8004cbc <HAL_RCC_OscConfig+0x424>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a36      	ldr	r2, [pc, #216]	; (8004cbc <HAL_RCC_OscConfig+0x424>)
 8004be2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004be6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004be8:	f7fd f962 	bl	8001eb0 <HAL_GetTick>
 8004bec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bee:	e008      	b.n	8004c02 <HAL_RCC_OscConfig+0x36a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bf0:	f7fd f95e 	bl	8001eb0 <HAL_GetTick>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	2b02      	cmp	r3, #2
 8004bfc:	d901      	bls.n	8004c02 <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	e168      	b.n	8004ed4 <HAL_RCC_OscConfig+0x63c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c02:	4b2e      	ldr	r3, [pc, #184]	; (8004cbc <HAL_RCC_OscConfig+0x424>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d0f0      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x358>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d106      	bne.n	8004c24 <HAL_RCC_OscConfig+0x38c>
 8004c16:	4b26      	ldr	r3, [pc, #152]	; (8004cb0 <HAL_RCC_OscConfig+0x418>)
 8004c18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c1a:	4a25      	ldr	r2, [pc, #148]	; (8004cb0 <HAL_RCC_OscConfig+0x418>)
 8004c1c:	f043 0301 	orr.w	r3, r3, #1
 8004c20:	6713      	str	r3, [r2, #112]	; 0x70
 8004c22:	e01c      	b.n	8004c5e <HAL_RCC_OscConfig+0x3c6>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	2b05      	cmp	r3, #5
 8004c2a:	d10c      	bne.n	8004c46 <HAL_RCC_OscConfig+0x3ae>
 8004c2c:	4b20      	ldr	r3, [pc, #128]	; (8004cb0 <HAL_RCC_OscConfig+0x418>)
 8004c2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c30:	4a1f      	ldr	r2, [pc, #124]	; (8004cb0 <HAL_RCC_OscConfig+0x418>)
 8004c32:	f043 0304 	orr.w	r3, r3, #4
 8004c36:	6713      	str	r3, [r2, #112]	; 0x70
 8004c38:	4b1d      	ldr	r3, [pc, #116]	; (8004cb0 <HAL_RCC_OscConfig+0x418>)
 8004c3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c3c:	4a1c      	ldr	r2, [pc, #112]	; (8004cb0 <HAL_RCC_OscConfig+0x418>)
 8004c3e:	f043 0301 	orr.w	r3, r3, #1
 8004c42:	6713      	str	r3, [r2, #112]	; 0x70
 8004c44:	e00b      	b.n	8004c5e <HAL_RCC_OscConfig+0x3c6>
 8004c46:	4b1a      	ldr	r3, [pc, #104]	; (8004cb0 <HAL_RCC_OscConfig+0x418>)
 8004c48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c4a:	4a19      	ldr	r2, [pc, #100]	; (8004cb0 <HAL_RCC_OscConfig+0x418>)
 8004c4c:	f023 0301 	bic.w	r3, r3, #1
 8004c50:	6713      	str	r3, [r2, #112]	; 0x70
 8004c52:	4b17      	ldr	r3, [pc, #92]	; (8004cb0 <HAL_RCC_OscConfig+0x418>)
 8004c54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c56:	4a16      	ldr	r2, [pc, #88]	; (8004cb0 <HAL_RCC_OscConfig+0x418>)
 8004c58:	f023 0304 	bic.w	r3, r3, #4
 8004c5c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d015      	beq.n	8004c92 <HAL_RCC_OscConfig+0x3fa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c66:	f7fd f923 	bl	8001eb0 <HAL_GetTick>
 8004c6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c6c:	e00a      	b.n	8004c84 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c6e:	f7fd f91f 	bl	8001eb0 <HAL_GetTick>
 8004c72:	4602      	mov	r2, r0
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	1ad3      	subs	r3, r2, r3
 8004c78:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d901      	bls.n	8004c84 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8004c80:	2303      	movs	r3, #3
 8004c82:	e127      	b.n	8004ed4 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c84:	4b0a      	ldr	r3, [pc, #40]	; (8004cb0 <HAL_RCC_OscConfig+0x418>)
 8004c86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c88:	f003 0302 	and.w	r3, r3, #2
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d0ee      	beq.n	8004c6e <HAL_RCC_OscConfig+0x3d6>
 8004c90:	e01c      	b.n	8004ccc <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c92:	f7fd f90d 	bl	8001eb0 <HAL_GetTick>
 8004c96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c98:	e012      	b.n	8004cc0 <HAL_RCC_OscConfig+0x428>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c9a:	f7fd f909 	bl	8001eb0 <HAL_GetTick>
 8004c9e:	4602      	mov	r2, r0
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	1ad3      	subs	r3, r2, r3
 8004ca4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d909      	bls.n	8004cc0 <HAL_RCC_OscConfig+0x428>
        {
          return HAL_TIMEOUT;
 8004cac:	2303      	movs	r3, #3
 8004cae:	e111      	b.n	8004ed4 <HAL_RCC_OscConfig+0x63c>
 8004cb0:	40023800 	.word	0x40023800
 8004cb4:	42470e80 	.word	0x42470e80
 8004cb8:	0800ffa4 	.word	0x0800ffa4
 8004cbc:	40007000 	.word	0x40007000
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cc0:	4b86      	ldr	r3, [pc, #536]	; (8004edc <HAL_RCC_OscConfig+0x644>)
 8004cc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cc4:	f003 0302 	and.w	r3, r3, #2
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d1e6      	bne.n	8004c9a <HAL_RCC_OscConfig+0x402>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ccc:	7dfb      	ldrb	r3, [r7, #23]
 8004cce:	2b01      	cmp	r3, #1
 8004cd0:	d105      	bne.n	8004cde <HAL_RCC_OscConfig+0x446>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cd2:	4b82      	ldr	r3, [pc, #520]	; (8004edc <HAL_RCC_OscConfig+0x644>)
 8004cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd6:	4a81      	ldr	r2, [pc, #516]	; (8004edc <HAL_RCC_OscConfig+0x644>)
 8004cd8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cdc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d00c      	beq.n	8004d00 <HAL_RCC_OscConfig+0x468>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	699b      	ldr	r3, [r3, #24]
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	d008      	beq.n	8004d00 <HAL_RCC_OscConfig+0x468>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	699b      	ldr	r3, [r3, #24]
 8004cf2:	2b02      	cmp	r3, #2
 8004cf4:	d004      	beq.n	8004d00 <HAL_RCC_OscConfig+0x468>
 8004cf6:	f240 11cd 	movw	r1, #461	; 0x1cd
 8004cfa:	4879      	ldr	r0, [pc, #484]	; (8004ee0 <HAL_RCC_OscConfig+0x648>)
 8004cfc:	f7fc fa28 	bl	8001150 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	699b      	ldr	r3, [r3, #24]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	f000 80e4 	beq.w	8004ed2 <HAL_RCC_OscConfig+0x63a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d0a:	4b74      	ldr	r3, [pc, #464]	; (8004edc <HAL_RCC_OscConfig+0x644>)
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	f003 030c 	and.w	r3, r3, #12
 8004d12:	2b08      	cmp	r3, #8
 8004d14:	f000 80a5 	beq.w	8004e62 <HAL_RCC_OscConfig+0x5ca>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	699b      	ldr	r3, [r3, #24]
 8004d1c:	2b02      	cmp	r3, #2
 8004d1e:	f040 8089 	bne.w	8004e34 <HAL_RCC_OscConfig+0x59c>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	69db      	ldr	r3, [r3, #28]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d009      	beq.n	8004d3e <HAL_RCC_OscConfig+0x4a6>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	69db      	ldr	r3, [r3, #28]
 8004d2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d32:	d004      	beq.n	8004d3e <HAL_RCC_OscConfig+0x4a6>
 8004d34:	f44f 71eb 	mov.w	r1, #470	; 0x1d6
 8004d38:	4869      	ldr	r0, [pc, #420]	; (8004ee0 <HAL_RCC_OscConfig+0x648>)
 8004d3a:	f7fc fa09 	bl	8001150 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6a1b      	ldr	r3, [r3, #32]
 8004d42:	2b3f      	cmp	r3, #63	; 0x3f
 8004d44:	d904      	bls.n	8004d50 <HAL_RCC_OscConfig+0x4b8>
 8004d46:	f240 11d7 	movw	r1, #471	; 0x1d7
 8004d4a:	4865      	ldr	r0, [pc, #404]	; (8004ee0 <HAL_RCC_OscConfig+0x648>)
 8004d4c:	f7fc fa00 	bl	8001150 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d54:	2b31      	cmp	r3, #49	; 0x31
 8004d56:	d904      	bls.n	8004d62 <HAL_RCC_OscConfig+0x4ca>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d5c:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8004d60:	d904      	bls.n	8004d6c <HAL_RCC_OscConfig+0x4d4>
 8004d62:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 8004d66:	485e      	ldr	r0, [pc, #376]	; (8004ee0 <HAL_RCC_OscConfig+0x648>)
 8004d68:	f7fc f9f2 	bl	8001150 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d70:	2b02      	cmp	r3, #2
 8004d72:	d010      	beq.n	8004d96 <HAL_RCC_OscConfig+0x4fe>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d78:	2b04      	cmp	r3, #4
 8004d7a:	d00c      	beq.n	8004d96 <HAL_RCC_OscConfig+0x4fe>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d80:	2b06      	cmp	r3, #6
 8004d82:	d008      	beq.n	8004d96 <HAL_RCC_OscConfig+0x4fe>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d88:	2b08      	cmp	r3, #8
 8004d8a:	d004      	beq.n	8004d96 <HAL_RCC_OscConfig+0x4fe>
 8004d8c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004d90:	4853      	ldr	r0, [pc, #332]	; (8004ee0 <HAL_RCC_OscConfig+0x648>)
 8004d92:	f7fc f9dd 	bl	8001150 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d9a:	2b01      	cmp	r3, #1
 8004d9c:	d903      	bls.n	8004da6 <HAL_RCC_OscConfig+0x50e>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004da2:	2b0f      	cmp	r3, #15
 8004da4:	d904      	bls.n	8004db0 <HAL_RCC_OscConfig+0x518>
 8004da6:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8004daa:	484d      	ldr	r0, [pc, #308]	; (8004ee0 <HAL_RCC_OscConfig+0x648>)
 8004dac:	f7fc f9d0 	bl	8001150 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004db0:	4b4c      	ldr	r3, [pc, #304]	; (8004ee4 <HAL_RCC_OscConfig+0x64c>)
 8004db2:	2200      	movs	r2, #0
 8004db4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004db6:	f7fd f87b 	bl	8001eb0 <HAL_GetTick>
 8004dba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dbc:	e008      	b.n	8004dd0 <HAL_RCC_OscConfig+0x538>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004dbe:	f7fd f877 	bl	8001eb0 <HAL_GetTick>
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	1ad3      	subs	r3, r2, r3
 8004dc8:	2b02      	cmp	r3, #2
 8004dca:	d901      	bls.n	8004dd0 <HAL_RCC_OscConfig+0x538>
          {
            return HAL_TIMEOUT;
 8004dcc:	2303      	movs	r3, #3
 8004dce:	e081      	b.n	8004ed4 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dd0:	4b42      	ldr	r3, [pc, #264]	; (8004edc <HAL_RCC_OscConfig+0x644>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d1f0      	bne.n	8004dbe <HAL_RCC_OscConfig+0x526>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	69da      	ldr	r2, [r3, #28]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6a1b      	ldr	r3, [r3, #32]
 8004de4:	431a      	orrs	r2, r3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dea:	019b      	lsls	r3, r3, #6
 8004dec:	431a      	orrs	r2, r3
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004df2:	085b      	lsrs	r3, r3, #1
 8004df4:	3b01      	subs	r3, #1
 8004df6:	041b      	lsls	r3, r3, #16
 8004df8:	431a      	orrs	r2, r3
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dfe:	061b      	lsls	r3, r3, #24
 8004e00:	4936      	ldr	r1, [pc, #216]	; (8004edc <HAL_RCC_OscConfig+0x644>)
 8004e02:	4313      	orrs	r3, r2
 8004e04:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e06:	4b37      	ldr	r3, [pc, #220]	; (8004ee4 <HAL_RCC_OscConfig+0x64c>)
 8004e08:	2201      	movs	r2, #1
 8004e0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e0c:	f7fd f850 	bl	8001eb0 <HAL_GetTick>
 8004e10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e12:	e008      	b.n	8004e26 <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e14:	f7fd f84c 	bl	8001eb0 <HAL_GetTick>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	1ad3      	subs	r3, r2, r3
 8004e1e:	2b02      	cmp	r3, #2
 8004e20:	d901      	bls.n	8004e26 <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8004e22:	2303      	movs	r3, #3
 8004e24:	e056      	b.n	8004ed4 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e26:	4b2d      	ldr	r3, [pc, #180]	; (8004edc <HAL_RCC_OscConfig+0x644>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d0f0      	beq.n	8004e14 <HAL_RCC_OscConfig+0x57c>
 8004e32:	e04e      	b.n	8004ed2 <HAL_RCC_OscConfig+0x63a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e34:	4b2b      	ldr	r3, [pc, #172]	; (8004ee4 <HAL_RCC_OscConfig+0x64c>)
 8004e36:	2200      	movs	r2, #0
 8004e38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e3a:	f7fd f839 	bl	8001eb0 <HAL_GetTick>
 8004e3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e40:	e008      	b.n	8004e54 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e42:	f7fd f835 	bl	8001eb0 <HAL_GetTick>
 8004e46:	4602      	mov	r2, r0
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	1ad3      	subs	r3, r2, r3
 8004e4c:	2b02      	cmp	r3, #2
 8004e4e:	d901      	bls.n	8004e54 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8004e50:	2303      	movs	r3, #3
 8004e52:	e03f      	b.n	8004ed4 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e54:	4b21      	ldr	r3, [pc, #132]	; (8004edc <HAL_RCC_OscConfig+0x644>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d1f0      	bne.n	8004e42 <HAL_RCC_OscConfig+0x5aa>
 8004e60:	e037      	b.n	8004ed2 <HAL_RCC_OscConfig+0x63a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	699b      	ldr	r3, [r3, #24]
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d101      	bne.n	8004e6e <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e032      	b.n	8004ed4 <HAL_RCC_OscConfig+0x63c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e6e:	4b1b      	ldr	r3, [pc, #108]	; (8004edc <HAL_RCC_OscConfig+0x644>)
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	699b      	ldr	r3, [r3, #24]
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d028      	beq.n	8004ece <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d121      	bne.n	8004ece <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d11a      	bne.n	8004ece <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e98:	68fa      	ldr	r2, [r7, #12]
 8004e9a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004ea4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d111      	bne.n	8004ece <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb4:	085b      	lsrs	r3, r3, #1
 8004eb6:	3b01      	subs	r3, #1
 8004eb8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d107      	bne.n	8004ece <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ec8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d001      	beq.n	8004ed2 <HAL_RCC_OscConfig+0x63a>
#endif
        {
          return HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e000      	b.n	8004ed4 <HAL_RCC_OscConfig+0x63c>
        }
      }
    }
  }
  return HAL_OK;
 8004ed2:	2300      	movs	r3, #0
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3718      	adds	r7, #24
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}
 8004edc:	40023800 	.word	0x40023800
 8004ee0:	0800ffa4 	.word	0x0800ffa4
 8004ee4:	42470060 	.word	0x42470060

08004ee8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b084      	sub	sp, #16
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
 8004ef0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d101      	bne.n	8004efc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e174      	b.n	80051e6 <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d003      	beq.n	8004f0c <HAL_RCC_ClockConfig+0x24>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	2b0f      	cmp	r3, #15
 8004f0a:	d904      	bls.n	8004f16 <HAL_RCC_ClockConfig+0x2e>
 8004f0c:	f240 215a 	movw	r1, #602	; 0x25a
 8004f10:	487b      	ldr	r0, [pc, #492]	; (8005100 <HAL_RCC_ClockConfig+0x218>)
 8004f12:	f7fc f91d 	bl	8001150 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d019      	beq.n	8004f50 <HAL_RCC_ClockConfig+0x68>
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	2b01      	cmp	r3, #1
 8004f20:	d016      	beq.n	8004f50 <HAL_RCC_ClockConfig+0x68>
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	2b02      	cmp	r3, #2
 8004f26:	d013      	beq.n	8004f50 <HAL_RCC_ClockConfig+0x68>
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	2b03      	cmp	r3, #3
 8004f2c:	d010      	beq.n	8004f50 <HAL_RCC_ClockConfig+0x68>
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	2b04      	cmp	r3, #4
 8004f32:	d00d      	beq.n	8004f50 <HAL_RCC_ClockConfig+0x68>
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	2b05      	cmp	r3, #5
 8004f38:	d00a      	beq.n	8004f50 <HAL_RCC_ClockConfig+0x68>
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	2b06      	cmp	r3, #6
 8004f3e:	d007      	beq.n	8004f50 <HAL_RCC_ClockConfig+0x68>
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	2b07      	cmp	r3, #7
 8004f44:	d004      	beq.n	8004f50 <HAL_RCC_ClockConfig+0x68>
 8004f46:	f240 215b 	movw	r1, #603	; 0x25b
 8004f4a:	486d      	ldr	r0, [pc, #436]	; (8005100 <HAL_RCC_ClockConfig+0x218>)
 8004f4c:	f7fc f900 	bl	8001150 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004f50:	4b6c      	ldr	r3, [pc, #432]	; (8005104 <HAL_RCC_ClockConfig+0x21c>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f003 0307 	and.w	r3, r3, #7
 8004f58:	683a      	ldr	r2, [r7, #0]
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	d90c      	bls.n	8004f78 <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f5e:	4b69      	ldr	r3, [pc, #420]	; (8005104 <HAL_RCC_ClockConfig+0x21c>)
 8004f60:	683a      	ldr	r2, [r7, #0]
 8004f62:	b2d2      	uxtb	r2, r2
 8004f64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f66:	4b67      	ldr	r3, [pc, #412]	; (8005104 <HAL_RCC_ClockConfig+0x21c>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f003 0307 	and.w	r3, r3, #7
 8004f6e:	683a      	ldr	r2, [r7, #0]
 8004f70:	429a      	cmp	r2, r3
 8004f72:	d001      	beq.n	8004f78 <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	e136      	b.n	80051e6 <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 0302 	and.w	r3, r3, #2
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d049      	beq.n	8005018 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f003 0304 	and.w	r3, r3, #4
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d005      	beq.n	8004f9c <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f90:	4b5d      	ldr	r3, [pc, #372]	; (8005108 <HAL_RCC_ClockConfig+0x220>)
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	4a5c      	ldr	r2, [pc, #368]	; (8005108 <HAL_RCC_ClockConfig+0x220>)
 8004f96:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004f9a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0308 	and.w	r3, r3, #8
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d005      	beq.n	8004fb4 <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004fa8:	4b57      	ldr	r3, [pc, #348]	; (8005108 <HAL_RCC_ClockConfig+0x220>)
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	4a56      	ldr	r2, [pc, #344]	; (8005108 <HAL_RCC_ClockConfig+0x220>)
 8004fae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004fb2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d024      	beq.n	8005006 <HAL_RCC_ClockConfig+0x11e>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	689b      	ldr	r3, [r3, #8]
 8004fc0:	2b80      	cmp	r3, #128	; 0x80
 8004fc2:	d020      	beq.n	8005006 <HAL_RCC_ClockConfig+0x11e>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	2b90      	cmp	r3, #144	; 0x90
 8004fca:	d01c      	beq.n	8005006 <HAL_RCC_ClockConfig+0x11e>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	2ba0      	cmp	r3, #160	; 0xa0
 8004fd2:	d018      	beq.n	8005006 <HAL_RCC_ClockConfig+0x11e>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	2bb0      	cmp	r3, #176	; 0xb0
 8004fda:	d014      	beq.n	8005006 <HAL_RCC_ClockConfig+0x11e>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	2bc0      	cmp	r3, #192	; 0xc0
 8004fe2:	d010      	beq.n	8005006 <HAL_RCC_ClockConfig+0x11e>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	2bd0      	cmp	r3, #208	; 0xd0
 8004fea:	d00c      	beq.n	8005006 <HAL_RCC_ClockConfig+0x11e>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	2be0      	cmp	r3, #224	; 0xe0
 8004ff2:	d008      	beq.n	8005006 <HAL_RCC_ClockConfig+0x11e>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	689b      	ldr	r3, [r3, #8]
 8004ff8:	2bf0      	cmp	r3, #240	; 0xf0
 8004ffa:	d004      	beq.n	8005006 <HAL_RCC_ClockConfig+0x11e>
 8004ffc:	f240 217e 	movw	r1, #638	; 0x27e
 8005000:	483f      	ldr	r0, [pc, #252]	; (8005100 <HAL_RCC_ClockConfig+0x218>)
 8005002:	f7fc f8a5 	bl	8001150 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005006:	4b40      	ldr	r3, [pc, #256]	; (8005108 <HAL_RCC_ClockConfig+0x220>)
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	493d      	ldr	r1, [pc, #244]	; (8005108 <HAL_RCC_ClockConfig+0x220>)
 8005014:	4313      	orrs	r3, r2
 8005016:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 0301 	and.w	r3, r3, #1
 8005020:	2b00      	cmp	r3, #0
 8005022:	d059      	beq.n	80050d8 <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d010      	beq.n	800504e <HAL_RCC_ClockConfig+0x166>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	2b01      	cmp	r3, #1
 8005032:	d00c      	beq.n	800504e <HAL_RCC_ClockConfig+0x166>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	2b02      	cmp	r3, #2
 800503a:	d008      	beq.n	800504e <HAL_RCC_ClockConfig+0x166>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	2b03      	cmp	r3, #3
 8005042:	d004      	beq.n	800504e <HAL_RCC_ClockConfig+0x166>
 8005044:	f240 2185 	movw	r1, #645	; 0x285
 8005048:	482d      	ldr	r0, [pc, #180]	; (8005100 <HAL_RCC_ClockConfig+0x218>)
 800504a:	f7fc f881 	bl	8001150 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	2b01      	cmp	r3, #1
 8005054:	d107      	bne.n	8005066 <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005056:	4b2c      	ldr	r3, [pc, #176]	; (8005108 <HAL_RCC_ClockConfig+0x220>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800505e:	2b00      	cmp	r3, #0
 8005060:	d119      	bne.n	8005096 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	e0bf      	b.n	80051e6 <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	2b02      	cmp	r3, #2
 800506c:	d003      	beq.n	8005076 <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005072:	2b03      	cmp	r3, #3
 8005074:	d107      	bne.n	8005086 <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005076:	4b24      	ldr	r3, [pc, #144]	; (8005108 <HAL_RCC_ClockConfig+0x220>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800507e:	2b00      	cmp	r3, #0
 8005080:	d109      	bne.n	8005096 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e0af      	b.n	80051e6 <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005086:	4b20      	ldr	r3, [pc, #128]	; (8005108 <HAL_RCC_ClockConfig+0x220>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f003 0302 	and.w	r3, r3, #2
 800508e:	2b00      	cmp	r3, #0
 8005090:	d101      	bne.n	8005096 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e0a7      	b.n	80051e6 <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005096:	4b1c      	ldr	r3, [pc, #112]	; (8005108 <HAL_RCC_ClockConfig+0x220>)
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	f023 0203 	bic.w	r2, r3, #3
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	4919      	ldr	r1, [pc, #100]	; (8005108 <HAL_RCC_ClockConfig+0x220>)
 80050a4:	4313      	orrs	r3, r2
 80050a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80050a8:	f7fc ff02 	bl	8001eb0 <HAL_GetTick>
 80050ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050ae:	e00a      	b.n	80050c6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050b0:	f7fc fefe 	bl	8001eb0 <HAL_GetTick>
 80050b4:	4602      	mov	r2, r0
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	1ad3      	subs	r3, r2, r3
 80050ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80050be:	4293      	cmp	r3, r2
 80050c0:	d901      	bls.n	80050c6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80050c2:	2303      	movs	r3, #3
 80050c4:	e08f      	b.n	80051e6 <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050c6:	4b10      	ldr	r3, [pc, #64]	; (8005108 <HAL_RCC_ClockConfig+0x220>)
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	f003 020c 	and.w	r2, r3, #12
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	009b      	lsls	r3, r3, #2
 80050d4:	429a      	cmp	r2, r3
 80050d6:	d1eb      	bne.n	80050b0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80050d8:	4b0a      	ldr	r3, [pc, #40]	; (8005104 <HAL_RCC_ClockConfig+0x21c>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0307 	and.w	r3, r3, #7
 80050e0:	683a      	ldr	r2, [r7, #0]
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d212      	bcs.n	800510c <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050e6:	4b07      	ldr	r3, [pc, #28]	; (8005104 <HAL_RCC_ClockConfig+0x21c>)
 80050e8:	683a      	ldr	r2, [r7, #0]
 80050ea:	b2d2      	uxtb	r2, r2
 80050ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050ee:	4b05      	ldr	r3, [pc, #20]	; (8005104 <HAL_RCC_ClockConfig+0x21c>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f003 0307 	and.w	r3, r3, #7
 80050f6:	683a      	ldr	r2, [r7, #0]
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d007      	beq.n	800510c <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	e072      	b.n	80051e6 <HAL_RCC_ClockConfig+0x2fe>
 8005100:	0800ffa4 	.word	0x0800ffa4
 8005104:	40023c00 	.word	0x40023c00
 8005108:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 0304 	and.w	r3, r3, #4
 8005114:	2b00      	cmp	r3, #0
 8005116:	d025      	beq.n	8005164 <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	68db      	ldr	r3, [r3, #12]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d018      	beq.n	8005152 <HAL_RCC_ClockConfig+0x26a>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005128:	d013      	beq.n	8005152 <HAL_RCC_ClockConfig+0x26a>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	68db      	ldr	r3, [r3, #12]
 800512e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005132:	d00e      	beq.n	8005152 <HAL_RCC_ClockConfig+0x26a>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	68db      	ldr	r3, [r3, #12]
 8005138:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800513c:	d009      	beq.n	8005152 <HAL_RCC_ClockConfig+0x26a>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	68db      	ldr	r3, [r3, #12]
 8005142:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8005146:	d004      	beq.n	8005152 <HAL_RCC_ClockConfig+0x26a>
 8005148:	f240 21c3 	movw	r1, #707	; 0x2c3
 800514c:	4828      	ldr	r0, [pc, #160]	; (80051f0 <HAL_RCC_ClockConfig+0x308>)
 800514e:	f7fb ffff 	bl	8001150 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005152:	4b28      	ldr	r3, [pc, #160]	; (80051f4 <HAL_RCC_ClockConfig+0x30c>)
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	68db      	ldr	r3, [r3, #12]
 800515e:	4925      	ldr	r1, [pc, #148]	; (80051f4 <HAL_RCC_ClockConfig+0x30c>)
 8005160:	4313      	orrs	r3, r2
 8005162:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f003 0308 	and.w	r3, r3, #8
 800516c:	2b00      	cmp	r3, #0
 800516e:	d026      	beq.n	80051be <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	691b      	ldr	r3, [r3, #16]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d018      	beq.n	80051aa <HAL_RCC_ClockConfig+0x2c2>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	691b      	ldr	r3, [r3, #16]
 800517c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005180:	d013      	beq.n	80051aa <HAL_RCC_ClockConfig+0x2c2>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	691b      	ldr	r3, [r3, #16]
 8005186:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800518a:	d00e      	beq.n	80051aa <HAL_RCC_ClockConfig+0x2c2>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	691b      	ldr	r3, [r3, #16]
 8005190:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8005194:	d009      	beq.n	80051aa <HAL_RCC_ClockConfig+0x2c2>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	691b      	ldr	r3, [r3, #16]
 800519a:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 800519e:	d004      	beq.n	80051aa <HAL_RCC_ClockConfig+0x2c2>
 80051a0:	f240 21ca 	movw	r1, #714	; 0x2ca
 80051a4:	4812      	ldr	r0, [pc, #72]	; (80051f0 <HAL_RCC_ClockConfig+0x308>)
 80051a6:	f7fb ffd3 	bl	8001150 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80051aa:	4b12      	ldr	r3, [pc, #72]	; (80051f4 <HAL_RCC_ClockConfig+0x30c>)
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	691b      	ldr	r3, [r3, #16]
 80051b6:	00db      	lsls	r3, r3, #3
 80051b8:	490e      	ldr	r1, [pc, #56]	; (80051f4 <HAL_RCC_ClockConfig+0x30c>)
 80051ba:	4313      	orrs	r3, r2
 80051bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80051be:	f000 f821 	bl	8005204 <HAL_RCC_GetSysClockFreq>
 80051c2:	4602      	mov	r2, r0
 80051c4:	4b0b      	ldr	r3, [pc, #44]	; (80051f4 <HAL_RCC_ClockConfig+0x30c>)
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	091b      	lsrs	r3, r3, #4
 80051ca:	f003 030f 	and.w	r3, r3, #15
 80051ce:	490a      	ldr	r1, [pc, #40]	; (80051f8 <HAL_RCC_ClockConfig+0x310>)
 80051d0:	5ccb      	ldrb	r3, [r1, r3]
 80051d2:	fa22 f303 	lsr.w	r3, r2, r3
 80051d6:	4a09      	ldr	r2, [pc, #36]	; (80051fc <HAL_RCC_ClockConfig+0x314>)
 80051d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80051da:	4b09      	ldr	r3, [pc, #36]	; (8005200 <HAL_RCC_ClockConfig+0x318>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4618      	mov	r0, r3
 80051e0:	f7fc fbbc 	bl	800195c <HAL_InitTick>

  return HAL_OK;
 80051e4:	2300      	movs	r3, #0
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3710      	adds	r7, #16
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop
 80051f0:	0800ffa4 	.word	0x0800ffa4
 80051f4:	40023800 	.word	0x40023800
 80051f8:	08012ab4 	.word	0x08012ab4
 80051fc:	20000150 	.word	0x20000150
 8005200:	20000154 	.word	0x20000154

08005204 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005204:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005208:	b090      	sub	sp, #64	; 0x40
 800520a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800520c:	2300      	movs	r3, #0
 800520e:	637b      	str	r3, [r7, #52]	; 0x34
 8005210:	2300      	movs	r3, #0
 8005212:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005214:	2300      	movs	r3, #0
 8005216:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005218:	2300      	movs	r3, #0
 800521a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800521c:	4b59      	ldr	r3, [pc, #356]	; (8005384 <HAL_RCC_GetSysClockFreq+0x180>)
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	f003 030c 	and.w	r3, r3, #12
 8005224:	2b08      	cmp	r3, #8
 8005226:	d00d      	beq.n	8005244 <HAL_RCC_GetSysClockFreq+0x40>
 8005228:	2b08      	cmp	r3, #8
 800522a:	f200 80a1 	bhi.w	8005370 <HAL_RCC_GetSysClockFreq+0x16c>
 800522e:	2b00      	cmp	r3, #0
 8005230:	d002      	beq.n	8005238 <HAL_RCC_GetSysClockFreq+0x34>
 8005232:	2b04      	cmp	r3, #4
 8005234:	d003      	beq.n	800523e <HAL_RCC_GetSysClockFreq+0x3a>
 8005236:	e09b      	b.n	8005370 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005238:	4b53      	ldr	r3, [pc, #332]	; (8005388 <HAL_RCC_GetSysClockFreq+0x184>)
 800523a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800523c:	e09b      	b.n	8005376 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800523e:	4b53      	ldr	r3, [pc, #332]	; (800538c <HAL_RCC_GetSysClockFreq+0x188>)
 8005240:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005242:	e098      	b.n	8005376 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005244:	4b4f      	ldr	r3, [pc, #316]	; (8005384 <HAL_RCC_GetSysClockFreq+0x180>)
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800524c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800524e:	4b4d      	ldr	r3, [pc, #308]	; (8005384 <HAL_RCC_GetSysClockFreq+0x180>)
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005256:	2b00      	cmp	r3, #0
 8005258:	d028      	beq.n	80052ac <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800525a:	4b4a      	ldr	r3, [pc, #296]	; (8005384 <HAL_RCC_GetSysClockFreq+0x180>)
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	099b      	lsrs	r3, r3, #6
 8005260:	2200      	movs	r2, #0
 8005262:	623b      	str	r3, [r7, #32]
 8005264:	627a      	str	r2, [r7, #36]	; 0x24
 8005266:	6a3b      	ldr	r3, [r7, #32]
 8005268:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800526c:	2100      	movs	r1, #0
 800526e:	4b47      	ldr	r3, [pc, #284]	; (800538c <HAL_RCC_GetSysClockFreq+0x188>)
 8005270:	fb03 f201 	mul.w	r2, r3, r1
 8005274:	2300      	movs	r3, #0
 8005276:	fb00 f303 	mul.w	r3, r0, r3
 800527a:	4413      	add	r3, r2
 800527c:	4a43      	ldr	r2, [pc, #268]	; (800538c <HAL_RCC_GetSysClockFreq+0x188>)
 800527e:	fba0 1202 	umull	r1, r2, r0, r2
 8005282:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005284:	460a      	mov	r2, r1
 8005286:	62ba      	str	r2, [r7, #40]	; 0x28
 8005288:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800528a:	4413      	add	r3, r2
 800528c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800528e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005290:	2200      	movs	r2, #0
 8005292:	61bb      	str	r3, [r7, #24]
 8005294:	61fa      	str	r2, [r7, #28]
 8005296:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800529a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800529e:	f7fa ffef 	bl	8000280 <__aeabi_uldivmod>
 80052a2:	4602      	mov	r2, r0
 80052a4:	460b      	mov	r3, r1
 80052a6:	4613      	mov	r3, r2
 80052a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80052aa:	e053      	b.n	8005354 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052ac:	4b35      	ldr	r3, [pc, #212]	; (8005384 <HAL_RCC_GetSysClockFreq+0x180>)
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	099b      	lsrs	r3, r3, #6
 80052b2:	2200      	movs	r2, #0
 80052b4:	613b      	str	r3, [r7, #16]
 80052b6:	617a      	str	r2, [r7, #20]
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80052be:	f04f 0b00 	mov.w	fp, #0
 80052c2:	4652      	mov	r2, sl
 80052c4:	465b      	mov	r3, fp
 80052c6:	f04f 0000 	mov.w	r0, #0
 80052ca:	f04f 0100 	mov.w	r1, #0
 80052ce:	0159      	lsls	r1, r3, #5
 80052d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80052d4:	0150      	lsls	r0, r2, #5
 80052d6:	4602      	mov	r2, r0
 80052d8:	460b      	mov	r3, r1
 80052da:	ebb2 080a 	subs.w	r8, r2, sl
 80052de:	eb63 090b 	sbc.w	r9, r3, fp
 80052e2:	f04f 0200 	mov.w	r2, #0
 80052e6:	f04f 0300 	mov.w	r3, #0
 80052ea:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80052ee:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80052f2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80052f6:	ebb2 0408 	subs.w	r4, r2, r8
 80052fa:	eb63 0509 	sbc.w	r5, r3, r9
 80052fe:	f04f 0200 	mov.w	r2, #0
 8005302:	f04f 0300 	mov.w	r3, #0
 8005306:	00eb      	lsls	r3, r5, #3
 8005308:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800530c:	00e2      	lsls	r2, r4, #3
 800530e:	4614      	mov	r4, r2
 8005310:	461d      	mov	r5, r3
 8005312:	eb14 030a 	adds.w	r3, r4, sl
 8005316:	603b      	str	r3, [r7, #0]
 8005318:	eb45 030b 	adc.w	r3, r5, fp
 800531c:	607b      	str	r3, [r7, #4]
 800531e:	f04f 0200 	mov.w	r2, #0
 8005322:	f04f 0300 	mov.w	r3, #0
 8005326:	e9d7 4500 	ldrd	r4, r5, [r7]
 800532a:	4629      	mov	r1, r5
 800532c:	028b      	lsls	r3, r1, #10
 800532e:	4621      	mov	r1, r4
 8005330:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005334:	4621      	mov	r1, r4
 8005336:	028a      	lsls	r2, r1, #10
 8005338:	4610      	mov	r0, r2
 800533a:	4619      	mov	r1, r3
 800533c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800533e:	2200      	movs	r2, #0
 8005340:	60bb      	str	r3, [r7, #8]
 8005342:	60fa      	str	r2, [r7, #12]
 8005344:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005348:	f7fa ff9a 	bl	8000280 <__aeabi_uldivmod>
 800534c:	4602      	mov	r2, r0
 800534e:	460b      	mov	r3, r1
 8005350:	4613      	mov	r3, r2
 8005352:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005354:	4b0b      	ldr	r3, [pc, #44]	; (8005384 <HAL_RCC_GetSysClockFreq+0x180>)
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	0c1b      	lsrs	r3, r3, #16
 800535a:	f003 0303 	and.w	r3, r3, #3
 800535e:	3301      	adds	r3, #1
 8005360:	005b      	lsls	r3, r3, #1
 8005362:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005364:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005368:	fbb2 f3f3 	udiv	r3, r2, r3
 800536c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800536e:	e002      	b.n	8005376 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005370:	4b05      	ldr	r3, [pc, #20]	; (8005388 <HAL_RCC_GetSysClockFreq+0x184>)
 8005372:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005374:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005378:	4618      	mov	r0, r3
 800537a:	3740      	adds	r7, #64	; 0x40
 800537c:	46bd      	mov	sp, r7
 800537e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005382:	bf00      	nop
 8005384:	40023800 	.word	0x40023800
 8005388:	00f42400 	.word	0x00f42400
 800538c:	017d7840 	.word	0x017d7840

08005390 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005390:	b480      	push	{r7}
 8005392:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005394:	4b03      	ldr	r3, [pc, #12]	; (80053a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005396:	681b      	ldr	r3, [r3, #0]
}
 8005398:	4618      	mov	r0, r3
 800539a:	46bd      	mov	sp, r7
 800539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a0:	4770      	bx	lr
 80053a2:	bf00      	nop
 80053a4:	20000150 	.word	0x20000150

080053a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80053ac:	f7ff fff0 	bl	8005390 <HAL_RCC_GetHCLKFreq>
 80053b0:	4602      	mov	r2, r0
 80053b2:	4b05      	ldr	r3, [pc, #20]	; (80053c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	0a9b      	lsrs	r3, r3, #10
 80053b8:	f003 0307 	and.w	r3, r3, #7
 80053bc:	4903      	ldr	r1, [pc, #12]	; (80053cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80053be:	5ccb      	ldrb	r3, [r1, r3]
 80053c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	bd80      	pop	{r7, pc}
 80053c8:	40023800 	.word	0x40023800
 80053cc:	08012ac4 	.word	0x08012ac4

080053d0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b083      	sub	sp, #12
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	220f      	movs	r2, #15
 80053de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80053e0:	4b12      	ldr	r3, [pc, #72]	; (800542c <HAL_RCC_GetClockConfig+0x5c>)
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	f003 0203 	and.w	r2, r3, #3
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80053ec:	4b0f      	ldr	r3, [pc, #60]	; (800542c <HAL_RCC_GetClockConfig+0x5c>)
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80053f8:	4b0c      	ldr	r3, [pc, #48]	; (800542c <HAL_RCC_GetClockConfig+0x5c>)
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005404:	4b09      	ldr	r3, [pc, #36]	; (800542c <HAL_RCC_GetClockConfig+0x5c>)
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	08db      	lsrs	r3, r3, #3
 800540a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005412:	4b07      	ldr	r3, [pc, #28]	; (8005430 <HAL_RCC_GetClockConfig+0x60>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f003 0207 	and.w	r2, r3, #7
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	601a      	str	r2, [r3, #0]
}
 800541e:	bf00      	nop
 8005420:	370c      	adds	r7, #12
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr
 800542a:	bf00      	nop
 800542c:	40023800 	.word	0x40023800
 8005430:	40023c00 	.word	0x40023c00

08005434 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b086      	sub	sp, #24
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800543c:	2300      	movs	r3, #0
 800543e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005440:	2300      	movs	r3, #0
 8005442:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d003      	beq.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x20>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	2b0f      	cmp	r3, #15
 8005452:	d904      	bls.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x2a>
 8005454:	f640 11d7 	movw	r1, #2519	; 0x9d7
 8005458:	4834      	ldr	r0, [pc, #208]	; (800552c <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 800545a:	f7fb fe79 	bl	8001150 <assert_failed>

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f003 0301 	and.w	r3, r3, #1
 8005466:	2b00      	cmp	r3, #0
 8005468:	d105      	bne.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0x42>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005472:	2b00      	cmp	r3, #0
 8005474:	d066      	beq.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	68db      	ldr	r3, [r3, #12]
 800547a:	2b01      	cmp	r3, #1
 800547c:	d903      	bls.n	8005486 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	2b07      	cmp	r3, #7
 8005484:	d904      	bls.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8005486:	f640 11de 	movw	r1, #2526	; 0x9de
 800548a:	4828      	ldr	r0, [pc, #160]	; (800552c <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 800548c:	f7fb fe60 	bl	8001150 <assert_failed>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	2b31      	cmp	r3, #49	; 0x31
 8005496:	d904      	bls.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 80054a0:	d904      	bls.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x78>
 80054a2:	f640 11df 	movw	r1, #2527	; 0x9df
 80054a6:	4821      	ldr	r0, [pc, #132]	; (800552c <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80054a8:	f7fb fe52 	bl	8001150 <assert_failed>
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	2b01      	cmp	r3, #1
 80054b2:	d903      	bls.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x88>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	2b3f      	cmp	r3, #63	; 0x3f
 80054ba:	d904      	bls.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x92>
 80054bc:	f640 11e1 	movw	r1, #2529	; 0x9e1
 80054c0:	481a      	ldr	r0, [pc, #104]	; (800552c <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80054c2:	f7fb fe45 	bl	8001150 <assert_failed>
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80054c6:	4b1a      	ldr	r3, [pc, #104]	; (8005530 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
 80054c8:	2200      	movs	r2, #0
 80054ca:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80054cc:	f7fc fcf0 	bl	8001eb0 <HAL_GetTick>
 80054d0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80054d2:	e008      	b.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0xb2>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80054d4:	f7fc fcec 	bl	8001eb0 <HAL_GetTick>
 80054d8:	4602      	mov	r2, r0
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	1ad3      	subs	r3, r2, r3
 80054de:	2b02      	cmp	r3, #2
 80054e0:	d901      	bls.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0xb2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80054e2:	2303      	movs	r3, #3
 80054e4:	e1b3      	b.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x41a>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80054e6:	4b13      	ldr	r3, [pc, #76]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d1f0      	bne.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0xa0>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	685a      	ldr	r2, [r3, #4]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	019b      	lsls	r3, r3, #6
 80054fc:	431a      	orrs	r2, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	071b      	lsls	r3, r3, #28
 8005504:	490b      	ldr	r1, [pc, #44]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8005506:	4313      	orrs	r3, r2
 8005508:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800550c:	4b08      	ldr	r3, [pc, #32]	; (8005530 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
 800550e:	2201      	movs	r2, #1
 8005510:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005512:	f7fc fccd 	bl	8001eb0 <HAL_GetTick>
 8005516:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005518:	e00e      	b.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0x104>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800551a:	f7fc fcc9 	bl	8001eb0 <HAL_GetTick>
 800551e:	4602      	mov	r2, r0
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	1ad3      	subs	r3, r2, r3
 8005524:	2b02      	cmp	r3, #2
 8005526:	d907      	bls.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0x104>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005528:	2303      	movs	r3, #3
 800552a:	e190      	b.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800552c:	0800ffdc 	.word	0x0800ffdc
 8005530:	42470068 	.word	0x42470068
 8005534:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005538:	4b88      	ldr	r3, [pc, #544]	; (800575c <HAL_RCCEx_PeriphCLKConfig+0x328>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005540:	2b00      	cmp	r3, #0
 8005542:	d0ea      	beq.n	800551a <HAL_RCCEx_PeriphCLKConfig+0xe6>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 0302 	and.w	r3, r3, #2
 800554c:	2b00      	cmp	r3, #0
 800554e:	f000 8173 	beq.w	8005838 <HAL_RCCEx_PeriphCLKConfig+0x404>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	691b      	ldr	r3, [r3, #16]
 8005556:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800555a:	f000 80a6 	beq.w	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	691b      	ldr	r3, [r3, #16]
 8005562:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005566:	f000 80a0 	beq.w	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	691b      	ldr	r3, [r3, #16]
 800556e:	4a7c      	ldr	r2, [pc, #496]	; (8005760 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 8005570:	4293      	cmp	r3, r2
 8005572:	f000 809a 	beq.w	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	691b      	ldr	r3, [r3, #16]
 800557a:	4a7a      	ldr	r2, [pc, #488]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800557c:	4293      	cmp	r3, r2
 800557e:	f000 8094 	beq.w	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	691b      	ldr	r3, [r3, #16]
 8005586:	4a78      	ldr	r2, [pc, #480]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8005588:	4293      	cmp	r3, r2
 800558a:	f000 808e 	beq.w	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	691b      	ldr	r3, [r3, #16]
 8005592:	4a76      	ldr	r2, [pc, #472]	; (800576c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005594:	4293      	cmp	r3, r2
 8005596:	f000 8088 	beq.w	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	691b      	ldr	r3, [r3, #16]
 800559e:	4a74      	ldr	r2, [pc, #464]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	f000 8082 	beq.w	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	691b      	ldr	r3, [r3, #16]
 80055aa:	4a72      	ldr	r2, [pc, #456]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d07c      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	691b      	ldr	r3, [r3, #16]
 80055b4:	4a70      	ldr	r2, [pc, #448]	; (8005778 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d077      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	691b      	ldr	r3, [r3, #16]
 80055be:	4a6f      	ldr	r2, [pc, #444]	; (800577c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d072      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	691b      	ldr	r3, [r3, #16]
 80055c8:	4a6d      	ldr	r2, [pc, #436]	; (8005780 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d06d      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	691b      	ldr	r3, [r3, #16]
 80055d2:	4a6c      	ldr	r2, [pc, #432]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d068      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	691b      	ldr	r3, [r3, #16]
 80055dc:	4a6a      	ldr	r2, [pc, #424]	; (8005788 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d063      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	691b      	ldr	r3, [r3, #16]
 80055e6:	4a69      	ldr	r2, [pc, #420]	; (800578c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d05e      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	691b      	ldr	r3, [r3, #16]
 80055f0:	4a67      	ldr	r2, [pc, #412]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d059      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	691b      	ldr	r3, [r3, #16]
 80055fa:	4a66      	ldr	r2, [pc, #408]	; (8005794 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d054      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	691b      	ldr	r3, [r3, #16]
 8005604:	4a64      	ldr	r2, [pc, #400]	; (8005798 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d04f      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	691b      	ldr	r3, [r3, #16]
 800560e:	4a63      	ldr	r2, [pc, #396]	; (800579c <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d04a      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	691b      	ldr	r3, [r3, #16]
 8005618:	4a61      	ldr	r2, [pc, #388]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d045      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	691b      	ldr	r3, [r3, #16]
 8005622:	4a60      	ldr	r2, [pc, #384]	; (80057a4 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d040      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	691b      	ldr	r3, [r3, #16]
 800562c:	4a5e      	ldr	r2, [pc, #376]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d03b      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	691b      	ldr	r3, [r3, #16]
 8005636:	4a5d      	ldr	r2, [pc, #372]	; (80057ac <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d036      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	691b      	ldr	r3, [r3, #16]
 8005640:	4a5b      	ldr	r2, [pc, #364]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d031      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	691b      	ldr	r3, [r3, #16]
 800564a:	4a5a      	ldr	r2, [pc, #360]	; (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d02c      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	691b      	ldr	r3, [r3, #16]
 8005654:	4a58      	ldr	r2, [pc, #352]	; (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d027      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	691b      	ldr	r3, [r3, #16]
 800565e:	4a57      	ldr	r2, [pc, #348]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x388>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d022      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	691b      	ldr	r3, [r3, #16]
 8005668:	4a55      	ldr	r2, [pc, #340]	; (80057c0 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d01d      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	691b      	ldr	r3, [r3, #16]
 8005672:	4a54      	ldr	r2, [pc, #336]	; (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d018      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	691b      	ldr	r3, [r3, #16]
 800567c:	4a52      	ldr	r2, [pc, #328]	; (80057c8 <HAL_RCCEx_PeriphCLKConfig+0x394>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d013      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	691b      	ldr	r3, [r3, #16]
 8005686:	4a51      	ldr	r2, [pc, #324]	; (80057cc <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d00e      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	691b      	ldr	r3, [r3, #16]
 8005690:	4a4f      	ldr	r2, [pc, #316]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d009      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	4a4e      	ldr	r2, [pc, #312]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x3a0>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d004      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x276>
 80056a0:	f44f 6121 	mov.w	r1, #2576	; 0xa10
 80056a4:	484c      	ldr	r0, [pc, #304]	; (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>)
 80056a6:	f7fb fd53 	bl	8001150 <assert_failed>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80056aa:	2300      	movs	r3, #0
 80056ac:	60fb      	str	r3, [r7, #12]
 80056ae:	4b2b      	ldr	r3, [pc, #172]	; (800575c <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80056b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b2:	4a2a      	ldr	r2, [pc, #168]	; (800575c <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80056b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056b8:	6413      	str	r3, [r2, #64]	; 0x40
 80056ba:	4b28      	ldr	r3, [pc, #160]	; (800575c <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80056bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056c2:	60fb      	str	r3, [r7, #12]
 80056c4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80056c6:	4b45      	ldr	r3, [pc, #276]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x3a8>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a44      	ldr	r2, [pc, #272]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x3a8>)
 80056cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056d0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80056d2:	f7fc fbed 	bl	8001eb0 <HAL_GetTick>
 80056d6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80056d8:	e008      	b.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80056da:	f7fc fbe9 	bl	8001eb0 <HAL_GetTick>
 80056de:	4602      	mov	r2, r0
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	1ad3      	subs	r3, r2, r3
 80056e4:	2b02      	cmp	r3, #2
 80056e6:	d901      	bls.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x2b8>
      {
        return HAL_TIMEOUT;
 80056e8:	2303      	movs	r3, #3
 80056ea:	e0b0      	b.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x41a>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80056ec:	4b3b      	ldr	r3, [pc, #236]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x3a8>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d0f0      	beq.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x2a6>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80056f8:	4b18      	ldr	r3, [pc, #96]	; (800575c <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80056fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005700:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d073      	beq.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	691b      	ldr	r3, [r3, #16]
 800570c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005710:	693a      	ldr	r2, [r7, #16]
 8005712:	429a      	cmp	r2, r3
 8005714:	d06c      	beq.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005716:	4b11      	ldr	r3, [pc, #68]	; (800575c <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8005718:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800571a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800571e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005720:	4b2f      	ldr	r3, [pc, #188]	; (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>)
 8005722:	2201      	movs	r2, #1
 8005724:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005726:	4b2e      	ldr	r3, [pc, #184]	; (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>)
 8005728:	2200      	movs	r2, #0
 800572a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800572c:	4a0b      	ldr	r2, [pc, #44]	; (800575c <HAL_RCCEx_PeriphCLKConfig+0x328>)
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005732:	4b0a      	ldr	r3, [pc, #40]	; (800575c <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8005734:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005736:	f003 0301 	and.w	r3, r3, #1
 800573a:	2b01      	cmp	r3, #1
 800573c:	d158      	bne.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800573e:	f7fc fbb7 	bl	8001eb0 <HAL_GetTick>
 8005742:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005744:	e04e      	b.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005746:	f7fc fbb3 	bl	8001eb0 <HAL_GetTick>
 800574a:	4602      	mov	r2, r0
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	1ad3      	subs	r3, r2, r3
 8005750:	f241 3288 	movw	r2, #5000	; 0x1388
 8005754:	4293      	cmp	r3, r2
 8005756:	d945      	bls.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
          {
            return HAL_TIMEOUT;
 8005758:	2303      	movs	r3, #3
 800575a:	e078      	b.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800575c:	40023800 	.word	0x40023800
 8005760:	00020300 	.word	0x00020300
 8005764:	00030300 	.word	0x00030300
 8005768:	00040300 	.word	0x00040300
 800576c:	00050300 	.word	0x00050300
 8005770:	00060300 	.word	0x00060300
 8005774:	00070300 	.word	0x00070300
 8005778:	00080300 	.word	0x00080300
 800577c:	00090300 	.word	0x00090300
 8005780:	000a0300 	.word	0x000a0300
 8005784:	000b0300 	.word	0x000b0300
 8005788:	000c0300 	.word	0x000c0300
 800578c:	000d0300 	.word	0x000d0300
 8005790:	000e0300 	.word	0x000e0300
 8005794:	000f0300 	.word	0x000f0300
 8005798:	00100300 	.word	0x00100300
 800579c:	00110300 	.word	0x00110300
 80057a0:	00120300 	.word	0x00120300
 80057a4:	00130300 	.word	0x00130300
 80057a8:	00140300 	.word	0x00140300
 80057ac:	00150300 	.word	0x00150300
 80057b0:	00160300 	.word	0x00160300
 80057b4:	00170300 	.word	0x00170300
 80057b8:	00180300 	.word	0x00180300
 80057bc:	00190300 	.word	0x00190300
 80057c0:	001a0300 	.word	0x001a0300
 80057c4:	001b0300 	.word	0x001b0300
 80057c8:	001c0300 	.word	0x001c0300
 80057cc:	001d0300 	.word	0x001d0300
 80057d0:	001e0300 	.word	0x001e0300
 80057d4:	001f0300 	.word	0x001f0300
 80057d8:	0800ffdc 	.word	0x0800ffdc
 80057dc:	40007000 	.word	0x40007000
 80057e0:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057e4:	4b1c      	ldr	r3, [pc, #112]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 80057e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057e8:	f003 0302 	and.w	r3, r3, #2
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d0aa      	beq.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0x312>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	691b      	ldr	r3, [r3, #16]
 80057f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80057fc:	d10d      	bne.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 80057fe:	4b16      	ldr	r3, [pc, #88]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	691b      	ldr	r3, [r3, #16]
 800580a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800580e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005812:	4911      	ldr	r1, [pc, #68]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8005814:	4313      	orrs	r3, r2
 8005816:	608b      	str	r3, [r1, #8]
 8005818:	e005      	b.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 800581a:	4b0f      	ldr	r3, [pc, #60]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	4a0e      	ldr	r2, [pc, #56]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8005820:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005824:	6093      	str	r3, [r2, #8]
 8005826:	4b0c      	ldr	r3, [pc, #48]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8005828:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	691b      	ldr	r3, [r3, #16]
 800582e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005832:	4909      	ldr	r1, [pc, #36]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8005834:	4313      	orrs	r3, r2
 8005836:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f003 0308 	and.w	r3, r3, #8
 8005840:	2b00      	cmp	r3, #0
 8005842:	d003      	beq.n	800584c <HAL_RCCEx_PeriphCLKConfig+0x418>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	7d1a      	ldrb	r2, [r3, #20]
 8005848:	4b04      	ldr	r3, [pc, #16]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x428>)
 800584a:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800584c:	2300      	movs	r3, #0
}
 800584e:	4618      	mov	r0, r3
 8005850:	3718      	adds	r7, #24
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}
 8005856:	bf00      	nop
 8005858:	40023800 	.word	0x40023800
 800585c:	424711e0 	.word	0x424711e0

08005860 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b084      	sub	sp, #16
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005868:	2301      	movs	r3, #1
 800586a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d101      	bne.n	8005876 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e0c4      	b.n	8005a00 <HAL_RTC_Init+0x1a0>
  }

  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a63      	ldr	r2, [pc, #396]	; (8005a08 <HAL_RTC_Init+0x1a8>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d004      	beq.n	800588a <HAL_RTC_Init+0x2a>
 8005880:	f44f 7182 	mov.w	r1, #260	; 0x104
 8005884:	4861      	ldr	r0, [pc, #388]	; (8005a0c <HAL_RTC_Init+0x1ac>)
 8005886:	f7fb fc63 	bl	8001150 <assert_failed>
  assert_param(IS_RTC_HOUR_FORMAT(hrtc->Init.HourFormat));
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	2b40      	cmp	r3, #64	; 0x40
 8005890:	d008      	beq.n	80058a4 <HAL_RTC_Init+0x44>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d004      	beq.n	80058a4 <HAL_RTC_Init+0x44>
 800589a:	f240 1105 	movw	r1, #261	; 0x105
 800589e:	485b      	ldr	r0, [pc, #364]	; (8005a0c <HAL_RTC_Init+0x1ac>)
 80058a0:	f7fb fc56 	bl	8001150 <assert_failed>
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	689b      	ldr	r3, [r3, #8]
 80058a8:	2b7f      	cmp	r3, #127	; 0x7f
 80058aa:	d904      	bls.n	80058b6 <HAL_RTC_Init+0x56>
 80058ac:	f44f 7183 	mov.w	r1, #262	; 0x106
 80058b0:	4856      	ldr	r0, [pc, #344]	; (8005a0c <HAL_RTC_Init+0x1ac>)
 80058b2:	f7fb fc4d 	bl	8001150 <assert_failed>
  assert_param(IS_RTC_SYNCH_PREDIV(hrtc->Init.SynchPrediv));
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	68db      	ldr	r3, [r3, #12]
 80058ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058be:	d304      	bcc.n	80058ca <HAL_RTC_Init+0x6a>
 80058c0:	f240 1107 	movw	r1, #263	; 0x107
 80058c4:	4851      	ldr	r0, [pc, #324]	; (8005a0c <HAL_RTC_Init+0x1ac>)
 80058c6:	f7fb fc43 	bl	8001150 <assert_failed>
  assert_param(IS_RTC_OUTPUT(hrtc->Init.OutPut));
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	691b      	ldr	r3, [r3, #16]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d013      	beq.n	80058fa <HAL_RTC_Init+0x9a>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	691b      	ldr	r3, [r3, #16]
 80058d6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80058da:	d00e      	beq.n	80058fa <HAL_RTC_Init+0x9a>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	691b      	ldr	r3, [r3, #16]
 80058e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80058e4:	d009      	beq.n	80058fa <HAL_RTC_Init+0x9a>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	691b      	ldr	r3, [r3, #16]
 80058ea:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80058ee:	d004      	beq.n	80058fa <HAL_RTC_Init+0x9a>
 80058f0:	f44f 7184 	mov.w	r1, #264	; 0x108
 80058f4:	4845      	ldr	r0, [pc, #276]	; (8005a0c <HAL_RTC_Init+0x1ac>)
 80058f6:	f7fb fc2b 	bl	8001150 <assert_failed>
  assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	695b      	ldr	r3, [r3, #20]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d009      	beq.n	8005916 <HAL_RTC_Init+0xb6>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	695b      	ldr	r3, [r3, #20]
 8005906:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800590a:	d004      	beq.n	8005916 <HAL_RTC_Init+0xb6>
 800590c:	f240 1109 	movw	r1, #265	; 0x109
 8005910:	483e      	ldr	r0, [pc, #248]	; (8005a0c <HAL_RTC_Init+0x1ac>)
 8005912:	f7fb fc1d 	bl	8001150 <assert_failed>
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	699b      	ldr	r3, [r3, #24]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d009      	beq.n	8005932 <HAL_RTC_Init+0xd2>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	699b      	ldr	r3, [r3, #24]
 8005922:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005926:	d004      	beq.n	8005932 <HAL_RTC_Init+0xd2>
 8005928:	f44f 7185 	mov.w	r1, #266	; 0x10a
 800592c:	4837      	ldr	r0, [pc, #220]	; (8005a0c <HAL_RTC_Init+0x1ac>)
 800592e:	f7fb fc0f 	bl	8001150 <assert_failed>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	7f5b      	ldrb	r3, [r3, #29]
 8005936:	b2db      	uxtb	r3, r3
 8005938:	2b00      	cmp	r3, #0
 800593a:	d105      	bne.n	8005948 <HAL_RTC_Init+0xe8>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2200      	movs	r2, #0
 8005940:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f7fb fc6a 	bl	800121c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2202      	movs	r2, #2
 800594c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	22ca      	movs	r2, #202	; 0xca
 8005954:	625a      	str	r2, [r3, #36]	; 0x24
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	2253      	movs	r2, #83	; 0x53
 800595c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f000 fad2 	bl	8005f08 <RTC_EnterInitMode>
 8005964:	4603      	mov	r3, r0
 8005966:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005968:	7bfb      	ldrb	r3, [r7, #15]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d12c      	bne.n	80059c8 <HAL_RTC_Init+0x168>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	687a      	ldr	r2, [r7, #4]
 8005976:	6812      	ldr	r2, [r2, #0]
 8005978:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800597c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005980:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	6899      	ldr	r1, [r3, #8]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	685a      	ldr	r2, [r3, #4]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	691b      	ldr	r3, [r3, #16]
 8005990:	431a      	orrs	r2, r3
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	695b      	ldr	r3, [r3, #20]
 8005996:	431a      	orrs	r2, r3
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	430a      	orrs	r2, r1
 800599e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	687a      	ldr	r2, [r7, #4]
 80059a6:	68d2      	ldr	r2, [r2, #12]
 80059a8:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	6919      	ldr	r1, [r3, #16]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	689b      	ldr	r3, [r3, #8]
 80059b4:	041a      	lsls	r2, r3, #16
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	430a      	orrs	r2, r1
 80059bc:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f000 fad9 	bl	8005f76 <RTC_ExitInitMode>
 80059c4:	4603      	mov	r3, r0
 80059c6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80059c8:	7bfb      	ldrb	r3, [r7, #15]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d113      	bne.n	80059f6 <HAL_RTC_Init+0x196>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80059dc:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	699a      	ldr	r2, [r3, #24]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	430a      	orrs	r2, r1
 80059ee:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2201      	movs	r2, #1
 80059f4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	22ff      	movs	r2, #255	; 0xff
 80059fc:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 80059fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	3710      	adds	r7, #16
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bd80      	pop	{r7, pc}
 8005a08:	40002800 	.word	0x40002800
 8005a0c:	08010018 	.word	0x08010018

08005a10 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005a10:	b590      	push	{r4, r7, lr}
 8005a12:	b087      	sub	sp, #28
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	60f8      	str	r0, [r7, #12]
 8005a18:	60b9      	str	r1, [r7, #8]
 8005a1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d007      	beq.n	8005a36 <HAL_RTC_SetTime+0x26>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d004      	beq.n	8005a36 <HAL_RTC_SetTime+0x26>
 8005a2c:	f44f 712d 	mov.w	r1, #692	; 0x2b4
 8005a30:	489a      	ldr	r0, [pc, #616]	; (8005c9c <HAL_RTC_SetTime+0x28c>)
 8005a32:	f7fb fb8d 	bl	8001150 <assert_failed>
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	68db      	ldr	r3, [r3, #12]
 8005a3a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005a3e:	d00d      	beq.n	8005a5c <HAL_RTC_SetTime+0x4c>
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	68db      	ldr	r3, [r3, #12]
 8005a44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a48:	d008      	beq.n	8005a5c <HAL_RTC_SetTime+0x4c>
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	68db      	ldr	r3, [r3, #12]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d004      	beq.n	8005a5c <HAL_RTC_SetTime+0x4c>
 8005a52:	f240 21b5 	movw	r1, #693	; 0x2b5
 8005a56:	4891      	ldr	r0, [pc, #580]	; (8005c9c <HAL_RTC_SetTime+0x28c>)
 8005a58:	f7fb fb7a 	bl	8001150 <assert_failed>
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	691b      	ldr	r3, [r3, #16]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d009      	beq.n	8005a78 <HAL_RTC_SetTime+0x68>
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	691b      	ldr	r3, [r3, #16]
 8005a68:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005a6c:	d004      	beq.n	8005a78 <HAL_RTC_SetTime+0x68>
 8005a6e:	f240 21b6 	movw	r1, #694	; 0x2b6
 8005a72:	488a      	ldr	r0, [pc, #552]	; (8005c9c <HAL_RTC_SetTime+0x28c>)
 8005a74:	f7fb fb6c 	bl	8001150 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	7f1b      	ldrb	r3, [r3, #28]
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d101      	bne.n	8005a84 <HAL_RTC_SetTime+0x74>
 8005a80:	2302      	movs	r3, #2
 8005a82:	e107      	b.n	8005c94 <HAL_RTC_SetTime+0x284>
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2201      	movs	r2, #1
 8005a88:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2202      	movs	r2, #2
 8005a8e:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d15c      	bne.n	8005b50 <HAL_RTC_SetTime+0x140>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d01a      	beq.n	8005ada <HAL_RTC_SetTime+0xca>
    {
      assert_param(IS_RTC_HOUR12(sTime->Hours));
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	781b      	ldrb	r3, [r3, #0]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d003      	beq.n	8005ab4 <HAL_RTC_SetTime+0xa4>
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	781b      	ldrb	r3, [r3, #0]
 8005ab0:	2b0c      	cmp	r3, #12
 8005ab2:	d904      	bls.n	8005abe <HAL_RTC_SetTime+0xae>
 8005ab4:	f240 21c1 	movw	r1, #705	; 0x2c1
 8005ab8:	4878      	ldr	r0, [pc, #480]	; (8005c9c <HAL_RTC_SetTime+0x28c>)
 8005aba:	f7fb fb49 	bl	8001150 <assert_failed>
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	78db      	ldrb	r3, [r3, #3]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d015      	beq.n	8005af2 <HAL_RTC_SetTime+0xe2>
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	78db      	ldrb	r3, [r3, #3]
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d011      	beq.n	8005af2 <HAL_RTC_SetTime+0xe2>
 8005ace:	f240 21c2 	movw	r1, #706	; 0x2c2
 8005ad2:	4872      	ldr	r0, [pc, #456]	; (8005c9c <HAL_RTC_SetTime+0x28c>)
 8005ad4:	f7fb fb3c 	bl	8001150 <assert_failed>
 8005ad8:	e00b      	b.n	8005af2 <HAL_RTC_SetTime+0xe2>
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	2200      	movs	r2, #0
 8005ade:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	781b      	ldrb	r3, [r3, #0]
 8005ae4:	2b17      	cmp	r3, #23
 8005ae6:	d904      	bls.n	8005af2 <HAL_RTC_SetTime+0xe2>
 8005ae8:	f240 21c7 	movw	r1, #711	; 0x2c7
 8005aec:	486b      	ldr	r0, [pc, #428]	; (8005c9c <HAL_RTC_SetTime+0x28c>)
 8005aee:	f7fb fb2f 	bl	8001150 <assert_failed>
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	785b      	ldrb	r3, [r3, #1]
 8005af6:	2b3b      	cmp	r3, #59	; 0x3b
 8005af8:	d904      	bls.n	8005b04 <HAL_RTC_SetTime+0xf4>
 8005afa:	f240 21c9 	movw	r1, #713	; 0x2c9
 8005afe:	4867      	ldr	r0, [pc, #412]	; (8005c9c <HAL_RTC_SetTime+0x28c>)
 8005b00:	f7fb fb26 	bl	8001150 <assert_failed>
    assert_param(IS_RTC_SECONDS(sTime->Seconds));
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	789b      	ldrb	r3, [r3, #2]
 8005b08:	2b3b      	cmp	r3, #59	; 0x3b
 8005b0a:	d904      	bls.n	8005b16 <HAL_RTC_SetTime+0x106>
 8005b0c:	f240 21ca 	movw	r1, #714	; 0x2ca
 8005b10:	4862      	ldr	r0, [pc, #392]	; (8005c9c <HAL_RTC_SetTime+0x28c>)
 8005b12:	f7fb fb1d 	bl	8001150 <assert_failed>

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	781b      	ldrb	r3, [r3, #0]
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	f000 fa50 	bl	8005fc0 <RTC_ByteToBcd2>
 8005b20:	4603      	mov	r3, r0
 8005b22:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	785b      	ldrb	r3, [r3, #1]
 8005b28:	4618      	mov	r0, r3
 8005b2a:	f000 fa49 	bl	8005fc0 <RTC_ByteToBcd2>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005b32:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	789b      	ldrb	r3, [r3, #2]
 8005b38:	4618      	mov	r0, r3
 8005b3a:	f000 fa41 	bl	8005fc0 <RTC_ByteToBcd2>
 8005b3e:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005b40:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	78db      	ldrb	r3, [r3, #3]
 8005b48:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	617b      	str	r3, [r7, #20]
 8005b4e:	e062      	b.n	8005c16 <HAL_RTC_SetTime+0x206>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d022      	beq.n	8005ba4 <HAL_RTC_SetTime+0x194>
    {
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	781b      	ldrb	r3, [r3, #0]
 8005b62:	4618      	mov	r0, r3
 8005b64:	f000 fa49 	bl	8005ffa <RTC_Bcd2ToByte>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d007      	beq.n	8005b7e <HAL_RTC_SetTime+0x16e>
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	781b      	ldrb	r3, [r3, #0]
 8005b72:	4618      	mov	r0, r3
 8005b74:	f000 fa41 	bl	8005ffa <RTC_Bcd2ToByte>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	2b0c      	cmp	r3, #12
 8005b7c:	d904      	bls.n	8005b88 <HAL_RTC_SetTime+0x178>
 8005b7e:	f240 21d5 	movw	r1, #725	; 0x2d5
 8005b82:	4846      	ldr	r0, [pc, #280]	; (8005c9c <HAL_RTC_SetTime+0x28c>)
 8005b84:	f7fb fae4 	bl	8001150 <assert_failed>
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	78db      	ldrb	r3, [r3, #3]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d019      	beq.n	8005bc4 <HAL_RTC_SetTime+0x1b4>
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	78db      	ldrb	r3, [r3, #3]
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	d015      	beq.n	8005bc4 <HAL_RTC_SetTime+0x1b4>
 8005b98:	f240 21d6 	movw	r1, #726	; 0x2d6
 8005b9c:	483f      	ldr	r0, [pc, #252]	; (8005c9c <HAL_RTC_SetTime+0x28c>)
 8005b9e:	f7fb fad7 	bl	8001150 <assert_failed>
 8005ba2:	e00f      	b.n	8005bc4 <HAL_RTC_SetTime+0x1b4>
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	781b      	ldrb	r3, [r3, #0]
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f000 fa23 	bl	8005ffa <RTC_Bcd2ToByte>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b17      	cmp	r3, #23
 8005bb8:	d904      	bls.n	8005bc4 <HAL_RTC_SetTime+0x1b4>
 8005bba:	f240 21db 	movw	r1, #731	; 0x2db
 8005bbe:	4837      	ldr	r0, [pc, #220]	; (8005c9c <HAL_RTC_SetTime+0x28c>)
 8005bc0:	f7fb fac6 	bl	8001150 <assert_failed>
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	785b      	ldrb	r3, [r3, #1]
 8005bc8:	4618      	mov	r0, r3
 8005bca:	f000 fa16 	bl	8005ffa <RTC_Bcd2ToByte>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	2b3b      	cmp	r3, #59	; 0x3b
 8005bd2:	d904      	bls.n	8005bde <HAL_RTC_SetTime+0x1ce>
 8005bd4:	f240 21dd 	movw	r1, #733	; 0x2dd
 8005bd8:	4830      	ldr	r0, [pc, #192]	; (8005c9c <HAL_RTC_SetTime+0x28c>)
 8005bda:	f7fb fab9 	bl	8001150 <assert_failed>
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	789b      	ldrb	r3, [r3, #2]
 8005be2:	4618      	mov	r0, r3
 8005be4:	f000 fa09 	bl	8005ffa <RTC_Bcd2ToByte>
 8005be8:	4603      	mov	r3, r0
 8005bea:	2b3b      	cmp	r3, #59	; 0x3b
 8005bec:	d904      	bls.n	8005bf8 <HAL_RTC_SetTime+0x1e8>
 8005bee:	f240 21de 	movw	r1, #734	; 0x2de
 8005bf2:	482a      	ldr	r0, [pc, #168]	; (8005c9c <HAL_RTC_SetTime+0x28c>)
 8005bf4:	f7fb faac 	bl	8001150 <assert_failed>
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	781b      	ldrb	r3, [r3, #0]
 8005bfc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	785b      	ldrb	r3, [r3, #1]
 8005c02:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005c04:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005c06:	68ba      	ldr	r2, [r7, #8]
 8005c08:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005c0a:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	78db      	ldrb	r3, [r3, #3]
 8005c10:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005c12:	4313      	orrs	r3, r2
 8005c14:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	22ca      	movs	r2, #202	; 0xca
 8005c1c:	625a      	str	r2, [r3, #36]	; 0x24
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	2253      	movs	r2, #83	; 0x53
 8005c24:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005c26:	68f8      	ldr	r0, [r7, #12]
 8005c28:	f000 f96e 	bl	8005f08 <RTC_EnterInitMode>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005c30:	7cfb      	ldrb	r3, [r7, #19]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d120      	bne.n	8005c78 <HAL_RTC_SetTime+0x268>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005c40:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005c44:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	689a      	ldr	r2, [r3, #8]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005c54:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	6899      	ldr	r1, [r3, #8]
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	68da      	ldr	r2, [r3, #12]
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	691b      	ldr	r3, [r3, #16]
 8005c64:	431a      	orrs	r2, r3
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	430a      	orrs	r2, r1
 8005c6c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005c6e:	68f8      	ldr	r0, [r7, #12]
 8005c70:	f000 f981 	bl	8005f76 <RTC_ExitInitMode>
 8005c74:	4603      	mov	r3, r0
 8005c76:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005c78:	7cfb      	ldrb	r3, [r7, #19]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d102      	bne.n	8005c84 <HAL_RTC_SetTime+0x274>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2201      	movs	r2, #1
 8005c82:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	22ff      	movs	r2, #255	; 0xff
 8005c8a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	771a      	strb	r2, [r3, #28]

  return status;
 8005c92:	7cfb      	ldrb	r3, [r7, #19]
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	371c      	adds	r7, #28
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd90      	pop	{r4, r7, pc}
 8005c9c:	08010018 	.word	0x08010018

08005ca0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005ca0:	b590      	push	{r4, r7, lr}
 8005ca2:	b087      	sub	sp, #28
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	60f8      	str	r0, [r7, #12]
 8005ca8:	60b9      	str	r1, [r7, #8]
 8005caa:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005cac:	2300      	movs	r3, #0
 8005cae:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d007      	beq.n	8005cc6 <HAL_RTC_SetDate+0x26>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2b01      	cmp	r3, #1
 8005cba:	d004      	beq.n	8005cc6 <HAL_RTC_SetDate+0x26>
 8005cbc:	f240 3153 	movw	r1, #851	; 0x353
 8005cc0:	487c      	ldr	r0, [pc, #496]	; (8005eb4 <HAL_RTC_SetDate+0x214>)
 8005cc2:	f7fb fa45 	bl	8001150 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	7f1b      	ldrb	r3, [r3, #28]
 8005cca:	2b01      	cmp	r3, #1
 8005ccc:	d101      	bne.n	8005cd2 <HAL_RTC_SetDate+0x32>
 8005cce:	2302      	movs	r3, #2
 8005cd0:	e0ec      	b.n	8005eac <HAL_RTC_SetDate+0x20c>
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2202      	movs	r2, #2
 8005cdc:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d10e      	bne.n	8005d02 <HAL_RTC_SetDate+0x62>
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	785b      	ldrb	r3, [r3, #1]
 8005ce8:	f003 0310 	and.w	r3, r3, #16
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d008      	beq.n	8005d02 <HAL_RTC_SetDate+0x62>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	785b      	ldrb	r3, [r3, #1]
 8005cf4:	f023 0310 	bic.w	r3, r3, #16
 8005cf8:	b2db      	uxtb	r3, r3
 8005cfa:	330a      	adds	r3, #10
 8005cfc:	b2da      	uxtb	r2, r3
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	781b      	ldrb	r3, [r3, #0]
 8005d06:	2b01      	cmp	r3, #1
 8005d08:	d01c      	beq.n	8005d44 <HAL_RTC_SetDate+0xa4>
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	781b      	ldrb	r3, [r3, #0]
 8005d0e:	2b02      	cmp	r3, #2
 8005d10:	d018      	beq.n	8005d44 <HAL_RTC_SetDate+0xa4>
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	781b      	ldrb	r3, [r3, #0]
 8005d16:	2b03      	cmp	r3, #3
 8005d18:	d014      	beq.n	8005d44 <HAL_RTC_SetDate+0xa4>
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	781b      	ldrb	r3, [r3, #0]
 8005d1e:	2b04      	cmp	r3, #4
 8005d20:	d010      	beq.n	8005d44 <HAL_RTC_SetDate+0xa4>
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	781b      	ldrb	r3, [r3, #0]
 8005d26:	2b05      	cmp	r3, #5
 8005d28:	d00c      	beq.n	8005d44 <HAL_RTC_SetDate+0xa4>
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	781b      	ldrb	r3, [r3, #0]
 8005d2e:	2b06      	cmp	r3, #6
 8005d30:	d008      	beq.n	8005d44 <HAL_RTC_SetDate+0xa4>
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	781b      	ldrb	r3, [r3, #0]
 8005d36:	2b07      	cmp	r3, #7
 8005d38:	d004      	beq.n	8005d44 <HAL_RTC_SetDate+0xa4>
 8005d3a:	f240 315f 	movw	r1, #863	; 0x35f
 8005d3e:	485d      	ldr	r0, [pc, #372]	; (8005eb4 <HAL_RTC_SetDate+0x214>)
 8005d40:	f7fb fa06 	bl	8001150 <assert_failed>

  if (Format == RTC_FORMAT_BIN)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d13f      	bne.n	8005dca <HAL_RTC_SetDate+0x12a>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	78db      	ldrb	r3, [r3, #3]
 8005d4e:	2b63      	cmp	r3, #99	; 0x63
 8005d50:	d904      	bls.n	8005d5c <HAL_RTC_SetDate+0xbc>
 8005d52:	f240 3163 	movw	r1, #867	; 0x363
 8005d56:	4857      	ldr	r0, [pc, #348]	; (8005eb4 <HAL_RTC_SetDate+0x214>)
 8005d58:	f7fb f9fa 	bl	8001150 <assert_failed>
    assert_param(IS_RTC_MONTH(sDate->Month));
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	785b      	ldrb	r3, [r3, #1]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d003      	beq.n	8005d6c <HAL_RTC_SetDate+0xcc>
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	785b      	ldrb	r3, [r3, #1]
 8005d68:	2b0c      	cmp	r3, #12
 8005d6a:	d904      	bls.n	8005d76 <HAL_RTC_SetDate+0xd6>
 8005d6c:	f44f 7159 	mov.w	r1, #868	; 0x364
 8005d70:	4850      	ldr	r0, [pc, #320]	; (8005eb4 <HAL_RTC_SetDate+0x214>)
 8005d72:	f7fb f9ed 	bl	8001150 <assert_failed>
    assert_param(IS_RTC_DATE(sDate->Date));
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	789b      	ldrb	r3, [r3, #2]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d003      	beq.n	8005d86 <HAL_RTC_SetDate+0xe6>
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	789b      	ldrb	r3, [r3, #2]
 8005d82:	2b1f      	cmp	r3, #31
 8005d84:	d904      	bls.n	8005d90 <HAL_RTC_SetDate+0xf0>
 8005d86:	f240 3165 	movw	r1, #869	; 0x365
 8005d8a:	484a      	ldr	r0, [pc, #296]	; (8005eb4 <HAL_RTC_SetDate+0x214>)
 8005d8c:	f7fb f9e0 	bl	8001150 <assert_failed>

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	78db      	ldrb	r3, [r3, #3]
 8005d94:	4618      	mov	r0, r3
 8005d96:	f000 f913 	bl	8005fc0 <RTC_ByteToBcd2>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	785b      	ldrb	r3, [r3, #1]
 8005da2:	4618      	mov	r0, r3
 8005da4:	f000 f90c 	bl	8005fc0 <RTC_ByteToBcd2>
 8005da8:	4603      	mov	r3, r0
 8005daa:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005dac:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	789b      	ldrb	r3, [r3, #2]
 8005db2:	4618      	mov	r0, r3
 8005db4:	f000 f904 	bl	8005fc0 <RTC_ByteToBcd2>
 8005db8:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005dba:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	781b      	ldrb	r3, [r3, #0]
 8005dc2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	617b      	str	r3, [r7, #20]
 8005dc8:	e045      	b.n	8005e56 <HAL_RTC_SetDate+0x1b6>
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	78db      	ldrb	r3, [r3, #3]
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f000 f913 	bl	8005ffa <RTC_Bcd2ToByte>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	2b63      	cmp	r3, #99	; 0x63
 8005dd8:	d904      	bls.n	8005de4 <HAL_RTC_SetDate+0x144>
 8005dda:	f240 316e 	movw	r1, #878	; 0x36e
 8005dde:	4835      	ldr	r0, [pc, #212]	; (8005eb4 <HAL_RTC_SetDate+0x214>)
 8005de0:	f7fb f9b6 	bl	8001150 <assert_failed>
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	785b      	ldrb	r3, [r3, #1]
 8005de8:	4618      	mov	r0, r3
 8005dea:	f000 f906 	bl	8005ffa <RTC_Bcd2ToByte>
 8005dee:	4603      	mov	r3, r0
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d007      	beq.n	8005e04 <HAL_RTC_SetDate+0x164>
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	785b      	ldrb	r3, [r3, #1]
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f000 f8fe 	bl	8005ffa <RTC_Bcd2ToByte>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	2b0c      	cmp	r3, #12
 8005e02:	d904      	bls.n	8005e0e <HAL_RTC_SetDate+0x16e>
 8005e04:	f240 316f 	movw	r1, #879	; 0x36f
 8005e08:	482a      	ldr	r0, [pc, #168]	; (8005eb4 <HAL_RTC_SetDate+0x214>)
 8005e0a:	f7fb f9a1 	bl	8001150 <assert_failed>
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	789b      	ldrb	r3, [r3, #2]
 8005e12:	4618      	mov	r0, r3
 8005e14:	f000 f8f1 	bl	8005ffa <RTC_Bcd2ToByte>
 8005e18:	4603      	mov	r3, r0
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d007      	beq.n	8005e2e <HAL_RTC_SetDate+0x18e>
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	789b      	ldrb	r3, [r3, #2]
 8005e22:	4618      	mov	r0, r3
 8005e24:	f000 f8e9 	bl	8005ffa <RTC_Bcd2ToByte>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	2b1f      	cmp	r3, #31
 8005e2c:	d904      	bls.n	8005e38 <HAL_RTC_SetDate+0x198>
 8005e2e:	f44f 715c 	mov.w	r1, #880	; 0x370
 8005e32:	4820      	ldr	r0, [pc, #128]	; (8005eb4 <HAL_RTC_SetDate+0x214>)
 8005e34:	f7fb f98c 	bl	8001150 <assert_failed>

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	78db      	ldrb	r3, [r3, #3]
 8005e3c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	785b      	ldrb	r3, [r3, #1]
 8005e42:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005e44:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005e46:	68ba      	ldr	r2, [r7, #8]
 8005e48:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005e4a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	781b      	ldrb	r3, [r3, #0]
 8005e50:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005e52:	4313      	orrs	r3, r2
 8005e54:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	22ca      	movs	r2, #202	; 0xca
 8005e5c:	625a      	str	r2, [r3, #36]	; 0x24
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	2253      	movs	r2, #83	; 0x53
 8005e64:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005e66:	68f8      	ldr	r0, [r7, #12]
 8005e68:	f000 f84e 	bl	8005f08 <RTC_EnterInitMode>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005e70:	7cfb      	ldrb	r3, [r7, #19]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d10c      	bne.n	8005e90 <HAL_RTC_SetDate+0x1f0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005e80:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005e84:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005e86:	68f8      	ldr	r0, [r7, #12]
 8005e88:	f000 f875 	bl	8005f76 <RTC_ExitInitMode>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005e90:	7cfb      	ldrb	r3, [r7, #19]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d102      	bne.n	8005e9c <HAL_RTC_SetDate+0x1fc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2201      	movs	r2, #1
 8005e9a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	22ff      	movs	r2, #255	; 0xff
 8005ea2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	771a      	strb	r2, [r3, #28]

  return status;
 8005eaa:	7cfb      	ldrb	r3, [r7, #19]
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	371c      	adds	r7, #28
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd90      	pop	{r4, r7, pc}
 8005eb4:	08010018 	.word	0x08010018

08005eb8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b084      	sub	sp, #16
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	68da      	ldr	r2, [r3, #12]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005ed2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005ed4:	f7fb ffec 	bl	8001eb0 <HAL_GetTick>
 8005ed8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005eda:	e009      	b.n	8005ef0 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005edc:	f7fb ffe8 	bl	8001eb0 <HAL_GetTick>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	1ad3      	subs	r3, r2, r3
 8005ee6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005eea:	d901      	bls.n	8005ef0 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005eec:	2303      	movs	r3, #3
 8005eee:	e007      	b.n	8005f00 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	68db      	ldr	r3, [r3, #12]
 8005ef6:	f003 0320 	and.w	r3, r3, #32
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d0ee      	beq.n	8005edc <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005efe:	2300      	movs	r3, #0
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	3710      	adds	r7, #16
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}

08005f08 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b084      	sub	sp, #16
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f10:	2300      	movs	r3, #0
 8005f12:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005f14:	2300      	movs	r3, #0
 8005f16:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	68db      	ldr	r3, [r3, #12]
 8005f1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d122      	bne.n	8005f6c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	68da      	ldr	r2, [r3, #12]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005f34:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005f36:	f7fb ffbb 	bl	8001eb0 <HAL_GetTick>
 8005f3a:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005f3c:	e00c      	b.n	8005f58 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005f3e:	f7fb ffb7 	bl	8001eb0 <HAL_GetTick>
 8005f42:	4602      	mov	r2, r0
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	1ad3      	subs	r3, r2, r3
 8005f48:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f4c:	d904      	bls.n	8005f58 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2204      	movs	r2, #4
 8005f52:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005f54:	2301      	movs	r3, #1
 8005f56:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	68db      	ldr	r3, [r3, #12]
 8005f5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d102      	bne.n	8005f6c <RTC_EnterInitMode+0x64>
 8005f66:	7bfb      	ldrb	r3, [r7, #15]
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d1e8      	bne.n	8005f3e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	3710      	adds	r7, #16
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}

08005f76 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005f76:	b580      	push	{r7, lr}
 8005f78:	b084      	sub	sp, #16
 8005f7a:	af00      	add	r7, sp, #0
 8005f7c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	68da      	ldr	r2, [r3, #12]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f90:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	f003 0320 	and.w	r3, r3, #32
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d10a      	bne.n	8005fb6 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f7ff ff89 	bl	8005eb8 <HAL_RTC_WaitForSynchro>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d004      	beq.n	8005fb6 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2204      	movs	r2, #4
 8005fb0:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005fb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3710      	adds	r7, #16
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}

08005fc0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b085      	sub	sp, #20
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8005fce:	e005      	b.n	8005fdc <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005fd0:	7bfb      	ldrb	r3, [r7, #15]
 8005fd2:	3301      	adds	r3, #1
 8005fd4:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8005fd6:	79fb      	ldrb	r3, [r7, #7]
 8005fd8:	3b0a      	subs	r3, #10
 8005fda:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005fdc:	79fb      	ldrb	r3, [r7, #7]
 8005fde:	2b09      	cmp	r3, #9
 8005fe0:	d8f6      	bhi.n	8005fd0 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005fe2:	7bfb      	ldrb	r3, [r7, #15]
 8005fe4:	011b      	lsls	r3, r3, #4
 8005fe6:	b2da      	uxtb	r2, r3
 8005fe8:	79fb      	ldrb	r3, [r7, #7]
 8005fea:	4313      	orrs	r3, r2
 8005fec:	b2db      	uxtb	r3, r3
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	3714      	adds	r7, #20
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr

08005ffa <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8005ffa:	b480      	push	{r7}
 8005ffc:	b085      	sub	sp, #20
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	4603      	mov	r3, r0
 8006002:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8006004:	2300      	movs	r3, #0
 8006006:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8006008:	79fb      	ldrb	r3, [r7, #7]
 800600a:	091b      	lsrs	r3, r3, #4
 800600c:	b2db      	uxtb	r3, r3
 800600e:	461a      	mov	r2, r3
 8006010:	0092      	lsls	r2, r2, #2
 8006012:	4413      	add	r3, r2
 8006014:	005b      	lsls	r3, r3, #1
 8006016:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8006018:	79fb      	ldrb	r3, [r7, #7]
 800601a:	f003 030f 	and.w	r3, r3, #15
 800601e:	b2da      	uxtb	r2, r3
 8006020:	7bfb      	ldrb	r3, [r7, #15]
 8006022:	4413      	add	r3, r2
 8006024:	b2db      	uxtb	r3, r3
}
 8006026:	4618      	mov	r0, r3
 8006028:	3714      	adds	r7, #20
 800602a:	46bd      	mov	sp, r7
 800602c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006030:	4770      	bx	lr
	...

08006034 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b082      	sub	sp, #8
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d101      	bne.n	8006046 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006042:	2301      	movs	r3, #1
 8006044:	e18c      	b.n	8006360 <HAL_SPI_Init+0x32c>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a75      	ldr	r2, [pc, #468]	; (8006220 <HAL_SPI_Init+0x1ec>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d018      	beq.n	8006082 <HAL_SPI_Init+0x4e>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a73      	ldr	r2, [pc, #460]	; (8006224 <HAL_SPI_Init+0x1f0>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d013      	beq.n	8006082 <HAL_SPI_Init+0x4e>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a72      	ldr	r2, [pc, #456]	; (8006228 <HAL_SPI_Init+0x1f4>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d00e      	beq.n	8006082 <HAL_SPI_Init+0x4e>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a70      	ldr	r2, [pc, #448]	; (800622c <HAL_SPI_Init+0x1f8>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d009      	beq.n	8006082 <HAL_SPI_Init+0x4e>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4a6f      	ldr	r2, [pc, #444]	; (8006230 <HAL_SPI_Init+0x1fc>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d004      	beq.n	8006082 <HAL_SPI_Init+0x4e>
 8006078:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800607c:	486d      	ldr	r0, [pc, #436]	; (8006234 <HAL_SPI_Init+0x200>)
 800607e:	f7fb f867 	bl	8001150 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d009      	beq.n	800609e <HAL_SPI_Init+0x6a>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006092:	d004      	beq.n	800609e <HAL_SPI_Init+0x6a>
 8006094:	f240 1141 	movw	r1, #321	; 0x141
 8006098:	4866      	ldr	r0, [pc, #408]	; (8006234 <HAL_SPI_Init+0x200>)
 800609a:	f7fb f859 	bl	8001150 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	689b      	ldr	r3, [r3, #8]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d00e      	beq.n	80060c4 <HAL_SPI_Init+0x90>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060ae:	d009      	beq.n	80060c4 <HAL_SPI_Init+0x90>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060b8:	d004      	beq.n	80060c4 <HAL_SPI_Init+0x90>
 80060ba:	f44f 71a1 	mov.w	r1, #322	; 0x142
 80060be:	485d      	ldr	r0, [pc, #372]	; (8006234 <HAL_SPI_Init+0x200>)
 80060c0:	f7fb f846 	bl	8001150 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80060cc:	d008      	beq.n	80060e0 <HAL_SPI_Init+0xac>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d004      	beq.n	80060e0 <HAL_SPI_Init+0xac>
 80060d6:	f240 1143 	movw	r1, #323	; 0x143
 80060da:	4856      	ldr	r0, [pc, #344]	; (8006234 <HAL_SPI_Init+0x200>)
 80060dc:	f7fb f838 	bl	8001150 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	699b      	ldr	r3, [r3, #24]
 80060e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80060e8:	d00d      	beq.n	8006106 <HAL_SPI_Init+0xd2>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	699b      	ldr	r3, [r3, #24]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d009      	beq.n	8006106 <HAL_SPI_Init+0xd2>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	699b      	ldr	r3, [r3, #24]
 80060f6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80060fa:	d004      	beq.n	8006106 <HAL_SPI_Init+0xd2>
 80060fc:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8006100:	484c      	ldr	r0, [pc, #304]	; (8006234 <HAL_SPI_Init+0x200>)
 8006102:	f7fb f825 	bl	8001150 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	69db      	ldr	r3, [r3, #28]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d020      	beq.n	8006150 <HAL_SPI_Init+0x11c>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	69db      	ldr	r3, [r3, #28]
 8006112:	2b08      	cmp	r3, #8
 8006114:	d01c      	beq.n	8006150 <HAL_SPI_Init+0x11c>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	69db      	ldr	r3, [r3, #28]
 800611a:	2b10      	cmp	r3, #16
 800611c:	d018      	beq.n	8006150 <HAL_SPI_Init+0x11c>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	69db      	ldr	r3, [r3, #28]
 8006122:	2b18      	cmp	r3, #24
 8006124:	d014      	beq.n	8006150 <HAL_SPI_Init+0x11c>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	69db      	ldr	r3, [r3, #28]
 800612a:	2b20      	cmp	r3, #32
 800612c:	d010      	beq.n	8006150 <HAL_SPI_Init+0x11c>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	69db      	ldr	r3, [r3, #28]
 8006132:	2b28      	cmp	r3, #40	; 0x28
 8006134:	d00c      	beq.n	8006150 <HAL_SPI_Init+0x11c>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	69db      	ldr	r3, [r3, #28]
 800613a:	2b30      	cmp	r3, #48	; 0x30
 800613c:	d008      	beq.n	8006150 <HAL_SPI_Init+0x11c>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	69db      	ldr	r3, [r3, #28]
 8006142:	2b38      	cmp	r3, #56	; 0x38
 8006144:	d004      	beq.n	8006150 <HAL_SPI_Init+0x11c>
 8006146:	f240 1145 	movw	r1, #325	; 0x145
 800614a:	483a      	ldr	r0, [pc, #232]	; (8006234 <HAL_SPI_Init+0x200>)
 800614c:	f7fb f800 	bl	8001150 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6a1b      	ldr	r3, [r3, #32]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d008      	beq.n	800616a <HAL_SPI_Init+0x136>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6a1b      	ldr	r3, [r3, #32]
 800615c:	2b80      	cmp	r3, #128	; 0x80
 800615e:	d004      	beq.n	800616a <HAL_SPI_Init+0x136>
 8006160:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8006164:	4833      	ldr	r0, [pc, #204]	; (8006234 <HAL_SPI_Init+0x200>)
 8006166:	f7fa fff3 	bl	8001150 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800616e:	2b00      	cmp	r3, #0
 8006170:	d008      	beq.n	8006184 <HAL_SPI_Init+0x150>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006176:	2b10      	cmp	r3, #16
 8006178:	d004      	beq.n	8006184 <HAL_SPI_Init+0x150>
 800617a:	f240 1147 	movw	r1, #327	; 0x147
 800617e:	482d      	ldr	r0, [pc, #180]	; (8006234 <HAL_SPI_Init+0x200>)
 8006180:	f7fa ffe6 	bl	8001150 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006188:	2b00      	cmp	r3, #0
 800618a:	d155      	bne.n	8006238 <HAL_SPI_Init+0x204>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	691b      	ldr	r3, [r3, #16]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d008      	beq.n	80061a6 <HAL_SPI_Init+0x172>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	691b      	ldr	r3, [r3, #16]
 8006198:	2b02      	cmp	r3, #2
 800619a:	d004      	beq.n	80061a6 <HAL_SPI_Init+0x172>
 800619c:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 80061a0:	4824      	ldr	r0, [pc, #144]	; (8006234 <HAL_SPI_Init+0x200>)
 80061a2:	f7fa ffd5 	bl	8001150 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	695b      	ldr	r3, [r3, #20]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d008      	beq.n	80061c0 <HAL_SPI_Init+0x18c>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	695b      	ldr	r3, [r3, #20]
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	d004      	beq.n	80061c0 <HAL_SPI_Init+0x18c>
 80061b6:	f240 114b 	movw	r1, #331	; 0x14b
 80061ba:	481e      	ldr	r0, [pc, #120]	; (8006234 <HAL_SPI_Init+0x200>)
 80061bc:	f7fa ffc8 	bl	8001150 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061c8:	d125      	bne.n	8006216 <HAL_SPI_Init+0x1e2>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	69db      	ldr	r3, [r3, #28]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d05d      	beq.n	800628e <HAL_SPI_Init+0x25a>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	69db      	ldr	r3, [r3, #28]
 80061d6:	2b08      	cmp	r3, #8
 80061d8:	d059      	beq.n	800628e <HAL_SPI_Init+0x25a>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	69db      	ldr	r3, [r3, #28]
 80061de:	2b10      	cmp	r3, #16
 80061e0:	d055      	beq.n	800628e <HAL_SPI_Init+0x25a>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	69db      	ldr	r3, [r3, #28]
 80061e6:	2b18      	cmp	r3, #24
 80061e8:	d051      	beq.n	800628e <HAL_SPI_Init+0x25a>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	69db      	ldr	r3, [r3, #28]
 80061ee:	2b20      	cmp	r3, #32
 80061f0:	d04d      	beq.n	800628e <HAL_SPI_Init+0x25a>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	69db      	ldr	r3, [r3, #28]
 80061f6:	2b28      	cmp	r3, #40	; 0x28
 80061f8:	d049      	beq.n	800628e <HAL_SPI_Init+0x25a>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	69db      	ldr	r3, [r3, #28]
 80061fe:	2b30      	cmp	r3, #48	; 0x30
 8006200:	d045      	beq.n	800628e <HAL_SPI_Init+0x25a>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	69db      	ldr	r3, [r3, #28]
 8006206:	2b38      	cmp	r3, #56	; 0x38
 8006208:	d041      	beq.n	800628e <HAL_SPI_Init+0x25a>
 800620a:	f240 114f 	movw	r1, #335	; 0x14f
 800620e:	4809      	ldr	r0, [pc, #36]	; (8006234 <HAL_SPI_Init+0x200>)
 8006210:	f7fa ff9e 	bl	8001150 <assert_failed>
 8006214:	e03b      	b.n	800628e <HAL_SPI_Init+0x25a>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2200      	movs	r2, #0
 800621a:	61da      	str	r2, [r3, #28]
 800621c:	e037      	b.n	800628e <HAL_SPI_Init+0x25a>
 800621e:	bf00      	nop
 8006220:	40013000 	.word	0x40013000
 8006224:	40003800 	.word	0x40003800
 8006228:	40003c00 	.word	0x40003c00
 800622c:	40013400 	.word	0x40013400
 8006230:	40015000 	.word	0x40015000
 8006234:	08010050 	.word	0x08010050
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	69db      	ldr	r3, [r3, #28]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d020      	beq.n	8006282 <HAL_SPI_Init+0x24e>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	69db      	ldr	r3, [r3, #28]
 8006244:	2b08      	cmp	r3, #8
 8006246:	d01c      	beq.n	8006282 <HAL_SPI_Init+0x24e>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	69db      	ldr	r3, [r3, #28]
 800624c:	2b10      	cmp	r3, #16
 800624e:	d018      	beq.n	8006282 <HAL_SPI_Init+0x24e>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	69db      	ldr	r3, [r3, #28]
 8006254:	2b18      	cmp	r3, #24
 8006256:	d014      	beq.n	8006282 <HAL_SPI_Init+0x24e>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	69db      	ldr	r3, [r3, #28]
 800625c:	2b20      	cmp	r3, #32
 800625e:	d010      	beq.n	8006282 <HAL_SPI_Init+0x24e>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	69db      	ldr	r3, [r3, #28]
 8006264:	2b28      	cmp	r3, #40	; 0x28
 8006266:	d00c      	beq.n	8006282 <HAL_SPI_Init+0x24e>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	69db      	ldr	r3, [r3, #28]
 800626c:	2b30      	cmp	r3, #48	; 0x30
 800626e:	d008      	beq.n	8006282 <HAL_SPI_Init+0x24e>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	69db      	ldr	r3, [r3, #28]
 8006274:	2b38      	cmp	r3, #56	; 0x38
 8006276:	d004      	beq.n	8006282 <HAL_SPI_Init+0x24e>
 8006278:	f240 1159 	movw	r1, #345	; 0x159
 800627c:	483a      	ldr	r0, [pc, #232]	; (8006368 <HAL_SPI_Init+0x334>)
 800627e:	f7fa ff67 	bl	8001150 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800629a:	b2db      	uxtb	r3, r3
 800629c:	2b00      	cmp	r3, #0
 800629e:	d106      	bne.n	80062ae <HAL_SPI_Init+0x27a>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2200      	movs	r2, #0
 80062a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f7fb f819 	bl	80012e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2202      	movs	r2, #2
 80062b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062c4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	685b      	ldr	r3, [r3, #4]
 80062ca:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	689b      	ldr	r3, [r3, #8]
 80062d2:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80062d6:	431a      	orrs	r2, r3
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	68db      	ldr	r3, [r3, #12]
 80062dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80062e0:	431a      	orrs	r2, r3
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	691b      	ldr	r3, [r3, #16]
 80062e6:	f003 0302 	and.w	r3, r3, #2
 80062ea:	431a      	orrs	r2, r3
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	695b      	ldr	r3, [r3, #20]
 80062f0:	f003 0301 	and.w	r3, r3, #1
 80062f4:	431a      	orrs	r2, r3
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	699b      	ldr	r3, [r3, #24]
 80062fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062fe:	431a      	orrs	r2, r3
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	69db      	ldr	r3, [r3, #28]
 8006304:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006308:	431a      	orrs	r2, r3
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6a1b      	ldr	r3, [r3, #32]
 800630e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006312:	ea42 0103 	orr.w	r1, r2, r3
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800631a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	430a      	orrs	r2, r1
 8006324:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	699b      	ldr	r3, [r3, #24]
 800632a:	0c1b      	lsrs	r3, r3, #16
 800632c:	f003 0104 	and.w	r1, r3, #4
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006334:	f003 0210 	and.w	r2, r3, #16
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	430a      	orrs	r2, r1
 800633e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	69da      	ldr	r2, [r3, #28]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800634e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2200      	movs	r2, #0
 8006354:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2201      	movs	r2, #1
 800635a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800635e:	2300      	movs	r3, #0
}
 8006360:	4618      	mov	r0, r3
 8006362:	3708      	adds	r7, #8
 8006364:	46bd      	mov	sp, r7
 8006366:	bd80      	pop	{r7, pc}
 8006368:	08010050 	.word	0x08010050

0800636c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b088      	sub	sp, #32
 8006370:	af00      	add	r7, sp, #0
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	60b9      	str	r1, [r7, #8]
 8006376:	603b      	str	r3, [r7, #0]
 8006378:	4613      	mov	r3, r2
 800637a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800637c:	2300      	movs	r3, #0
 800637e:	77fb      	strb	r3, [r7, #31]
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d009      	beq.n	800639c <HAL_SPI_Transmit+0x30>
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006390:	d004      	beq.n	800639c <HAL_SPI_Transmit+0x30>
 8006392:	f44f 7142 	mov.w	r1, #776	; 0x308
 8006396:	4880      	ldr	r0, [pc, #512]	; (8006598 <HAL_SPI_Transmit+0x22c>)
 8006398:	f7fa feda 	bl	8001150 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d101      	bne.n	80063aa <HAL_SPI_Transmit+0x3e>
 80063a6:	2302      	movs	r3, #2
 80063a8:	e128      	b.n	80065fc <HAL_SPI_Transmit+0x290>
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2201      	movs	r2, #1
 80063ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80063b2:	f7fb fd7d 	bl	8001eb0 <HAL_GetTick>
 80063b6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80063b8:	88fb      	ldrh	r3, [r7, #6]
 80063ba:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80063c2:	b2db      	uxtb	r3, r3
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	d002      	beq.n	80063ce <HAL_SPI_Transmit+0x62>
  {
    errorcode = HAL_BUSY;
 80063c8:	2302      	movs	r3, #2
 80063ca:	77fb      	strb	r3, [r7, #31]
    goto error;
 80063cc:	e10d      	b.n	80065ea <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d002      	beq.n	80063da <HAL_SPI_Transmit+0x6e>
 80063d4:	88fb      	ldrh	r3, [r7, #6]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d102      	bne.n	80063e0 <HAL_SPI_Transmit+0x74>
  {
    errorcode = HAL_ERROR;
 80063da:	2301      	movs	r3, #1
 80063dc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80063de:	e104      	b.n	80065ea <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	2203      	movs	r2, #3
 80063e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2200      	movs	r2, #0
 80063ec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	68ba      	ldr	r2, [r7, #8]
 80063f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	88fa      	ldrh	r2, [r7, #6]
 80063f8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	88fa      	ldrh	r2, [r7, #6]
 80063fe:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2200      	movs	r2, #0
 8006404:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2200      	movs	r2, #0
 800640a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2200      	movs	r2, #0
 8006410:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2200      	movs	r2, #0
 8006416:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2200      	movs	r2, #0
 800641c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006426:	d10f      	bne.n	8006448 <HAL_SPI_Transmit+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	681a      	ldr	r2, [r3, #0]
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006436:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006446:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006452:	2b40      	cmp	r3, #64	; 0x40
 8006454:	d007      	beq.n	8006466 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006464:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	68db      	ldr	r3, [r3, #12]
 800646a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800646e:	d14b      	bne.n	8006508 <HAL_SPI_Transmit+0x19c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d002      	beq.n	800647e <HAL_SPI_Transmit+0x112>
 8006478:	8afb      	ldrh	r3, [r7, #22]
 800647a:	2b01      	cmp	r3, #1
 800647c:	d13e      	bne.n	80064fc <HAL_SPI_Transmit+0x190>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006482:	881a      	ldrh	r2, [r3, #0]
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800648e:	1c9a      	adds	r2, r3, #2
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006498:	b29b      	uxth	r3, r3
 800649a:	3b01      	subs	r3, #1
 800649c:	b29a      	uxth	r2, r3
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80064a2:	e02b      	b.n	80064fc <HAL_SPI_Transmit+0x190>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	f003 0302 	and.w	r3, r3, #2
 80064ae:	2b02      	cmp	r3, #2
 80064b0:	d112      	bne.n	80064d8 <HAL_SPI_Transmit+0x16c>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064b6:	881a      	ldrh	r2, [r3, #0]
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064c2:	1c9a      	adds	r2, r3, #2
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064cc:	b29b      	uxth	r3, r3
 80064ce:	3b01      	subs	r3, #1
 80064d0:	b29a      	uxth	r2, r3
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	86da      	strh	r2, [r3, #54]	; 0x36
 80064d6:	e011      	b.n	80064fc <HAL_SPI_Transmit+0x190>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064d8:	f7fb fcea 	bl	8001eb0 <HAL_GetTick>
 80064dc:	4602      	mov	r2, r0
 80064de:	69bb      	ldr	r3, [r7, #24]
 80064e0:	1ad3      	subs	r3, r2, r3
 80064e2:	683a      	ldr	r2, [r7, #0]
 80064e4:	429a      	cmp	r2, r3
 80064e6:	d803      	bhi.n	80064f0 <HAL_SPI_Transmit+0x184>
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ee:	d102      	bne.n	80064f6 <HAL_SPI_Transmit+0x18a>
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d102      	bne.n	80064fc <HAL_SPI_Transmit+0x190>
        {
          errorcode = HAL_TIMEOUT;
 80064f6:	2303      	movs	r3, #3
 80064f8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80064fa:	e076      	b.n	80065ea <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006500:	b29b      	uxth	r3, r3
 8006502:	2b00      	cmp	r3, #0
 8006504:	d1ce      	bne.n	80064a4 <HAL_SPI_Transmit+0x138>
 8006506:	e04e      	b.n	80065a6 <HAL_SPI_Transmit+0x23a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d002      	beq.n	8006516 <HAL_SPI_Transmit+0x1aa>
 8006510:	8afb      	ldrh	r3, [r7, #22]
 8006512:	2b01      	cmp	r3, #1
 8006514:	d142      	bne.n	800659c <HAL_SPI_Transmit+0x230>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	330c      	adds	r3, #12
 8006520:	7812      	ldrb	r2, [r2, #0]
 8006522:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006528:	1c5a      	adds	r2, r3, #1
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006532:	b29b      	uxth	r3, r3
 8006534:	3b01      	subs	r3, #1
 8006536:	b29a      	uxth	r2, r3
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800653c:	e02e      	b.n	800659c <HAL_SPI_Transmit+0x230>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	689b      	ldr	r3, [r3, #8]
 8006544:	f003 0302 	and.w	r3, r3, #2
 8006548:	2b02      	cmp	r3, #2
 800654a:	d113      	bne.n	8006574 <HAL_SPI_Transmit+0x208>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	330c      	adds	r3, #12
 8006556:	7812      	ldrb	r2, [r2, #0]
 8006558:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800655e:	1c5a      	adds	r2, r3, #1
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006568:	b29b      	uxth	r3, r3
 800656a:	3b01      	subs	r3, #1
 800656c:	b29a      	uxth	r2, r3
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	86da      	strh	r2, [r3, #54]	; 0x36
 8006572:	e013      	b.n	800659c <HAL_SPI_Transmit+0x230>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006574:	f7fb fc9c 	bl	8001eb0 <HAL_GetTick>
 8006578:	4602      	mov	r2, r0
 800657a:	69bb      	ldr	r3, [r7, #24]
 800657c:	1ad3      	subs	r3, r2, r3
 800657e:	683a      	ldr	r2, [r7, #0]
 8006580:	429a      	cmp	r2, r3
 8006582:	d803      	bhi.n	800658c <HAL_SPI_Transmit+0x220>
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800658a:	d102      	bne.n	8006592 <HAL_SPI_Transmit+0x226>
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d104      	bne.n	800659c <HAL_SPI_Transmit+0x230>
        {
          errorcode = HAL_TIMEOUT;
 8006592:	2303      	movs	r3, #3
 8006594:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006596:	e028      	b.n	80065ea <HAL_SPI_Transmit+0x27e>
 8006598:	08010050 	.word	0x08010050
    while (hspi->TxXferCount > 0U)
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d1cb      	bne.n	800653e <HAL_SPI_Transmit+0x1d2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80065a6:	69ba      	ldr	r2, [r7, #24]
 80065a8:	6839      	ldr	r1, [r7, #0]
 80065aa:	68f8      	ldr	r0, [r7, #12]
 80065ac:	f000 f8b2 	bl	8006714 <SPI_EndRxTxTransaction>
 80065b0:	4603      	mov	r3, r0
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d002      	beq.n	80065bc <HAL_SPI_Transmit+0x250>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2220      	movs	r2, #32
 80065ba:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	689b      	ldr	r3, [r3, #8]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d10a      	bne.n	80065da <HAL_SPI_Transmit+0x26e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80065c4:	2300      	movs	r3, #0
 80065c6:	613b      	str	r3, [r7, #16]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	68db      	ldr	r3, [r3, #12]
 80065ce:	613b      	str	r3, [r7, #16]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	613b      	str	r3, [r7, #16]
 80065d8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d002      	beq.n	80065e8 <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 80065e2:	2301      	movs	r3, #1
 80065e4:	77fb      	strb	r3, [r7, #31]
 80065e6:	e000      	b.n	80065ea <HAL_SPI_Transmit+0x27e>
  }

error:
 80065e8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2201      	movs	r2, #1
 80065ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80065fa:	7ffb      	ldrb	r3, [r7, #31]
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3720      	adds	r7, #32
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}

08006604 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b088      	sub	sp, #32
 8006608:	af00      	add	r7, sp, #0
 800660a:	60f8      	str	r0, [r7, #12]
 800660c:	60b9      	str	r1, [r7, #8]
 800660e:	603b      	str	r3, [r7, #0]
 8006610:	4613      	mov	r3, r2
 8006612:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006614:	f7fb fc4c 	bl	8001eb0 <HAL_GetTick>
 8006618:	4602      	mov	r2, r0
 800661a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800661c:	1a9b      	subs	r3, r3, r2
 800661e:	683a      	ldr	r2, [r7, #0]
 8006620:	4413      	add	r3, r2
 8006622:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006624:	f7fb fc44 	bl	8001eb0 <HAL_GetTick>
 8006628:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800662a:	4b39      	ldr	r3, [pc, #228]	; (8006710 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	015b      	lsls	r3, r3, #5
 8006630:	0d1b      	lsrs	r3, r3, #20
 8006632:	69fa      	ldr	r2, [r7, #28]
 8006634:	fb02 f303 	mul.w	r3, r2, r3
 8006638:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800663a:	e054      	b.n	80066e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006642:	d050      	beq.n	80066e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006644:	f7fb fc34 	bl	8001eb0 <HAL_GetTick>
 8006648:	4602      	mov	r2, r0
 800664a:	69bb      	ldr	r3, [r7, #24]
 800664c:	1ad3      	subs	r3, r2, r3
 800664e:	69fa      	ldr	r2, [r7, #28]
 8006650:	429a      	cmp	r2, r3
 8006652:	d902      	bls.n	800665a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006654:	69fb      	ldr	r3, [r7, #28]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d13d      	bne.n	80066d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	685a      	ldr	r2, [r3, #4]
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006668:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	685b      	ldr	r3, [r3, #4]
 800666e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006672:	d111      	bne.n	8006698 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	689b      	ldr	r3, [r3, #8]
 8006678:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800667c:	d004      	beq.n	8006688 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	689b      	ldr	r3, [r3, #8]
 8006682:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006686:	d107      	bne.n	8006698 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	681a      	ldr	r2, [r3, #0]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006696:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800669c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066a0:	d10f      	bne.n	80066c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80066b0:	601a      	str	r2, [r3, #0]
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80066c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	2201      	movs	r2, #1
 80066c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	2200      	movs	r2, #0
 80066ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80066d2:	2303      	movs	r3, #3
 80066d4:	e017      	b.n	8006706 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d101      	bne.n	80066e0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80066dc:	2300      	movs	r3, #0
 80066de:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	3b01      	subs	r3, #1
 80066e4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	689a      	ldr	r2, [r3, #8]
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	4013      	ands	r3, r2
 80066f0:	68ba      	ldr	r2, [r7, #8]
 80066f2:	429a      	cmp	r2, r3
 80066f4:	bf0c      	ite	eq
 80066f6:	2301      	moveq	r3, #1
 80066f8:	2300      	movne	r3, #0
 80066fa:	b2db      	uxtb	r3, r3
 80066fc:	461a      	mov	r2, r3
 80066fe:	79fb      	ldrb	r3, [r7, #7]
 8006700:	429a      	cmp	r2, r3
 8006702:	d19b      	bne.n	800663c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006704:	2300      	movs	r3, #0
}
 8006706:	4618      	mov	r0, r3
 8006708:	3720      	adds	r7, #32
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}
 800670e:	bf00      	nop
 8006710:	20000150 	.word	0x20000150

08006714 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b088      	sub	sp, #32
 8006718:	af02      	add	r7, sp, #8
 800671a:	60f8      	str	r0, [r7, #12]
 800671c:	60b9      	str	r1, [r7, #8]
 800671e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006720:	4b1b      	ldr	r3, [pc, #108]	; (8006790 <SPI_EndRxTxTransaction+0x7c>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a1b      	ldr	r2, [pc, #108]	; (8006794 <SPI_EndRxTxTransaction+0x80>)
 8006726:	fba2 2303 	umull	r2, r3, r2, r3
 800672a:	0d5b      	lsrs	r3, r3, #21
 800672c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006730:	fb02 f303 	mul.w	r3, r2, r3
 8006734:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800673e:	d112      	bne.n	8006766 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	9300      	str	r3, [sp, #0]
 8006744:	68bb      	ldr	r3, [r7, #8]
 8006746:	2200      	movs	r2, #0
 8006748:	2180      	movs	r1, #128	; 0x80
 800674a:	68f8      	ldr	r0, [r7, #12]
 800674c:	f7ff ff5a 	bl	8006604 <SPI_WaitFlagStateUntilTimeout>
 8006750:	4603      	mov	r3, r0
 8006752:	2b00      	cmp	r3, #0
 8006754:	d016      	beq.n	8006784 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800675a:	f043 0220 	orr.w	r2, r3, #32
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006762:	2303      	movs	r3, #3
 8006764:	e00f      	b.n	8006786 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d00a      	beq.n	8006782 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	3b01      	subs	r3, #1
 8006770:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800677c:	2b80      	cmp	r3, #128	; 0x80
 800677e:	d0f2      	beq.n	8006766 <SPI_EndRxTxTransaction+0x52>
 8006780:	e000      	b.n	8006784 <SPI_EndRxTxTransaction+0x70>
        break;
 8006782:	bf00      	nop
  }

  return HAL_OK;
 8006784:	2300      	movs	r3, #0
}
 8006786:	4618      	mov	r0, r3
 8006788:	3718      	adds	r7, #24
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}
 800678e:	bf00      	nop
 8006790:	20000150 	.word	0x20000150
 8006794:	165e9f81 	.word	0x165e9f81

08006798 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b082      	sub	sp, #8
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d101      	bne.n	80067aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e0a7      	b.n	80068fa <HAL_TIM_Base_Init+0x162>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a55      	ldr	r2, [pc, #340]	; (8006904 <HAL_TIM_Base_Init+0x16c>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d027      	beq.n	8006804 <HAL_TIM_Base_Init+0x6c>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067bc:	d022      	beq.n	8006804 <HAL_TIM_Base_Init+0x6c>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	4a51      	ldr	r2, [pc, #324]	; (8006908 <HAL_TIM_Base_Init+0x170>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d01d      	beq.n	8006804 <HAL_TIM_Base_Init+0x6c>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4a4f      	ldr	r2, [pc, #316]	; (800690c <HAL_TIM_Base_Init+0x174>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d018      	beq.n	8006804 <HAL_TIM_Base_Init+0x6c>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	4a4e      	ldr	r2, [pc, #312]	; (8006910 <HAL_TIM_Base_Init+0x178>)
 80067d8:	4293      	cmp	r3, r2
 80067da:	d013      	beq.n	8006804 <HAL_TIM_Base_Init+0x6c>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4a4c      	ldr	r2, [pc, #304]	; (8006914 <HAL_TIM_Base_Init+0x17c>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d00e      	beq.n	8006804 <HAL_TIM_Base_Init+0x6c>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4a4b      	ldr	r2, [pc, #300]	; (8006918 <HAL_TIM_Base_Init+0x180>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d009      	beq.n	8006804 <HAL_TIM_Base_Init+0x6c>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4a49      	ldr	r2, [pc, #292]	; (800691c <HAL_TIM_Base_Init+0x184>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d004      	beq.n	8006804 <HAL_TIM_Base_Init+0x6c>
 80067fa:	f240 1113 	movw	r1, #275	; 0x113
 80067fe:	4848      	ldr	r0, [pc, #288]	; (8006920 <HAL_TIM_Base_Init+0x188>)
 8006800:	f7fa fca6 	bl	8001150 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	689b      	ldr	r3, [r3, #8]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d014      	beq.n	8006836 <HAL_TIM_Base_Init+0x9e>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	2b10      	cmp	r3, #16
 8006812:	d010      	beq.n	8006836 <HAL_TIM_Base_Init+0x9e>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	689b      	ldr	r3, [r3, #8]
 8006818:	2b20      	cmp	r3, #32
 800681a:	d00c      	beq.n	8006836 <HAL_TIM_Base_Init+0x9e>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	689b      	ldr	r3, [r3, #8]
 8006820:	2b40      	cmp	r3, #64	; 0x40
 8006822:	d008      	beq.n	8006836 <HAL_TIM_Base_Init+0x9e>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	2b60      	cmp	r3, #96	; 0x60
 800682a:	d004      	beq.n	8006836 <HAL_TIM_Base_Init+0x9e>
 800682c:	f44f 718a 	mov.w	r1, #276	; 0x114
 8006830:	483b      	ldr	r0, [pc, #236]	; (8006920 <HAL_TIM_Base_Init+0x188>)
 8006832:	f7fa fc8d 	bl	8001150 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	691b      	ldr	r3, [r3, #16]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d00e      	beq.n	800685c <HAL_TIM_Base_Init+0xc4>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	691b      	ldr	r3, [r3, #16]
 8006842:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006846:	d009      	beq.n	800685c <HAL_TIM_Base_Init+0xc4>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	691b      	ldr	r3, [r3, #16]
 800684c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006850:	d004      	beq.n	800685c <HAL_TIM_Base_Init+0xc4>
 8006852:	f240 1115 	movw	r1, #277	; 0x115
 8006856:	4832      	ldr	r0, [pc, #200]	; (8006920 <HAL_TIM_Base_Init+0x188>)
 8006858:	f7fa fc7a 	bl	8001150 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	699b      	ldr	r3, [r3, #24]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d008      	beq.n	8006876 <HAL_TIM_Base_Init+0xde>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	699b      	ldr	r3, [r3, #24]
 8006868:	2b80      	cmp	r3, #128	; 0x80
 800686a:	d004      	beq.n	8006876 <HAL_TIM_Base_Init+0xde>
 800686c:	f44f 718b 	mov.w	r1, #278	; 0x116
 8006870:	482b      	ldr	r0, [pc, #172]	; (8006920 <HAL_TIM_Base_Init+0x188>)
 8006872:	f7fa fc6d 	bl	8001150 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800687c:	b2db      	uxtb	r3, r3
 800687e:	2b00      	cmp	r3, #0
 8006880:	d106      	bne.n	8006890 <HAL_TIM_Base_Init+0xf8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2200      	movs	r2, #0
 8006886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800688a:	6878      	ldr	r0, [r7, #4]
 800688c:	f000 f84a 	bl	8006924 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2202      	movs	r2, #2
 8006894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681a      	ldr	r2, [r3, #0]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	3304      	adds	r3, #4
 80068a0:	4619      	mov	r1, r3
 80068a2:	4610      	mov	r0, r2
 80068a4:	f000 fc62 	bl	800716c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2201      	movs	r2, #1
 80068ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2201      	movs	r2, #1
 80068b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2201      	movs	r2, #1
 80068bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2201      	movs	r2, #1
 80068c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2201      	movs	r2, #1
 80068cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2201      	movs	r2, #1
 80068dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2201      	movs	r2, #1
 80068e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2201      	movs	r2, #1
 80068f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80068f8:	2300      	movs	r3, #0
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3708      	adds	r7, #8
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}
 8006902:	bf00      	nop
 8006904:	40010000 	.word	0x40010000
 8006908:	40000400 	.word	0x40000400
 800690c:	40000800 	.word	0x40000800
 8006910:	40000c00 	.word	0x40000c00
 8006914:	40014000 	.word	0x40014000
 8006918:	40014400 	.word	0x40014400
 800691c:	40014800 	.word	0x40014800
 8006920:	08010088 	.word	0x08010088

08006924 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006924:	b480      	push	{r7}
 8006926:	b083      	sub	sp, #12
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800692c:	bf00      	nop
 800692e:	370c      	adds	r7, #12
 8006930:	46bd      	mov	sp, r7
 8006932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006936:	4770      	bx	lr

08006938 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b084      	sub	sp, #16
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4a3d      	ldr	r2, [pc, #244]	; (8006a3c <HAL_TIM_Base_Start_IT+0x104>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d027      	beq.n	800699a <HAL_TIM_Base_Start_IT+0x62>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006952:	d022      	beq.n	800699a <HAL_TIM_Base_Start_IT+0x62>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4a39      	ldr	r2, [pc, #228]	; (8006a40 <HAL_TIM_Base_Start_IT+0x108>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d01d      	beq.n	800699a <HAL_TIM_Base_Start_IT+0x62>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4a38      	ldr	r2, [pc, #224]	; (8006a44 <HAL_TIM_Base_Start_IT+0x10c>)
 8006964:	4293      	cmp	r3, r2
 8006966:	d018      	beq.n	800699a <HAL_TIM_Base_Start_IT+0x62>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a36      	ldr	r2, [pc, #216]	; (8006a48 <HAL_TIM_Base_Start_IT+0x110>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d013      	beq.n	800699a <HAL_TIM_Base_Start_IT+0x62>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4a35      	ldr	r2, [pc, #212]	; (8006a4c <HAL_TIM_Base_Start_IT+0x114>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d00e      	beq.n	800699a <HAL_TIM_Base_Start_IT+0x62>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	4a33      	ldr	r2, [pc, #204]	; (8006a50 <HAL_TIM_Base_Start_IT+0x118>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d009      	beq.n	800699a <HAL_TIM_Base_Start_IT+0x62>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	4a32      	ldr	r2, [pc, #200]	; (8006a54 <HAL_TIM_Base_Start_IT+0x11c>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d004      	beq.n	800699a <HAL_TIM_Base_Start_IT+0x62>
 8006990:	f240 11cf 	movw	r1, #463	; 0x1cf
 8006994:	4830      	ldr	r0, [pc, #192]	; (8006a58 <HAL_TIM_Base_Start_IT+0x120>)
 8006996:	f7fa fbdb 	bl	8001150 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069a0:	b2db      	uxtb	r3, r3
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	d001      	beq.n	80069aa <HAL_TIM_Base_Start_IT+0x72>
  {
    return HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	e044      	b.n	8006a34 <HAL_TIM_Base_Start_IT+0xfc>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2202      	movs	r2, #2
 80069ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	68da      	ldr	r2, [r3, #12]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f042 0201 	orr.w	r2, r2, #1
 80069c0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4a1d      	ldr	r2, [pc, #116]	; (8006a3c <HAL_TIM_Base_Start_IT+0x104>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d018      	beq.n	80069fe <HAL_TIM_Base_Start_IT+0xc6>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069d4:	d013      	beq.n	80069fe <HAL_TIM_Base_Start_IT+0xc6>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4a19      	ldr	r2, [pc, #100]	; (8006a40 <HAL_TIM_Base_Start_IT+0x108>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d00e      	beq.n	80069fe <HAL_TIM_Base_Start_IT+0xc6>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4a17      	ldr	r2, [pc, #92]	; (8006a44 <HAL_TIM_Base_Start_IT+0x10c>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d009      	beq.n	80069fe <HAL_TIM_Base_Start_IT+0xc6>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a16      	ldr	r2, [pc, #88]	; (8006a48 <HAL_TIM_Base_Start_IT+0x110>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d004      	beq.n	80069fe <HAL_TIM_Base_Start_IT+0xc6>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4a14      	ldr	r2, [pc, #80]	; (8006a4c <HAL_TIM_Base_Start_IT+0x114>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d111      	bne.n	8006a22 <HAL_TIM_Base_Start_IT+0xea>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	689b      	ldr	r3, [r3, #8]
 8006a04:	f003 0307 	and.w	r3, r3, #7
 8006a08:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2b06      	cmp	r3, #6
 8006a0e:	d010      	beq.n	8006a32 <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	681a      	ldr	r2, [r3, #0]
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f042 0201 	orr.w	r2, r2, #1
 8006a1e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a20:	e007      	b.n	8006a32 <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f042 0201 	orr.w	r2, r2, #1
 8006a30:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006a32:	2300      	movs	r3, #0
}
 8006a34:	4618      	mov	r0, r3
 8006a36:	3710      	adds	r7, #16
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	bd80      	pop	{r7, pc}
 8006a3c:	40010000 	.word	0x40010000
 8006a40:	40000400 	.word	0x40000400
 8006a44:	40000800 	.word	0x40000800
 8006a48:	40000c00 	.word	0x40000c00
 8006a4c:	40014000 	.word	0x40014000
 8006a50:	40014400 	.word	0x40014400
 8006a54:	40014800 	.word	0x40014800
 8006a58:	08010088 	.word	0x08010088

08006a5c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b086      	sub	sp, #24
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
 8006a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d101      	bne.n	8006a70 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	e18a      	b.n	8006d86 <HAL_TIM_Encoder_Init+0x32a>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	4a78      	ldr	r2, [pc, #480]	; (8006c58 <HAL_TIM_Encoder_Init+0x1fc>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d01d      	beq.n	8006ab6 <HAL_TIM_Encoder_Init+0x5a>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a82:	d018      	beq.n	8006ab6 <HAL_TIM_Encoder_Init+0x5a>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4a74      	ldr	r2, [pc, #464]	; (8006c5c <HAL_TIM_Encoder_Init+0x200>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d013      	beq.n	8006ab6 <HAL_TIM_Encoder_Init+0x5a>
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	4a73      	ldr	r2, [pc, #460]	; (8006c60 <HAL_TIM_Encoder_Init+0x204>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d00e      	beq.n	8006ab6 <HAL_TIM_Encoder_Init+0x5a>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	4a71      	ldr	r2, [pc, #452]	; (8006c64 <HAL_TIM_Encoder_Init+0x208>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d009      	beq.n	8006ab6 <HAL_TIM_Encoder_Init+0x5a>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	4a70      	ldr	r2, [pc, #448]	; (8006c68 <HAL_TIM_Encoder_Init+0x20c>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d004      	beq.n	8006ab6 <HAL_TIM_Encoder_Init+0x5a>
 8006aac:	f640 31d1 	movw	r1, #3025	; 0xbd1
 8006ab0:	486e      	ldr	r0, [pc, #440]	; (8006c6c <HAL_TIM_Encoder_Init+0x210>)
 8006ab2:	f7fa fb4d 	bl	8001150 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d014      	beq.n	8006ae8 <HAL_TIM_Encoder_Init+0x8c>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	689b      	ldr	r3, [r3, #8]
 8006ac2:	2b10      	cmp	r3, #16
 8006ac4:	d010      	beq.n	8006ae8 <HAL_TIM_Encoder_Init+0x8c>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	689b      	ldr	r3, [r3, #8]
 8006aca:	2b20      	cmp	r3, #32
 8006acc:	d00c      	beq.n	8006ae8 <HAL_TIM_Encoder_Init+0x8c>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	689b      	ldr	r3, [r3, #8]
 8006ad2:	2b40      	cmp	r3, #64	; 0x40
 8006ad4:	d008      	beq.n	8006ae8 <HAL_TIM_Encoder_Init+0x8c>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	2b60      	cmp	r3, #96	; 0x60
 8006adc:	d004      	beq.n	8006ae8 <HAL_TIM_Encoder_Init+0x8c>
 8006ade:	f640 31d2 	movw	r1, #3026	; 0xbd2
 8006ae2:	4862      	ldr	r0, [pc, #392]	; (8006c6c <HAL_TIM_Encoder_Init+0x210>)
 8006ae4:	f7fa fb34 	bl	8001150 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	691b      	ldr	r3, [r3, #16]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d00e      	beq.n	8006b0e <HAL_TIM_Encoder_Init+0xb2>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	691b      	ldr	r3, [r3, #16]
 8006af4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006af8:	d009      	beq.n	8006b0e <HAL_TIM_Encoder_Init+0xb2>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	691b      	ldr	r3, [r3, #16]
 8006afe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b02:	d004      	beq.n	8006b0e <HAL_TIM_Encoder_Init+0xb2>
 8006b04:	f640 31d3 	movw	r1, #3027	; 0xbd3
 8006b08:	4858      	ldr	r0, [pc, #352]	; (8006c6c <HAL_TIM_Encoder_Init+0x210>)
 8006b0a:	f7fa fb21 	bl	8001150 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	699b      	ldr	r3, [r3, #24]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d008      	beq.n	8006b28 <HAL_TIM_Encoder_Init+0xcc>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	699b      	ldr	r3, [r3, #24]
 8006b1a:	2b80      	cmp	r3, #128	; 0x80
 8006b1c:	d004      	beq.n	8006b28 <HAL_TIM_Encoder_Init+0xcc>
 8006b1e:	f640 31d4 	movw	r1, #3028	; 0xbd4
 8006b22:	4852      	ldr	r0, [pc, #328]	; (8006c6c <HAL_TIM_Encoder_Init+0x210>)
 8006b24:	f7fa fb14 	bl	8001150 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	2b01      	cmp	r3, #1
 8006b2e:	d00c      	beq.n	8006b4a <HAL_TIM_Encoder_Init+0xee>
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	2b02      	cmp	r3, #2
 8006b36:	d008      	beq.n	8006b4a <HAL_TIM_Encoder_Init+0xee>
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	2b03      	cmp	r3, #3
 8006b3e:	d004      	beq.n	8006b4a <HAL_TIM_Encoder_Init+0xee>
 8006b40:	f640 31d5 	movw	r1, #3029	; 0xbd5
 8006b44:	4849      	ldr	r0, [pc, #292]	; (8006c6c <HAL_TIM_Encoder_Init+0x210>)
 8006b46:	f7fa fb03 	bl	8001150 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	689b      	ldr	r3, [r3, #8]
 8006b4e:	2b01      	cmp	r3, #1
 8006b50:	d00c      	beq.n	8006b6c <HAL_TIM_Encoder_Init+0x110>
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	689b      	ldr	r3, [r3, #8]
 8006b56:	2b02      	cmp	r3, #2
 8006b58:	d008      	beq.n	8006b6c <HAL_TIM_Encoder_Init+0x110>
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	689b      	ldr	r3, [r3, #8]
 8006b5e:	2b03      	cmp	r3, #3
 8006b60:	d004      	beq.n	8006b6c <HAL_TIM_Encoder_Init+0x110>
 8006b62:	f640 31d6 	movw	r1, #3030	; 0xbd6
 8006b66:	4841      	ldr	r0, [pc, #260]	; (8006c6c <HAL_TIM_Encoder_Init+0x210>)
 8006b68:	f7fa faf2 	bl	8001150 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	699b      	ldr	r3, [r3, #24]
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	d00c      	beq.n	8006b8e <HAL_TIM_Encoder_Init+0x132>
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	699b      	ldr	r3, [r3, #24]
 8006b78:	2b02      	cmp	r3, #2
 8006b7a:	d008      	beq.n	8006b8e <HAL_TIM_Encoder_Init+0x132>
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	699b      	ldr	r3, [r3, #24]
 8006b80:	2b03      	cmp	r3, #3
 8006b82:	d004      	beq.n	8006b8e <HAL_TIM_Encoder_Init+0x132>
 8006b84:	f640 31d7 	movw	r1, #3031	; 0xbd7
 8006b88:	4838      	ldr	r0, [pc, #224]	; (8006c6c <HAL_TIM_Encoder_Init+0x210>)
 8006b8a:	f7fa fae1 	bl	8001150 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d008      	beq.n	8006ba8 <HAL_TIM_Encoder_Init+0x14c>
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	2b02      	cmp	r3, #2
 8006b9c:	d004      	beq.n	8006ba8 <HAL_TIM_Encoder_Init+0x14c>
 8006b9e:	f640 31d8 	movw	r1, #3032	; 0xbd8
 8006ba2:	4832      	ldr	r0, [pc, #200]	; (8006c6c <HAL_TIM_Encoder_Init+0x210>)
 8006ba4:	f7fa fad4 	bl	8001150 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	695b      	ldr	r3, [r3, #20]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d008      	beq.n	8006bc2 <HAL_TIM_Encoder_Init+0x166>
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	695b      	ldr	r3, [r3, #20]
 8006bb4:	2b02      	cmp	r3, #2
 8006bb6:	d004      	beq.n	8006bc2 <HAL_TIM_Encoder_Init+0x166>
 8006bb8:	f640 31d9 	movw	r1, #3033	; 0xbd9
 8006bbc:	482b      	ldr	r0, [pc, #172]	; (8006c6c <HAL_TIM_Encoder_Init+0x210>)
 8006bbe:	f7fa fac7 	bl	8001150 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	68db      	ldr	r3, [r3, #12]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d010      	beq.n	8006bec <HAL_TIM_Encoder_Init+0x190>
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	68db      	ldr	r3, [r3, #12]
 8006bce:	2b04      	cmp	r3, #4
 8006bd0:	d00c      	beq.n	8006bec <HAL_TIM_Encoder_Init+0x190>
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	68db      	ldr	r3, [r3, #12]
 8006bd6:	2b08      	cmp	r3, #8
 8006bd8:	d008      	beq.n	8006bec <HAL_TIM_Encoder_Init+0x190>
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	68db      	ldr	r3, [r3, #12]
 8006bde:	2b0c      	cmp	r3, #12
 8006be0:	d004      	beq.n	8006bec <HAL_TIM_Encoder_Init+0x190>
 8006be2:	f640 31da 	movw	r1, #3034	; 0xbda
 8006be6:	4821      	ldr	r0, [pc, #132]	; (8006c6c <HAL_TIM_Encoder_Init+0x210>)
 8006be8:	f7fa fab2 	bl	8001150 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	69db      	ldr	r3, [r3, #28]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d010      	beq.n	8006c16 <HAL_TIM_Encoder_Init+0x1ba>
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	69db      	ldr	r3, [r3, #28]
 8006bf8:	2b04      	cmp	r3, #4
 8006bfa:	d00c      	beq.n	8006c16 <HAL_TIM_Encoder_Init+0x1ba>
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	69db      	ldr	r3, [r3, #28]
 8006c00:	2b08      	cmp	r3, #8
 8006c02:	d008      	beq.n	8006c16 <HAL_TIM_Encoder_Init+0x1ba>
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	69db      	ldr	r3, [r3, #28]
 8006c08:	2b0c      	cmp	r3, #12
 8006c0a:	d004      	beq.n	8006c16 <HAL_TIM_Encoder_Init+0x1ba>
 8006c0c:	f640 31db 	movw	r1, #3035	; 0xbdb
 8006c10:	4816      	ldr	r0, [pc, #88]	; (8006c6c <HAL_TIM_Encoder_Init+0x210>)
 8006c12:	f7fa fa9d 	bl	8001150 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	691b      	ldr	r3, [r3, #16]
 8006c1a:	2b0f      	cmp	r3, #15
 8006c1c:	d904      	bls.n	8006c28 <HAL_TIM_Encoder_Init+0x1cc>
 8006c1e:	f640 31dc 	movw	r1, #3036	; 0xbdc
 8006c22:	4812      	ldr	r0, [pc, #72]	; (8006c6c <HAL_TIM_Encoder_Init+0x210>)
 8006c24:	f7fa fa94 	bl	8001150 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	6a1b      	ldr	r3, [r3, #32]
 8006c2c:	2b0f      	cmp	r3, #15
 8006c2e:	d904      	bls.n	8006c3a <HAL_TIM_Encoder_Init+0x1de>
 8006c30:	f640 31dd 	movw	r1, #3037	; 0xbdd
 8006c34:	480d      	ldr	r0, [pc, #52]	; (8006c6c <HAL_TIM_Encoder_Init+0x210>)
 8006c36:	f7fa fa8b 	bl	8001150 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c40:	b2db      	uxtb	r3, r3
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d114      	bne.n	8006c70 <HAL_TIM_Encoder_Init+0x214>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f7fb f85e 	bl	8001d10 <HAL_TIM_Encoder_MspInit>
 8006c54:	e00c      	b.n	8006c70 <HAL_TIM_Encoder_Init+0x214>
 8006c56:	bf00      	nop
 8006c58:	40010000 	.word	0x40010000
 8006c5c:	40000400 	.word	0x40000400
 8006c60:	40000800 	.word	0x40000800
 8006c64:	40000c00 	.word	0x40000c00
 8006c68:	40014000 	.word	0x40014000
 8006c6c:	08010088 	.word	0x08010088
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2202      	movs	r2, #2
 8006c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	687a      	ldr	r2, [r7, #4]
 8006c80:	6812      	ldr	r2, [r2, #0]
 8006c82:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006c86:	f023 0307 	bic.w	r3, r3, #7
 8006c8a:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681a      	ldr	r2, [r3, #0]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	3304      	adds	r3, #4
 8006c94:	4619      	mov	r1, r3
 8006c96:	4610      	mov	r0, r2
 8006c98:	f000 fa68 	bl	800716c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	689b      	ldr	r3, [r3, #8]
 8006ca2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	699b      	ldr	r3, [r3, #24]
 8006caa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	6a1b      	ldr	r3, [r3, #32]
 8006cb2:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	697a      	ldr	r2, [r7, #20]
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cc4:	f023 0303 	bic.w	r3, r3, #3
 8006cc8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	689a      	ldr	r2, [r3, #8]
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	699b      	ldr	r3, [r3, #24]
 8006cd2:	021b      	lsls	r3, r3, #8
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	693a      	ldr	r2, [r7, #16]
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006cdc:	693b      	ldr	r3, [r7, #16]
 8006cde:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006ce2:	f023 030c 	bic.w	r3, r3, #12
 8006ce6:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006cee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006cf2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	68da      	ldr	r2, [r3, #12]
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	69db      	ldr	r3, [r3, #28]
 8006cfc:	021b      	lsls	r3, r3, #8
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	693a      	ldr	r2, [r7, #16]
 8006d02:	4313      	orrs	r3, r2
 8006d04:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	691b      	ldr	r3, [r3, #16]
 8006d0a:	011a      	lsls	r2, r3, #4
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	6a1b      	ldr	r3, [r3, #32]
 8006d10:	031b      	lsls	r3, r3, #12
 8006d12:	4313      	orrs	r3, r2
 8006d14:	693a      	ldr	r2, [r7, #16]
 8006d16:	4313      	orrs	r3, r2
 8006d18:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006d20:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006d28:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	685a      	ldr	r2, [r3, #4]
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	695b      	ldr	r3, [r3, #20]
 8006d32:	011b      	lsls	r3, r3, #4
 8006d34:	4313      	orrs	r3, r2
 8006d36:	68fa      	ldr	r2, [r7, #12]
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	697a      	ldr	r2, [r7, #20]
 8006d42:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	693a      	ldr	r2, [r7, #16]
 8006d4a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	68fa      	ldr	r2, [r7, #12]
 8006d52:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2201      	movs	r2, #1
 8006d58:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2201      	movs	r2, #1
 8006d60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2201      	movs	r2, #1
 8006d68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2201      	movs	r2, #1
 8006d70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2201      	movs	r2, #1
 8006d78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2201      	movs	r2, #1
 8006d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006d84:	2300      	movs	r3, #0
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3718      	adds	r7, #24
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}
 8006d8e:	bf00      	nop

08006d90 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b084      	sub	sp, #16
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006da0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006da8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006db0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006db8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a4d      	ldr	r2, [pc, #308]	; (8006ef4 <HAL_TIM_Encoder_Start+0x164>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d01d      	beq.n	8006e00 <HAL_TIM_Encoder_Start+0x70>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dcc:	d018      	beq.n	8006e00 <HAL_TIM_Encoder_Start+0x70>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	4a49      	ldr	r2, [pc, #292]	; (8006ef8 <HAL_TIM_Encoder_Start+0x168>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d013      	beq.n	8006e00 <HAL_TIM_Encoder_Start+0x70>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	4a47      	ldr	r2, [pc, #284]	; (8006efc <HAL_TIM_Encoder_Start+0x16c>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d00e      	beq.n	8006e00 <HAL_TIM_Encoder_Start+0x70>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a46      	ldr	r2, [pc, #280]	; (8006f00 <HAL_TIM_Encoder_Start+0x170>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d009      	beq.n	8006e00 <HAL_TIM_Encoder_Start+0x70>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a44      	ldr	r2, [pc, #272]	; (8006f04 <HAL_TIM_Encoder_Start+0x174>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d004      	beq.n	8006e00 <HAL_TIM_Encoder_Start+0x70>
 8006df6:	f640 418e 	movw	r1, #3214	; 0xc8e
 8006dfa:	4843      	ldr	r0, [pc, #268]	; (8006f08 <HAL_TIM_Encoder_Start+0x178>)
 8006dfc:	f7fa f9a8 	bl	8001150 <assert_failed>

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d110      	bne.n	8006e28 <HAL_TIM_Encoder_Start+0x98>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006e06:	7bfb      	ldrb	r3, [r7, #15]
 8006e08:	2b01      	cmp	r3, #1
 8006e0a:	d102      	bne.n	8006e12 <HAL_TIM_Encoder_Start+0x82>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006e0c:	7b7b      	ldrb	r3, [r7, #13]
 8006e0e:	2b01      	cmp	r3, #1
 8006e10:	d001      	beq.n	8006e16 <HAL_TIM_Encoder_Start+0x86>
    {
      return HAL_ERROR;
 8006e12:	2301      	movs	r3, #1
 8006e14:	e069      	b.n	8006eea <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2202      	movs	r2, #2
 8006e1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2202      	movs	r2, #2
 8006e22:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e26:	e031      	b.n	8006e8c <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	2b04      	cmp	r3, #4
 8006e2c:	d110      	bne.n	8006e50 <HAL_TIM_Encoder_Start+0xc0>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006e2e:	7bbb      	ldrb	r3, [r7, #14]
 8006e30:	2b01      	cmp	r3, #1
 8006e32:	d102      	bne.n	8006e3a <HAL_TIM_Encoder_Start+0xaa>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006e34:	7b3b      	ldrb	r3, [r7, #12]
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d001      	beq.n	8006e3e <HAL_TIM_Encoder_Start+0xae>
    {
      return HAL_ERROR;
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	e055      	b.n	8006eea <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2202      	movs	r2, #2
 8006e42:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2202      	movs	r2, #2
 8006e4a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006e4e:	e01d      	b.n	8006e8c <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006e50:	7bfb      	ldrb	r3, [r7, #15]
 8006e52:	2b01      	cmp	r3, #1
 8006e54:	d108      	bne.n	8006e68 <HAL_TIM_Encoder_Start+0xd8>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006e56:	7bbb      	ldrb	r3, [r7, #14]
 8006e58:	2b01      	cmp	r3, #1
 8006e5a:	d105      	bne.n	8006e68 <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006e5c:	7b7b      	ldrb	r3, [r7, #13]
 8006e5e:	2b01      	cmp	r3, #1
 8006e60:	d102      	bne.n	8006e68 <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006e62:	7b3b      	ldrb	r3, [r7, #12]
 8006e64:	2b01      	cmp	r3, #1
 8006e66:	d001      	beq.n	8006e6c <HAL_TIM_Encoder_Start+0xdc>
    {
      return HAL_ERROR;
 8006e68:	2301      	movs	r3, #1
 8006e6a:	e03e      	b.n	8006eea <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2202      	movs	r2, #2
 8006e70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2202      	movs	r2, #2
 8006e78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2202      	movs	r2, #2
 8006e80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2202      	movs	r2, #2
 8006e88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d003      	beq.n	8006e9a <HAL_TIM_Encoder_Start+0x10a>
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	2b04      	cmp	r3, #4
 8006e96:	d008      	beq.n	8006eaa <HAL_TIM_Encoder_Start+0x11a>
 8006e98:	e00f      	b.n	8006eba <HAL_TIM_Encoder_Start+0x12a>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	2100      	movs	r1, #0
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f000 f9e2 	bl	800726c <TIM_CCxChannelCmd>
      break;
 8006ea8:	e016      	b.n	8006ed8 <HAL_TIM_Encoder_Start+0x148>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	2104      	movs	r1, #4
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	f000 f9da 	bl	800726c <TIM_CCxChannelCmd>
      break;
 8006eb8:	e00e      	b.n	8006ed8 <HAL_TIM_Encoder_Start+0x148>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	2100      	movs	r1, #0
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	f000 f9d2 	bl	800726c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	2201      	movs	r2, #1
 8006ece:	2104      	movs	r1, #4
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f000 f9cb 	bl	800726c <TIM_CCxChannelCmd>
      break;
 8006ed6:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681a      	ldr	r2, [r3, #0]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f042 0201 	orr.w	r2, r2, #1
 8006ee6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006ee8:	2300      	movs	r3, #0
}
 8006eea:	4618      	mov	r0, r3
 8006eec:	3710      	adds	r7, #16
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	bd80      	pop	{r7, pc}
 8006ef2:	bf00      	nop
 8006ef4:	40010000 	.word	0x40010000
 8006ef8:	40000400 	.word	0x40000400
 8006efc:	40000800 	.word	0x40000800
 8006f00:	40000c00 	.word	0x40000c00
 8006f04:	40014000 	.word	0x40014000
 8006f08:	08010088 	.word	0x08010088

08006f0c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b082      	sub	sp, #8
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	691b      	ldr	r3, [r3, #16]
 8006f1a:	f003 0302 	and.w	r3, r3, #2
 8006f1e:	2b02      	cmp	r3, #2
 8006f20:	d122      	bne.n	8006f68 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	68db      	ldr	r3, [r3, #12]
 8006f28:	f003 0302 	and.w	r3, r3, #2
 8006f2c:	2b02      	cmp	r3, #2
 8006f2e:	d11b      	bne.n	8006f68 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f06f 0202 	mvn.w	r2, #2
 8006f38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	699b      	ldr	r3, [r3, #24]
 8006f46:	f003 0303 	and.w	r3, r3, #3
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d003      	beq.n	8006f56 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f000 f8ee 	bl	8007130 <HAL_TIM_IC_CaptureCallback>
 8006f54:	e005      	b.n	8006f62 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f000 f8e0 	bl	800711c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	f000 f8f1 	bl	8007144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2200      	movs	r2, #0
 8006f66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	691b      	ldr	r3, [r3, #16]
 8006f6e:	f003 0304 	and.w	r3, r3, #4
 8006f72:	2b04      	cmp	r3, #4
 8006f74:	d122      	bne.n	8006fbc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	68db      	ldr	r3, [r3, #12]
 8006f7c:	f003 0304 	and.w	r3, r3, #4
 8006f80:	2b04      	cmp	r3, #4
 8006f82:	d11b      	bne.n	8006fbc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f06f 0204 	mvn.w	r2, #4
 8006f8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2202      	movs	r2, #2
 8006f92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	699b      	ldr	r3, [r3, #24]
 8006f9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d003      	beq.n	8006faa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f000 f8c4 	bl	8007130 <HAL_TIM_IC_CaptureCallback>
 8006fa8:	e005      	b.n	8006fb6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f000 f8b6 	bl	800711c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fb0:	6878      	ldr	r0, [r7, #4]
 8006fb2:	f000 f8c7 	bl	8007144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	691b      	ldr	r3, [r3, #16]
 8006fc2:	f003 0308 	and.w	r3, r3, #8
 8006fc6:	2b08      	cmp	r3, #8
 8006fc8:	d122      	bne.n	8007010 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	68db      	ldr	r3, [r3, #12]
 8006fd0:	f003 0308 	and.w	r3, r3, #8
 8006fd4:	2b08      	cmp	r3, #8
 8006fd6:	d11b      	bne.n	8007010 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f06f 0208 	mvn.w	r2, #8
 8006fe0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2204      	movs	r2, #4
 8006fe6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	69db      	ldr	r3, [r3, #28]
 8006fee:	f003 0303 	and.w	r3, r3, #3
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d003      	beq.n	8006ffe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f000 f89a 	bl	8007130 <HAL_TIM_IC_CaptureCallback>
 8006ffc:	e005      	b.n	800700a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f000 f88c 	bl	800711c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f000 f89d 	bl	8007144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2200      	movs	r2, #0
 800700e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	691b      	ldr	r3, [r3, #16]
 8007016:	f003 0310 	and.w	r3, r3, #16
 800701a:	2b10      	cmp	r3, #16
 800701c:	d122      	bne.n	8007064 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	68db      	ldr	r3, [r3, #12]
 8007024:	f003 0310 	and.w	r3, r3, #16
 8007028:	2b10      	cmp	r3, #16
 800702a:	d11b      	bne.n	8007064 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f06f 0210 	mvn.w	r2, #16
 8007034:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2208      	movs	r2, #8
 800703a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	69db      	ldr	r3, [r3, #28]
 8007042:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007046:	2b00      	cmp	r3, #0
 8007048:	d003      	beq.n	8007052 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f000 f870 	bl	8007130 <HAL_TIM_IC_CaptureCallback>
 8007050:	e005      	b.n	800705e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f000 f862 	bl	800711c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f000 f873 	bl	8007144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2200      	movs	r2, #0
 8007062:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	691b      	ldr	r3, [r3, #16]
 800706a:	f003 0301 	and.w	r3, r3, #1
 800706e:	2b01      	cmp	r3, #1
 8007070:	d10e      	bne.n	8007090 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	68db      	ldr	r3, [r3, #12]
 8007078:	f003 0301 	and.w	r3, r3, #1
 800707c:	2b01      	cmp	r3, #1
 800707e:	d107      	bne.n	8007090 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f06f 0201 	mvn.w	r2, #1
 8007088:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800708a:	6878      	ldr	r0, [r7, #4]
 800708c:	f7fa f846 	bl	800111c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	691b      	ldr	r3, [r3, #16]
 8007096:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800709a:	2b80      	cmp	r3, #128	; 0x80
 800709c:	d10e      	bne.n	80070bc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	68db      	ldr	r3, [r3, #12]
 80070a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070a8:	2b80      	cmp	r3, #128	; 0x80
 80070aa:	d107      	bne.n	80070bc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80070b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f000 fa0c 	bl	80074d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	691b      	ldr	r3, [r3, #16]
 80070c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070c6:	2b40      	cmp	r3, #64	; 0x40
 80070c8:	d10e      	bne.n	80070e8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	68db      	ldr	r3, [r3, #12]
 80070d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070d4:	2b40      	cmp	r3, #64	; 0x40
 80070d6:	d107      	bne.n	80070e8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80070e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f000 f838 	bl	8007158 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	691b      	ldr	r3, [r3, #16]
 80070ee:	f003 0320 	and.w	r3, r3, #32
 80070f2:	2b20      	cmp	r3, #32
 80070f4:	d10e      	bne.n	8007114 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	68db      	ldr	r3, [r3, #12]
 80070fc:	f003 0320 	and.w	r3, r3, #32
 8007100:	2b20      	cmp	r3, #32
 8007102:	d107      	bne.n	8007114 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f06f 0220 	mvn.w	r2, #32
 800710c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	f000 f9d6 	bl	80074c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007114:	bf00      	nop
 8007116:	3708      	adds	r7, #8
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}

0800711c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800711c:	b480      	push	{r7}
 800711e:	b083      	sub	sp, #12
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007124:	bf00      	nop
 8007126:	370c      	adds	r7, #12
 8007128:	46bd      	mov	sp, r7
 800712a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712e:	4770      	bx	lr

08007130 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007130:	b480      	push	{r7}
 8007132:	b083      	sub	sp, #12
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007138:	bf00      	nop
 800713a:	370c      	adds	r7, #12
 800713c:	46bd      	mov	sp, r7
 800713e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007142:	4770      	bx	lr

08007144 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007144:	b480      	push	{r7}
 8007146:	b083      	sub	sp, #12
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800714c:	bf00      	nop
 800714e:	370c      	adds	r7, #12
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr

08007158 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007158:	b480      	push	{r7}
 800715a:	b083      	sub	sp, #12
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007160:	bf00      	nop
 8007162:	370c      	adds	r7, #12
 8007164:	46bd      	mov	sp, r7
 8007166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716a:	4770      	bx	lr

0800716c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800716c:	b480      	push	{r7}
 800716e:	b085      	sub	sp, #20
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
 8007174:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	4a34      	ldr	r2, [pc, #208]	; (8007250 <TIM_Base_SetConfig+0xe4>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d00f      	beq.n	80071a4 <TIM_Base_SetConfig+0x38>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800718a:	d00b      	beq.n	80071a4 <TIM_Base_SetConfig+0x38>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	4a31      	ldr	r2, [pc, #196]	; (8007254 <TIM_Base_SetConfig+0xe8>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d007      	beq.n	80071a4 <TIM_Base_SetConfig+0x38>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	4a30      	ldr	r2, [pc, #192]	; (8007258 <TIM_Base_SetConfig+0xec>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d003      	beq.n	80071a4 <TIM_Base_SetConfig+0x38>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	4a2f      	ldr	r2, [pc, #188]	; (800725c <TIM_Base_SetConfig+0xf0>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d108      	bne.n	80071b6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	68fa      	ldr	r2, [r7, #12]
 80071b2:	4313      	orrs	r3, r2
 80071b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	4a25      	ldr	r2, [pc, #148]	; (8007250 <TIM_Base_SetConfig+0xe4>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d01b      	beq.n	80071f6 <TIM_Base_SetConfig+0x8a>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071c4:	d017      	beq.n	80071f6 <TIM_Base_SetConfig+0x8a>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	4a22      	ldr	r2, [pc, #136]	; (8007254 <TIM_Base_SetConfig+0xe8>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d013      	beq.n	80071f6 <TIM_Base_SetConfig+0x8a>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	4a21      	ldr	r2, [pc, #132]	; (8007258 <TIM_Base_SetConfig+0xec>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d00f      	beq.n	80071f6 <TIM_Base_SetConfig+0x8a>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	4a20      	ldr	r2, [pc, #128]	; (800725c <TIM_Base_SetConfig+0xf0>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d00b      	beq.n	80071f6 <TIM_Base_SetConfig+0x8a>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	4a1f      	ldr	r2, [pc, #124]	; (8007260 <TIM_Base_SetConfig+0xf4>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d007      	beq.n	80071f6 <TIM_Base_SetConfig+0x8a>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	4a1e      	ldr	r2, [pc, #120]	; (8007264 <TIM_Base_SetConfig+0xf8>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d003      	beq.n	80071f6 <TIM_Base_SetConfig+0x8a>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	4a1d      	ldr	r2, [pc, #116]	; (8007268 <TIM_Base_SetConfig+0xfc>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d108      	bne.n	8007208 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	68db      	ldr	r3, [r3, #12]
 8007202:	68fa      	ldr	r2, [r7, #12]
 8007204:	4313      	orrs	r3, r2
 8007206:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	695b      	ldr	r3, [r3, #20]
 8007212:	4313      	orrs	r3, r2
 8007214:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	68fa      	ldr	r2, [r7, #12]
 800721a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	689a      	ldr	r2, [r3, #8]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	681a      	ldr	r2, [r3, #0]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	4a08      	ldr	r2, [pc, #32]	; (8007250 <TIM_Base_SetConfig+0xe4>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d103      	bne.n	800723c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	691a      	ldr	r2, [r3, #16]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2201      	movs	r2, #1
 8007240:	615a      	str	r2, [r3, #20]
}
 8007242:	bf00      	nop
 8007244:	3714      	adds	r7, #20
 8007246:	46bd      	mov	sp, r7
 8007248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724c:	4770      	bx	lr
 800724e:	bf00      	nop
 8007250:	40010000 	.word	0x40010000
 8007254:	40000400 	.word	0x40000400
 8007258:	40000800 	.word	0x40000800
 800725c:	40000c00 	.word	0x40000c00
 8007260:	40014000 	.word	0x40014000
 8007264:	40014400 	.word	0x40014400
 8007268:	40014800 	.word	0x40014800

0800726c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b086      	sub	sp, #24
 8007270:	af00      	add	r7, sp, #0
 8007272:	60f8      	str	r0, [r7, #12]
 8007274:	60b9      	str	r1, [r7, #8]
 8007276:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	4a2a      	ldr	r2, [pc, #168]	; (8007324 <TIM_CCxChannelCmd+0xb8>)
 800727c:	4293      	cmp	r3, r2
 800727e:	d020      	beq.n	80072c2 <TIM_CCxChannelCmd+0x56>
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007286:	d01c      	beq.n	80072c2 <TIM_CCxChannelCmd+0x56>
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	4a27      	ldr	r2, [pc, #156]	; (8007328 <TIM_CCxChannelCmd+0xbc>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d018      	beq.n	80072c2 <TIM_CCxChannelCmd+0x56>
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	4a26      	ldr	r2, [pc, #152]	; (800732c <TIM_CCxChannelCmd+0xc0>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d014      	beq.n	80072c2 <TIM_CCxChannelCmd+0x56>
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	4a25      	ldr	r2, [pc, #148]	; (8007330 <TIM_CCxChannelCmd+0xc4>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d010      	beq.n	80072c2 <TIM_CCxChannelCmd+0x56>
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	4a24      	ldr	r2, [pc, #144]	; (8007334 <TIM_CCxChannelCmd+0xc8>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d00c      	beq.n	80072c2 <TIM_CCxChannelCmd+0x56>
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	4a23      	ldr	r2, [pc, #140]	; (8007338 <TIM_CCxChannelCmd+0xcc>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d008      	beq.n	80072c2 <TIM_CCxChannelCmd+0x56>
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	4a22      	ldr	r2, [pc, #136]	; (800733c <TIM_CCxChannelCmd+0xd0>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d004      	beq.n	80072c2 <TIM_CCxChannelCmd+0x56>
 80072b8:	f641 5194 	movw	r1, #7572	; 0x1d94
 80072bc:	4820      	ldr	r0, [pc, #128]	; (8007340 <TIM_CCxChannelCmd+0xd4>)
 80072be:	f7f9 ff47 	bl	8001150 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d010      	beq.n	80072ea <TIM_CCxChannelCmd+0x7e>
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	2b04      	cmp	r3, #4
 80072cc:	d00d      	beq.n	80072ea <TIM_CCxChannelCmd+0x7e>
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	2b08      	cmp	r3, #8
 80072d2:	d00a      	beq.n	80072ea <TIM_CCxChannelCmd+0x7e>
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	2b0c      	cmp	r3, #12
 80072d8:	d007      	beq.n	80072ea <TIM_CCxChannelCmd+0x7e>
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	2b3c      	cmp	r3, #60	; 0x3c
 80072de:	d004      	beq.n	80072ea <TIM_CCxChannelCmd+0x7e>
 80072e0:	f641 5195 	movw	r1, #7573	; 0x1d95
 80072e4:	4816      	ldr	r0, [pc, #88]	; (8007340 <TIM_CCxChannelCmd+0xd4>)
 80072e6:	f7f9 ff33 	bl	8001150 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80072ea:	68bb      	ldr	r3, [r7, #8]
 80072ec:	f003 031f 	and.w	r3, r3, #31
 80072f0:	2201      	movs	r2, #1
 80072f2:	fa02 f303 	lsl.w	r3, r2, r3
 80072f6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	6a1a      	ldr	r2, [r3, #32]
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	43db      	mvns	r3, r3
 8007300:	401a      	ands	r2, r3
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	6a1a      	ldr	r2, [r3, #32]
 800730a:	68bb      	ldr	r3, [r7, #8]
 800730c:	f003 031f 	and.w	r3, r3, #31
 8007310:	6879      	ldr	r1, [r7, #4]
 8007312:	fa01 f303 	lsl.w	r3, r1, r3
 8007316:	431a      	orrs	r2, r3
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	621a      	str	r2, [r3, #32]
}
 800731c:	bf00      	nop
 800731e:	3718      	adds	r7, #24
 8007320:	46bd      	mov	sp, r7
 8007322:	bd80      	pop	{r7, pc}
 8007324:	40010000 	.word	0x40010000
 8007328:	40000400 	.word	0x40000400
 800732c:	40000800 	.word	0x40000800
 8007330:	40000c00 	.word	0x40000c00
 8007334:	40014000 	.word	0x40014000
 8007338:	40014400 	.word	0x40014400
 800733c:	40014800 	.word	0x40014800
 8007340:	08010088 	.word	0x08010088

08007344 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b084      	sub	sp, #16
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
 800734c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4a55      	ldr	r2, [pc, #340]	; (80074a8 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d018      	beq.n	800738a <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007360:	d013      	beq.n	800738a <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a51      	ldr	r2, [pc, #324]	; (80074ac <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d00e      	beq.n	800738a <HAL_TIMEx_MasterConfigSynchronization+0x46>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a4f      	ldr	r2, [pc, #316]	; (80074b0 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d009      	beq.n	800738a <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4a4e      	ldr	r2, [pc, #312]	; (80074b4 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800737c:	4293      	cmp	r3, r2
 800737e:	d004      	beq.n	800738a <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8007380:	f240 71b1 	movw	r1, #1969	; 0x7b1
 8007384:	484c      	ldr	r0, [pc, #304]	; (80074b8 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8007386:	f7f9 fee3 	bl	8001150 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d020      	beq.n	80073d4 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	2b10      	cmp	r3, #16
 8007398:	d01c      	beq.n	80073d4 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	2b20      	cmp	r3, #32
 80073a0:	d018      	beq.n	80073d4 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	2b30      	cmp	r3, #48	; 0x30
 80073a8:	d014      	beq.n	80073d4 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	2b40      	cmp	r3, #64	; 0x40
 80073b0:	d010      	beq.n	80073d4 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	2b50      	cmp	r3, #80	; 0x50
 80073b8:	d00c      	beq.n	80073d4 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	2b60      	cmp	r3, #96	; 0x60
 80073c0:	d008      	beq.n	80073d4 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	2b70      	cmp	r3, #112	; 0x70
 80073c8:	d004      	beq.n	80073d4 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80073ca:	f240 71b2 	movw	r1, #1970	; 0x7b2
 80073ce:	483a      	ldr	r0, [pc, #232]	; (80074b8 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 80073d0:	f7f9 febe 	bl	8001150 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	685b      	ldr	r3, [r3, #4]
 80073d8:	2b80      	cmp	r3, #128	; 0x80
 80073da:	d008      	beq.n	80073ee <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d004      	beq.n	80073ee <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 80073e4:	f240 71b3 	movw	r1, #1971	; 0x7b3
 80073e8:	4833      	ldr	r0, [pc, #204]	; (80074b8 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 80073ea:	f7f9 feb1 	bl	8001150 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073f4:	2b01      	cmp	r3, #1
 80073f6:	d101      	bne.n	80073fc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80073f8:	2302      	movs	r3, #2
 80073fa:	e050      	b.n	800749e <HAL_TIMEx_MasterConfigSynchronization+0x15a>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2201      	movs	r2, #1
 8007400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2202      	movs	r2, #2
 8007408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	685b      	ldr	r3, [r3, #4]
 8007412:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	689b      	ldr	r3, [r3, #8]
 800741a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007422:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	68fa      	ldr	r2, [r7, #12]
 800742a:	4313      	orrs	r3, r2
 800742c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	68fa      	ldr	r2, [r7, #12]
 8007434:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	4a1b      	ldr	r2, [pc, #108]	; (80074a8 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800743c:	4293      	cmp	r3, r2
 800743e:	d018      	beq.n	8007472 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007448:	d013      	beq.n	8007472 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	4a17      	ldr	r2, [pc, #92]	; (80074ac <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d00e      	beq.n	8007472 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	4a15      	ldr	r2, [pc, #84]	; (80074b0 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d009      	beq.n	8007472 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	4a14      	ldr	r2, [pc, #80]	; (80074b4 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d004      	beq.n	8007472 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	4a13      	ldr	r2, [pc, #76]	; (80074bc <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800746e:	4293      	cmp	r3, r2
 8007470:	d10c      	bne.n	800748c <HAL_TIMEx_MasterConfigSynchronization+0x148>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007472:	68bb      	ldr	r3, [r7, #8]
 8007474:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007478:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	685b      	ldr	r3, [r3, #4]
 800747e:	68ba      	ldr	r2, [r7, #8]
 8007480:	4313      	orrs	r3, r2
 8007482:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	68ba      	ldr	r2, [r7, #8]
 800748a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2201      	movs	r2, #1
 8007490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2200      	movs	r2, #0
 8007498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800749c:	2300      	movs	r3, #0
}
 800749e:	4618      	mov	r0, r3
 80074a0:	3710      	adds	r7, #16
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bd80      	pop	{r7, pc}
 80074a6:	bf00      	nop
 80074a8:	40010000 	.word	0x40010000
 80074ac:	40000400 	.word	0x40000400
 80074b0:	40000800 	.word	0x40000800
 80074b4:	40000c00 	.word	0x40000c00
 80074b8:	080100c0 	.word	0x080100c0
 80074bc:	40014000 	.word	0x40014000

080074c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80074c0:	b480      	push	{r7}
 80074c2:	b083      	sub	sp, #12
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80074c8:	bf00      	nop
 80074ca:	370c      	adds	r7, #12
 80074cc:	46bd      	mov	sp, r7
 80074ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d2:	4770      	bx	lr

080074d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80074d4:	b480      	push	{r7}
 80074d6:	b083      	sub	sp, #12
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80074dc:	bf00      	nop
 80074de:	370c      	adds	r7, #12
 80074e0:	46bd      	mov	sp, r7
 80074e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e6:	4770      	bx	lr

080074e8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80074e8:	b084      	sub	sp, #16
 80074ea:	b580      	push	{r7, lr}
 80074ec:	b084      	sub	sp, #16
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	6078      	str	r0, [r7, #4]
 80074f2:	f107 001c 	add.w	r0, r7, #28
 80074f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80074fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074fc:	2b01      	cmp	r3, #1
 80074fe:	d122      	bne.n	8007546 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007504:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	68db      	ldr	r3, [r3, #12]
 8007510:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007514:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007518:	687a      	ldr	r2, [r7, #4]
 800751a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	68db      	ldr	r3, [r3, #12]
 8007520:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007528:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800752a:	2b01      	cmp	r3, #1
 800752c:	d105      	bne.n	800753a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	68db      	ldr	r3, [r3, #12]
 8007532:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f001 fbee 	bl	8008d1c <USB_CoreReset>
 8007540:	4603      	mov	r3, r0
 8007542:	73fb      	strb	r3, [r7, #15]
 8007544:	e01a      	b.n	800757c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	68db      	ldr	r3, [r3, #12]
 800754a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	f001 fbe2 	bl	8008d1c <USB_CoreReset>
 8007558:	4603      	mov	r3, r0
 800755a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800755c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800755e:	2b00      	cmp	r3, #0
 8007560:	d106      	bne.n	8007570 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007566:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	639a      	str	r2, [r3, #56]	; 0x38
 800756e:	e005      	b.n	800757c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007574:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800757c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800757e:	2b01      	cmp	r3, #1
 8007580:	d10b      	bne.n	800759a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	689b      	ldr	r3, [r3, #8]
 8007586:	f043 0206 	orr.w	r2, r3, #6
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	689b      	ldr	r3, [r3, #8]
 8007592:	f043 0220 	orr.w	r2, r3, #32
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800759a:	7bfb      	ldrb	r3, [r7, #15]
}
 800759c:	4618      	mov	r0, r3
 800759e:	3710      	adds	r7, #16
 80075a0:	46bd      	mov	sp, r7
 80075a2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80075a6:	b004      	add	sp, #16
 80075a8:	4770      	bx	lr
	...

080075ac <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80075ac:	b480      	push	{r7}
 80075ae:	b087      	sub	sp, #28
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	60f8      	str	r0, [r7, #12]
 80075b4:	60b9      	str	r1, [r7, #8]
 80075b6:	4613      	mov	r3, r2
 80075b8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80075ba:	79fb      	ldrb	r3, [r7, #7]
 80075bc:	2b02      	cmp	r3, #2
 80075be:	d165      	bne.n	800768c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	4a41      	ldr	r2, [pc, #260]	; (80076c8 <USB_SetTurnaroundTime+0x11c>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d906      	bls.n	80075d6 <USB_SetTurnaroundTime+0x2a>
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	4a40      	ldr	r2, [pc, #256]	; (80076cc <USB_SetTurnaroundTime+0x120>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d202      	bcs.n	80075d6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80075d0:	230f      	movs	r3, #15
 80075d2:	617b      	str	r3, [r7, #20]
 80075d4:	e062      	b.n	800769c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	4a3c      	ldr	r2, [pc, #240]	; (80076cc <USB_SetTurnaroundTime+0x120>)
 80075da:	4293      	cmp	r3, r2
 80075dc:	d306      	bcc.n	80075ec <USB_SetTurnaroundTime+0x40>
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	4a3b      	ldr	r2, [pc, #236]	; (80076d0 <USB_SetTurnaroundTime+0x124>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d202      	bcs.n	80075ec <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80075e6:	230e      	movs	r3, #14
 80075e8:	617b      	str	r3, [r7, #20]
 80075ea:	e057      	b.n	800769c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	4a38      	ldr	r2, [pc, #224]	; (80076d0 <USB_SetTurnaroundTime+0x124>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d306      	bcc.n	8007602 <USB_SetTurnaroundTime+0x56>
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	4a37      	ldr	r2, [pc, #220]	; (80076d4 <USB_SetTurnaroundTime+0x128>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d202      	bcs.n	8007602 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80075fc:	230d      	movs	r3, #13
 80075fe:	617b      	str	r3, [r7, #20]
 8007600:	e04c      	b.n	800769c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	4a33      	ldr	r2, [pc, #204]	; (80076d4 <USB_SetTurnaroundTime+0x128>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d306      	bcc.n	8007618 <USB_SetTurnaroundTime+0x6c>
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	4a32      	ldr	r2, [pc, #200]	; (80076d8 <USB_SetTurnaroundTime+0x12c>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d802      	bhi.n	8007618 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007612:	230c      	movs	r3, #12
 8007614:	617b      	str	r3, [r7, #20]
 8007616:	e041      	b.n	800769c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	4a2f      	ldr	r2, [pc, #188]	; (80076d8 <USB_SetTurnaroundTime+0x12c>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d906      	bls.n	800762e <USB_SetTurnaroundTime+0x82>
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	4a2e      	ldr	r2, [pc, #184]	; (80076dc <USB_SetTurnaroundTime+0x130>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d802      	bhi.n	800762e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007628:	230b      	movs	r3, #11
 800762a:	617b      	str	r3, [r7, #20]
 800762c:	e036      	b.n	800769c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	4a2a      	ldr	r2, [pc, #168]	; (80076dc <USB_SetTurnaroundTime+0x130>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d906      	bls.n	8007644 <USB_SetTurnaroundTime+0x98>
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	4a29      	ldr	r2, [pc, #164]	; (80076e0 <USB_SetTurnaroundTime+0x134>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d802      	bhi.n	8007644 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800763e:	230a      	movs	r3, #10
 8007640:	617b      	str	r3, [r7, #20]
 8007642:	e02b      	b.n	800769c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	4a26      	ldr	r2, [pc, #152]	; (80076e0 <USB_SetTurnaroundTime+0x134>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d906      	bls.n	800765a <USB_SetTurnaroundTime+0xae>
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	4a25      	ldr	r2, [pc, #148]	; (80076e4 <USB_SetTurnaroundTime+0x138>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d202      	bcs.n	800765a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007654:	2309      	movs	r3, #9
 8007656:	617b      	str	r3, [r7, #20]
 8007658:	e020      	b.n	800769c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	4a21      	ldr	r2, [pc, #132]	; (80076e4 <USB_SetTurnaroundTime+0x138>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d306      	bcc.n	8007670 <USB_SetTurnaroundTime+0xc4>
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	4a20      	ldr	r2, [pc, #128]	; (80076e8 <USB_SetTurnaroundTime+0x13c>)
 8007666:	4293      	cmp	r3, r2
 8007668:	d802      	bhi.n	8007670 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800766a:	2308      	movs	r3, #8
 800766c:	617b      	str	r3, [r7, #20]
 800766e:	e015      	b.n	800769c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	4a1d      	ldr	r2, [pc, #116]	; (80076e8 <USB_SetTurnaroundTime+0x13c>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d906      	bls.n	8007686 <USB_SetTurnaroundTime+0xda>
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	4a1c      	ldr	r2, [pc, #112]	; (80076ec <USB_SetTurnaroundTime+0x140>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d202      	bcs.n	8007686 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007680:	2307      	movs	r3, #7
 8007682:	617b      	str	r3, [r7, #20]
 8007684:	e00a      	b.n	800769c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007686:	2306      	movs	r3, #6
 8007688:	617b      	str	r3, [r7, #20]
 800768a:	e007      	b.n	800769c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800768c:	79fb      	ldrb	r3, [r7, #7]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d102      	bne.n	8007698 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007692:	2309      	movs	r3, #9
 8007694:	617b      	str	r3, [r7, #20]
 8007696:	e001      	b.n	800769c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007698:	2309      	movs	r3, #9
 800769a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	68db      	ldr	r3, [r3, #12]
 80076a0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	68da      	ldr	r2, [r3, #12]
 80076ac:	697b      	ldr	r3, [r7, #20]
 80076ae:	029b      	lsls	r3, r3, #10
 80076b0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80076b4:	431a      	orrs	r2, r3
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80076ba:	2300      	movs	r3, #0
}
 80076bc:	4618      	mov	r0, r3
 80076be:	371c      	adds	r7, #28
 80076c0:	46bd      	mov	sp, r7
 80076c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c6:	4770      	bx	lr
 80076c8:	00d8acbf 	.word	0x00d8acbf
 80076cc:	00e4e1c0 	.word	0x00e4e1c0
 80076d0:	00f42400 	.word	0x00f42400
 80076d4:	01067380 	.word	0x01067380
 80076d8:	011a499f 	.word	0x011a499f
 80076dc:	01312cff 	.word	0x01312cff
 80076e0:	014ca43f 	.word	0x014ca43f
 80076e4:	016e3600 	.word	0x016e3600
 80076e8:	01a6ab1f 	.word	0x01a6ab1f
 80076ec:	01e84800 	.word	0x01e84800

080076f0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b083      	sub	sp, #12
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	689b      	ldr	r3, [r3, #8]
 80076fc:	f043 0201 	orr.w	r2, r3, #1
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007704:	2300      	movs	r3, #0
}
 8007706:	4618      	mov	r0, r3
 8007708:	370c      	adds	r7, #12
 800770a:	46bd      	mov	sp, r7
 800770c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007710:	4770      	bx	lr

08007712 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007712:	b480      	push	{r7}
 8007714:	b083      	sub	sp, #12
 8007716:	af00      	add	r7, sp, #0
 8007718:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	689b      	ldr	r3, [r3, #8]
 800771e:	f023 0201 	bic.w	r2, r3, #1
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007726:	2300      	movs	r3, #0
}
 8007728:	4618      	mov	r0, r3
 800772a:	370c      	adds	r7, #12
 800772c:	46bd      	mov	sp, r7
 800772e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007732:	4770      	bx	lr

08007734 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b084      	sub	sp, #16
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
 800773c:	460b      	mov	r3, r1
 800773e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007740:	2300      	movs	r3, #0
 8007742:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	68db      	ldr	r3, [r3, #12]
 8007748:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007750:	78fb      	ldrb	r3, [r7, #3]
 8007752:	2b01      	cmp	r3, #1
 8007754:	d115      	bne.n	8007782 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	68db      	ldr	r3, [r3, #12]
 800775a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007762:	2001      	movs	r0, #1
 8007764:	f7fa fbb0 	bl	8001ec8 <HAL_Delay>
      ms++;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	3301      	adds	r3, #1
 800776c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f001 fa45 	bl	8008bfe <USB_GetMode>
 8007774:	4603      	mov	r3, r0
 8007776:	2b01      	cmp	r3, #1
 8007778:	d01e      	beq.n	80077b8 <USB_SetCurrentMode+0x84>
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	2b31      	cmp	r3, #49	; 0x31
 800777e:	d9f0      	bls.n	8007762 <USB_SetCurrentMode+0x2e>
 8007780:	e01a      	b.n	80077b8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007782:	78fb      	ldrb	r3, [r7, #3]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d115      	bne.n	80077b4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	68db      	ldr	r3, [r3, #12]
 800778c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007794:	2001      	movs	r0, #1
 8007796:	f7fa fb97 	bl	8001ec8 <HAL_Delay>
      ms++;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	3301      	adds	r3, #1
 800779e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80077a0:	6878      	ldr	r0, [r7, #4]
 80077a2:	f001 fa2c 	bl	8008bfe <USB_GetMode>
 80077a6:	4603      	mov	r3, r0
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d005      	beq.n	80077b8 <USB_SetCurrentMode+0x84>
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2b31      	cmp	r3, #49	; 0x31
 80077b0:	d9f0      	bls.n	8007794 <USB_SetCurrentMode+0x60>
 80077b2:	e001      	b.n	80077b8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80077b4:	2301      	movs	r3, #1
 80077b6:	e005      	b.n	80077c4 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2b32      	cmp	r3, #50	; 0x32
 80077bc:	d101      	bne.n	80077c2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80077be:	2301      	movs	r3, #1
 80077c0:	e000      	b.n	80077c4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80077c2:	2300      	movs	r3, #0
}
 80077c4:	4618      	mov	r0, r3
 80077c6:	3710      	adds	r7, #16
 80077c8:	46bd      	mov	sp, r7
 80077ca:	bd80      	pop	{r7, pc}

080077cc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80077cc:	b084      	sub	sp, #16
 80077ce:	b580      	push	{r7, lr}
 80077d0:	b086      	sub	sp, #24
 80077d2:	af00      	add	r7, sp, #0
 80077d4:	6078      	str	r0, [r7, #4]
 80077d6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80077da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80077de:	2300      	movs	r3, #0
 80077e0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80077e6:	2300      	movs	r3, #0
 80077e8:	613b      	str	r3, [r7, #16]
 80077ea:	e009      	b.n	8007800 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80077ec:	687a      	ldr	r2, [r7, #4]
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	3340      	adds	r3, #64	; 0x40
 80077f2:	009b      	lsls	r3, r3, #2
 80077f4:	4413      	add	r3, r2
 80077f6:	2200      	movs	r2, #0
 80077f8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	3301      	adds	r3, #1
 80077fe:	613b      	str	r3, [r7, #16]
 8007800:	693b      	ldr	r3, [r7, #16]
 8007802:	2b0e      	cmp	r3, #14
 8007804:	d9f2      	bls.n	80077ec <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007806:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007808:	2b00      	cmp	r3, #0
 800780a:	d11c      	bne.n	8007846 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007812:	685b      	ldr	r3, [r3, #4]
 8007814:	68fa      	ldr	r2, [r7, #12]
 8007816:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800781a:	f043 0302 	orr.w	r3, r3, #2
 800781e:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007824:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007830:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800783c:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	639a      	str	r2, [r3, #56]	; 0x38
 8007844:	e00b      	b.n	800785e <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800784a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007856:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007864:	461a      	mov	r2, r3
 8007866:	2300      	movs	r3, #0
 8007868:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007870:	4619      	mov	r1, r3
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007878:	461a      	mov	r2, r3
 800787a:	680b      	ldr	r3, [r1, #0]
 800787c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800787e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007880:	2b01      	cmp	r3, #1
 8007882:	d10c      	bne.n	800789e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007886:	2b00      	cmp	r3, #0
 8007888:	d104      	bne.n	8007894 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800788a:	2100      	movs	r1, #0
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f000 f965 	bl	8007b5c <USB_SetDevSpeed>
 8007892:	e008      	b.n	80078a6 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007894:	2101      	movs	r1, #1
 8007896:	6878      	ldr	r0, [r7, #4]
 8007898:	f000 f960 	bl	8007b5c <USB_SetDevSpeed>
 800789c:	e003      	b.n	80078a6 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800789e:	2103      	movs	r1, #3
 80078a0:	6878      	ldr	r0, [r7, #4]
 80078a2:	f000 f95b 	bl	8007b5c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80078a6:	2110      	movs	r1, #16
 80078a8:	6878      	ldr	r0, [r7, #4]
 80078aa:	f000 f8f3 	bl	8007a94 <USB_FlushTxFifo>
 80078ae:	4603      	mov	r3, r0
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d001      	beq.n	80078b8 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80078b4:	2301      	movs	r3, #1
 80078b6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f000 f91f 	bl	8007afc <USB_FlushRxFifo>
 80078be:	4603      	mov	r3, r0
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d001      	beq.n	80078c8 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80078c4:	2301      	movs	r3, #1
 80078c6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078ce:	461a      	mov	r2, r3
 80078d0:	2300      	movs	r3, #0
 80078d2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078da:	461a      	mov	r2, r3
 80078dc:	2300      	movs	r3, #0
 80078de:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078e6:	461a      	mov	r2, r3
 80078e8:	2300      	movs	r3, #0
 80078ea:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80078ec:	2300      	movs	r3, #0
 80078ee:	613b      	str	r3, [r7, #16]
 80078f0:	e043      	b.n	800797a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80078f2:	693b      	ldr	r3, [r7, #16]
 80078f4:	015a      	lsls	r2, r3, #5
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	4413      	add	r3, r2
 80078fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007904:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007908:	d118      	bne.n	800793c <USB_DevInit+0x170>
    {
      if (i == 0U)
 800790a:	693b      	ldr	r3, [r7, #16]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d10a      	bne.n	8007926 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007910:	693b      	ldr	r3, [r7, #16]
 8007912:	015a      	lsls	r2, r3, #5
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	4413      	add	r3, r2
 8007918:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800791c:	461a      	mov	r2, r3
 800791e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007922:	6013      	str	r3, [r2, #0]
 8007924:	e013      	b.n	800794e <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	015a      	lsls	r2, r3, #5
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	4413      	add	r3, r2
 800792e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007932:	461a      	mov	r2, r3
 8007934:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007938:	6013      	str	r3, [r2, #0]
 800793a:	e008      	b.n	800794e <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800793c:	693b      	ldr	r3, [r7, #16]
 800793e:	015a      	lsls	r2, r3, #5
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	4413      	add	r3, r2
 8007944:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007948:	461a      	mov	r2, r3
 800794a:	2300      	movs	r3, #0
 800794c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800794e:	693b      	ldr	r3, [r7, #16]
 8007950:	015a      	lsls	r2, r3, #5
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	4413      	add	r3, r2
 8007956:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800795a:	461a      	mov	r2, r3
 800795c:	2300      	movs	r3, #0
 800795e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	015a      	lsls	r2, r3, #5
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	4413      	add	r3, r2
 8007968:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800796c:	461a      	mov	r2, r3
 800796e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007972:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007974:	693b      	ldr	r3, [r7, #16]
 8007976:	3301      	adds	r3, #1
 8007978:	613b      	str	r3, [r7, #16]
 800797a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800797c:	693a      	ldr	r2, [r7, #16]
 800797e:	429a      	cmp	r2, r3
 8007980:	d3b7      	bcc.n	80078f2 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007982:	2300      	movs	r3, #0
 8007984:	613b      	str	r3, [r7, #16]
 8007986:	e043      	b.n	8007a10 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	015a      	lsls	r2, r3, #5
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	4413      	add	r3, r2
 8007990:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800799a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800799e:	d118      	bne.n	80079d2 <USB_DevInit+0x206>
    {
      if (i == 0U)
 80079a0:	693b      	ldr	r3, [r7, #16]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d10a      	bne.n	80079bc <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80079a6:	693b      	ldr	r3, [r7, #16]
 80079a8:	015a      	lsls	r2, r3, #5
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	4413      	add	r3, r2
 80079ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079b2:	461a      	mov	r2, r3
 80079b4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80079b8:	6013      	str	r3, [r2, #0]
 80079ba:	e013      	b.n	80079e4 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80079bc:	693b      	ldr	r3, [r7, #16]
 80079be:	015a      	lsls	r2, r3, #5
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	4413      	add	r3, r2
 80079c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079c8:	461a      	mov	r2, r3
 80079ca:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80079ce:	6013      	str	r3, [r2, #0]
 80079d0:	e008      	b.n	80079e4 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80079d2:	693b      	ldr	r3, [r7, #16]
 80079d4:	015a      	lsls	r2, r3, #5
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	4413      	add	r3, r2
 80079da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079de:	461a      	mov	r2, r3
 80079e0:	2300      	movs	r3, #0
 80079e2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80079e4:	693b      	ldr	r3, [r7, #16]
 80079e6:	015a      	lsls	r2, r3, #5
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	4413      	add	r3, r2
 80079ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079f0:	461a      	mov	r2, r3
 80079f2:	2300      	movs	r3, #0
 80079f4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80079f6:	693b      	ldr	r3, [r7, #16]
 80079f8:	015a      	lsls	r2, r3, #5
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	4413      	add	r3, r2
 80079fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a02:	461a      	mov	r2, r3
 8007a04:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007a08:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a0a:	693b      	ldr	r3, [r7, #16]
 8007a0c:	3301      	adds	r3, #1
 8007a0e:	613b      	str	r3, [r7, #16]
 8007a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a12:	693a      	ldr	r2, [r7, #16]
 8007a14:	429a      	cmp	r2, r3
 8007a16:	d3b7      	bcc.n	8007988 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a1e:	691b      	ldr	r3, [r3, #16]
 8007a20:	68fa      	ldr	r2, [r7, #12]
 8007a22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a2a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007a38:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d105      	bne.n	8007a4c <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	699b      	ldr	r3, [r3, #24]
 8007a44:	f043 0210 	orr.w	r2, r3, #16
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	699a      	ldr	r2, [r3, #24]
 8007a50:	4b0f      	ldr	r3, [pc, #60]	; (8007a90 <USB_DevInit+0x2c4>)
 8007a52:	4313      	orrs	r3, r2
 8007a54:	687a      	ldr	r2, [r7, #4]
 8007a56:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007a58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d005      	beq.n	8007a6a <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	699b      	ldr	r3, [r3, #24]
 8007a62:	f043 0208 	orr.w	r2, r3, #8
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007a6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a6c:	2b01      	cmp	r3, #1
 8007a6e:	d107      	bne.n	8007a80 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	699b      	ldr	r3, [r3, #24]
 8007a74:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007a78:	f043 0304 	orr.w	r3, r3, #4
 8007a7c:	687a      	ldr	r2, [r7, #4]
 8007a7e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007a80:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	3718      	adds	r7, #24
 8007a86:	46bd      	mov	sp, r7
 8007a88:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007a8c:	b004      	add	sp, #16
 8007a8e:	4770      	bx	lr
 8007a90:	803c3800 	.word	0x803c3800

08007a94 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b085      	sub	sp, #20
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
 8007a9c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	3301      	adds	r3, #1
 8007aa6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	4a13      	ldr	r2, [pc, #76]	; (8007af8 <USB_FlushTxFifo+0x64>)
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d901      	bls.n	8007ab4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007ab0:	2303      	movs	r3, #3
 8007ab2:	e01b      	b.n	8007aec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	691b      	ldr	r3, [r3, #16]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	daf2      	bge.n	8007aa2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007abc:	2300      	movs	r3, #0
 8007abe:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	019b      	lsls	r3, r3, #6
 8007ac4:	f043 0220 	orr.w	r2, r3, #32
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	3301      	adds	r3, #1
 8007ad0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	4a08      	ldr	r2, [pc, #32]	; (8007af8 <USB_FlushTxFifo+0x64>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d901      	bls.n	8007ade <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007ada:	2303      	movs	r3, #3
 8007adc:	e006      	b.n	8007aec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	691b      	ldr	r3, [r3, #16]
 8007ae2:	f003 0320 	and.w	r3, r3, #32
 8007ae6:	2b20      	cmp	r3, #32
 8007ae8:	d0f0      	beq.n	8007acc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007aea:	2300      	movs	r3, #0
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	3714      	adds	r7, #20
 8007af0:	46bd      	mov	sp, r7
 8007af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af6:	4770      	bx	lr
 8007af8:	00030d40 	.word	0x00030d40

08007afc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b085      	sub	sp, #20
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007b04:	2300      	movs	r3, #0
 8007b06:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	3301      	adds	r3, #1
 8007b0c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	4a11      	ldr	r2, [pc, #68]	; (8007b58 <USB_FlushRxFifo+0x5c>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d901      	bls.n	8007b1a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007b16:	2303      	movs	r3, #3
 8007b18:	e018      	b.n	8007b4c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	691b      	ldr	r3, [r3, #16]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	daf2      	bge.n	8007b08 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007b22:	2300      	movs	r3, #0
 8007b24:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2210      	movs	r2, #16
 8007b2a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	3301      	adds	r3, #1
 8007b30:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	4a08      	ldr	r2, [pc, #32]	; (8007b58 <USB_FlushRxFifo+0x5c>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d901      	bls.n	8007b3e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007b3a:	2303      	movs	r3, #3
 8007b3c:	e006      	b.n	8007b4c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	691b      	ldr	r3, [r3, #16]
 8007b42:	f003 0310 	and.w	r3, r3, #16
 8007b46:	2b10      	cmp	r3, #16
 8007b48:	d0f0      	beq.n	8007b2c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007b4a:	2300      	movs	r3, #0
}
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	3714      	adds	r7, #20
 8007b50:	46bd      	mov	sp, r7
 8007b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b56:	4770      	bx	lr
 8007b58:	00030d40 	.word	0x00030d40

08007b5c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b085      	sub	sp, #20
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
 8007b64:	460b      	mov	r3, r1
 8007b66:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b72:	681a      	ldr	r2, [r3, #0]
 8007b74:	78fb      	ldrb	r3, [r7, #3]
 8007b76:	68f9      	ldr	r1, [r7, #12]
 8007b78:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007b7c:	4313      	orrs	r3, r2
 8007b7e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007b80:	2300      	movs	r3, #0
}
 8007b82:	4618      	mov	r0, r3
 8007b84:	3714      	adds	r7, #20
 8007b86:	46bd      	mov	sp, r7
 8007b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8c:	4770      	bx	lr

08007b8e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007b8e:	b480      	push	{r7}
 8007b90:	b087      	sub	sp, #28
 8007b92:	af00      	add	r7, sp, #0
 8007b94:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007b9a:	693b      	ldr	r3, [r7, #16]
 8007b9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ba0:	689b      	ldr	r3, [r3, #8]
 8007ba2:	f003 0306 	and.w	r3, r3, #6
 8007ba6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d102      	bne.n	8007bb4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	75fb      	strb	r3, [r7, #23]
 8007bb2:	e00a      	b.n	8007bca <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2b02      	cmp	r3, #2
 8007bb8:	d002      	beq.n	8007bc0 <USB_GetDevSpeed+0x32>
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2b06      	cmp	r3, #6
 8007bbe:	d102      	bne.n	8007bc6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007bc0:	2302      	movs	r3, #2
 8007bc2:	75fb      	strb	r3, [r7, #23]
 8007bc4:	e001      	b.n	8007bca <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007bc6:	230f      	movs	r3, #15
 8007bc8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007bca:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	371c      	adds	r7, #28
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd6:	4770      	bx	lr

08007bd8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b085      	sub	sp, #20
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
 8007be0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	781b      	ldrb	r3, [r3, #0]
 8007bea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	785b      	ldrb	r3, [r3, #1]
 8007bf0:	2b01      	cmp	r3, #1
 8007bf2:	d13a      	bne.n	8007c6a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bfa:	69da      	ldr	r2, [r3, #28]
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	781b      	ldrb	r3, [r3, #0]
 8007c00:	f003 030f 	and.w	r3, r3, #15
 8007c04:	2101      	movs	r1, #1
 8007c06:	fa01 f303 	lsl.w	r3, r1, r3
 8007c0a:	b29b      	uxth	r3, r3
 8007c0c:	68f9      	ldr	r1, [r7, #12]
 8007c0e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007c12:	4313      	orrs	r3, r2
 8007c14:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007c16:	68bb      	ldr	r3, [r7, #8]
 8007c18:	015a      	lsls	r2, r3, #5
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	4413      	add	r3, r2
 8007c1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d155      	bne.n	8007cd8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	015a      	lsls	r2, r3, #5
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	4413      	add	r3, r2
 8007c34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c38:	681a      	ldr	r2, [r3, #0]
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	68db      	ldr	r3, [r3, #12]
 8007c3e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	791b      	ldrb	r3, [r3, #4]
 8007c46:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c48:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	059b      	lsls	r3, r3, #22
 8007c4e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c50:	4313      	orrs	r3, r2
 8007c52:	68ba      	ldr	r2, [r7, #8]
 8007c54:	0151      	lsls	r1, r2, #5
 8007c56:	68fa      	ldr	r2, [r7, #12]
 8007c58:	440a      	add	r2, r1
 8007c5a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007c5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007c66:	6013      	str	r3, [r2, #0]
 8007c68:	e036      	b.n	8007cd8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c70:	69da      	ldr	r2, [r3, #28]
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	781b      	ldrb	r3, [r3, #0]
 8007c76:	f003 030f 	and.w	r3, r3, #15
 8007c7a:	2101      	movs	r1, #1
 8007c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8007c80:	041b      	lsls	r3, r3, #16
 8007c82:	68f9      	ldr	r1, [r7, #12]
 8007c84:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007c88:	4313      	orrs	r3, r2
 8007c8a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	015a      	lsls	r2, r3, #5
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	4413      	add	r3, r2
 8007c94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d11a      	bne.n	8007cd8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	015a      	lsls	r2, r3, #5
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	4413      	add	r3, r2
 8007caa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cae:	681a      	ldr	r2, [r3, #0]
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	68db      	ldr	r3, [r3, #12]
 8007cb4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	791b      	ldrb	r3, [r3, #4]
 8007cbc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007cbe:	430b      	orrs	r3, r1
 8007cc0:	4313      	orrs	r3, r2
 8007cc2:	68ba      	ldr	r2, [r7, #8]
 8007cc4:	0151      	lsls	r1, r2, #5
 8007cc6:	68fa      	ldr	r2, [r7, #12]
 8007cc8:	440a      	add	r2, r1
 8007cca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007cce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007cd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007cd6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007cd8:	2300      	movs	r3, #0
}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	3714      	adds	r7, #20
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce4:	4770      	bx	lr
	...

08007ce8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b085      	sub	sp, #20
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
 8007cf0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	781b      	ldrb	r3, [r3, #0]
 8007cfa:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	785b      	ldrb	r3, [r3, #1]
 8007d00:	2b01      	cmp	r3, #1
 8007d02:	d161      	bne.n	8007dc8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	015a      	lsls	r2, r3, #5
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	4413      	add	r3, r2
 8007d0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007d16:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007d1a:	d11f      	bne.n	8007d5c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	015a      	lsls	r2, r3, #5
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	4413      	add	r3, r2
 8007d24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	68ba      	ldr	r2, [r7, #8]
 8007d2c:	0151      	lsls	r1, r2, #5
 8007d2e:	68fa      	ldr	r2, [r7, #12]
 8007d30:	440a      	add	r2, r1
 8007d32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d36:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007d3a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	015a      	lsls	r2, r3, #5
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	4413      	add	r3, r2
 8007d44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	68ba      	ldr	r2, [r7, #8]
 8007d4c:	0151      	lsls	r1, r2, #5
 8007d4e:	68fa      	ldr	r2, [r7, #12]
 8007d50:	440a      	add	r2, r1
 8007d52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d56:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007d5a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	781b      	ldrb	r3, [r3, #0]
 8007d68:	f003 030f 	and.w	r3, r3, #15
 8007d6c:	2101      	movs	r1, #1
 8007d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8007d72:	b29b      	uxth	r3, r3
 8007d74:	43db      	mvns	r3, r3
 8007d76:	68f9      	ldr	r1, [r7, #12]
 8007d78:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d7c:	4013      	ands	r3, r2
 8007d7e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d86:	69da      	ldr	r2, [r3, #28]
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	781b      	ldrb	r3, [r3, #0]
 8007d8c:	f003 030f 	and.w	r3, r3, #15
 8007d90:	2101      	movs	r1, #1
 8007d92:	fa01 f303 	lsl.w	r3, r1, r3
 8007d96:	b29b      	uxth	r3, r3
 8007d98:	43db      	mvns	r3, r3
 8007d9a:	68f9      	ldr	r1, [r7, #12]
 8007d9c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007da0:	4013      	ands	r3, r2
 8007da2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	015a      	lsls	r2, r3, #5
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	4413      	add	r3, r2
 8007dac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007db0:	681a      	ldr	r2, [r3, #0]
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	0159      	lsls	r1, r3, #5
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	440b      	add	r3, r1
 8007dba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dbe:	4619      	mov	r1, r3
 8007dc0:	4b35      	ldr	r3, [pc, #212]	; (8007e98 <USB_DeactivateEndpoint+0x1b0>)
 8007dc2:	4013      	ands	r3, r2
 8007dc4:	600b      	str	r3, [r1, #0]
 8007dc6:	e060      	b.n	8007e8a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	015a      	lsls	r2, r3, #5
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	4413      	add	r3, r2
 8007dd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007dde:	d11f      	bne.n	8007e20 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	015a      	lsls	r2, r3, #5
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	4413      	add	r3, r2
 8007de8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	68ba      	ldr	r2, [r7, #8]
 8007df0:	0151      	lsls	r1, r2, #5
 8007df2:	68fa      	ldr	r2, [r7, #12]
 8007df4:	440a      	add	r2, r1
 8007df6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007dfa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007dfe:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007e00:	68bb      	ldr	r3, [r7, #8]
 8007e02:	015a      	lsls	r2, r3, #5
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	4413      	add	r3, r2
 8007e08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	68ba      	ldr	r2, [r7, #8]
 8007e10:	0151      	lsls	r1, r2, #5
 8007e12:	68fa      	ldr	r2, [r7, #12]
 8007e14:	440a      	add	r2, r1
 8007e16:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e1a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007e1e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	781b      	ldrb	r3, [r3, #0]
 8007e2c:	f003 030f 	and.w	r3, r3, #15
 8007e30:	2101      	movs	r1, #1
 8007e32:	fa01 f303 	lsl.w	r3, r1, r3
 8007e36:	041b      	lsls	r3, r3, #16
 8007e38:	43db      	mvns	r3, r3
 8007e3a:	68f9      	ldr	r1, [r7, #12]
 8007e3c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e40:	4013      	ands	r3, r2
 8007e42:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e4a:	69da      	ldr	r2, [r3, #28]
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	781b      	ldrb	r3, [r3, #0]
 8007e50:	f003 030f 	and.w	r3, r3, #15
 8007e54:	2101      	movs	r1, #1
 8007e56:	fa01 f303 	lsl.w	r3, r1, r3
 8007e5a:	041b      	lsls	r3, r3, #16
 8007e5c:	43db      	mvns	r3, r3
 8007e5e:	68f9      	ldr	r1, [r7, #12]
 8007e60:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e64:	4013      	ands	r3, r2
 8007e66:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	015a      	lsls	r2, r3, #5
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	4413      	add	r3, r2
 8007e70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e74:	681a      	ldr	r2, [r3, #0]
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	0159      	lsls	r1, r3, #5
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	440b      	add	r3, r1
 8007e7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e82:	4619      	mov	r1, r3
 8007e84:	4b05      	ldr	r3, [pc, #20]	; (8007e9c <USB_DeactivateEndpoint+0x1b4>)
 8007e86:	4013      	ands	r3, r2
 8007e88:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007e8a:	2300      	movs	r3, #0
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3714      	adds	r7, #20
 8007e90:	46bd      	mov	sp, r7
 8007e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e96:	4770      	bx	lr
 8007e98:	ec337800 	.word	0xec337800
 8007e9c:	eff37800 	.word	0xeff37800

08007ea0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b08a      	sub	sp, #40	; 0x28
 8007ea4:	af02      	add	r7, sp, #8
 8007ea6:	60f8      	str	r0, [r7, #12]
 8007ea8:	60b9      	str	r1, [r7, #8]
 8007eaa:	4613      	mov	r3, r2
 8007eac:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	781b      	ldrb	r3, [r3, #0]
 8007eb6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	785b      	ldrb	r3, [r3, #1]
 8007ebc:	2b01      	cmp	r3, #1
 8007ebe:	f040 815c 	bne.w	800817a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	699b      	ldr	r3, [r3, #24]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d132      	bne.n	8007f30 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007eca:	69bb      	ldr	r3, [r7, #24]
 8007ecc:	015a      	lsls	r2, r3, #5
 8007ece:	69fb      	ldr	r3, [r7, #28]
 8007ed0:	4413      	add	r3, r2
 8007ed2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ed6:	691b      	ldr	r3, [r3, #16]
 8007ed8:	69ba      	ldr	r2, [r7, #24]
 8007eda:	0151      	lsls	r1, r2, #5
 8007edc:	69fa      	ldr	r2, [r7, #28]
 8007ede:	440a      	add	r2, r1
 8007ee0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ee4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007ee8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007eec:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007eee:	69bb      	ldr	r3, [r7, #24]
 8007ef0:	015a      	lsls	r2, r3, #5
 8007ef2:	69fb      	ldr	r3, [r7, #28]
 8007ef4:	4413      	add	r3, r2
 8007ef6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007efa:	691b      	ldr	r3, [r3, #16]
 8007efc:	69ba      	ldr	r2, [r7, #24]
 8007efe:	0151      	lsls	r1, r2, #5
 8007f00:	69fa      	ldr	r2, [r7, #28]
 8007f02:	440a      	add	r2, r1
 8007f04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f08:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007f0c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007f0e:	69bb      	ldr	r3, [r7, #24]
 8007f10:	015a      	lsls	r2, r3, #5
 8007f12:	69fb      	ldr	r3, [r7, #28]
 8007f14:	4413      	add	r3, r2
 8007f16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f1a:	691b      	ldr	r3, [r3, #16]
 8007f1c:	69ba      	ldr	r2, [r7, #24]
 8007f1e:	0151      	lsls	r1, r2, #5
 8007f20:	69fa      	ldr	r2, [r7, #28]
 8007f22:	440a      	add	r2, r1
 8007f24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f28:	0cdb      	lsrs	r3, r3, #19
 8007f2a:	04db      	lsls	r3, r3, #19
 8007f2c:	6113      	str	r3, [r2, #16]
 8007f2e:	e074      	b.n	800801a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007f30:	69bb      	ldr	r3, [r7, #24]
 8007f32:	015a      	lsls	r2, r3, #5
 8007f34:	69fb      	ldr	r3, [r7, #28]
 8007f36:	4413      	add	r3, r2
 8007f38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f3c:	691b      	ldr	r3, [r3, #16]
 8007f3e:	69ba      	ldr	r2, [r7, #24]
 8007f40:	0151      	lsls	r1, r2, #5
 8007f42:	69fa      	ldr	r2, [r7, #28]
 8007f44:	440a      	add	r2, r1
 8007f46:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f4a:	0cdb      	lsrs	r3, r3, #19
 8007f4c:	04db      	lsls	r3, r3, #19
 8007f4e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007f50:	69bb      	ldr	r3, [r7, #24]
 8007f52:	015a      	lsls	r2, r3, #5
 8007f54:	69fb      	ldr	r3, [r7, #28]
 8007f56:	4413      	add	r3, r2
 8007f58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f5c:	691b      	ldr	r3, [r3, #16]
 8007f5e:	69ba      	ldr	r2, [r7, #24]
 8007f60:	0151      	lsls	r1, r2, #5
 8007f62:	69fa      	ldr	r2, [r7, #28]
 8007f64:	440a      	add	r2, r1
 8007f66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f6a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007f6e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007f72:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007f74:	69bb      	ldr	r3, [r7, #24]
 8007f76:	015a      	lsls	r2, r3, #5
 8007f78:	69fb      	ldr	r3, [r7, #28]
 8007f7a:	4413      	add	r3, r2
 8007f7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f80:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	6999      	ldr	r1, [r3, #24]
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	68db      	ldr	r3, [r3, #12]
 8007f8a:	440b      	add	r3, r1
 8007f8c:	1e59      	subs	r1, r3, #1
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	68db      	ldr	r3, [r3, #12]
 8007f92:	fbb1 f3f3 	udiv	r3, r1, r3
 8007f96:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007f98:	4b9d      	ldr	r3, [pc, #628]	; (8008210 <USB_EPStartXfer+0x370>)
 8007f9a:	400b      	ands	r3, r1
 8007f9c:	69b9      	ldr	r1, [r7, #24]
 8007f9e:	0148      	lsls	r0, r1, #5
 8007fa0:	69f9      	ldr	r1, [r7, #28]
 8007fa2:	4401      	add	r1, r0
 8007fa4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007fa8:	4313      	orrs	r3, r2
 8007faa:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007fac:	69bb      	ldr	r3, [r7, #24]
 8007fae:	015a      	lsls	r2, r3, #5
 8007fb0:	69fb      	ldr	r3, [r7, #28]
 8007fb2:	4413      	add	r3, r2
 8007fb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fb8:	691a      	ldr	r2, [r3, #16]
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	699b      	ldr	r3, [r3, #24]
 8007fbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007fc2:	69b9      	ldr	r1, [r7, #24]
 8007fc4:	0148      	lsls	r0, r1, #5
 8007fc6:	69f9      	ldr	r1, [r7, #28]
 8007fc8:	4401      	add	r1, r0
 8007fca:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007fce:	4313      	orrs	r3, r2
 8007fd0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	791b      	ldrb	r3, [r3, #4]
 8007fd6:	2b01      	cmp	r3, #1
 8007fd8:	d11f      	bne.n	800801a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007fda:	69bb      	ldr	r3, [r7, #24]
 8007fdc:	015a      	lsls	r2, r3, #5
 8007fde:	69fb      	ldr	r3, [r7, #28]
 8007fe0:	4413      	add	r3, r2
 8007fe2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fe6:	691b      	ldr	r3, [r3, #16]
 8007fe8:	69ba      	ldr	r2, [r7, #24]
 8007fea:	0151      	lsls	r1, r2, #5
 8007fec:	69fa      	ldr	r2, [r7, #28]
 8007fee:	440a      	add	r2, r1
 8007ff0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ff4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007ff8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007ffa:	69bb      	ldr	r3, [r7, #24]
 8007ffc:	015a      	lsls	r2, r3, #5
 8007ffe:	69fb      	ldr	r3, [r7, #28]
 8008000:	4413      	add	r3, r2
 8008002:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008006:	691b      	ldr	r3, [r3, #16]
 8008008:	69ba      	ldr	r2, [r7, #24]
 800800a:	0151      	lsls	r1, r2, #5
 800800c:	69fa      	ldr	r2, [r7, #28]
 800800e:	440a      	add	r2, r1
 8008010:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008014:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008018:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800801a:	79fb      	ldrb	r3, [r7, #7]
 800801c:	2b01      	cmp	r3, #1
 800801e:	d14b      	bne.n	80080b8 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008020:	68bb      	ldr	r3, [r7, #8]
 8008022:	695b      	ldr	r3, [r3, #20]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d009      	beq.n	800803c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008028:	69bb      	ldr	r3, [r7, #24]
 800802a:	015a      	lsls	r2, r3, #5
 800802c:	69fb      	ldr	r3, [r7, #28]
 800802e:	4413      	add	r3, r2
 8008030:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008034:	461a      	mov	r2, r3
 8008036:	68bb      	ldr	r3, [r7, #8]
 8008038:	695b      	ldr	r3, [r3, #20]
 800803a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	791b      	ldrb	r3, [r3, #4]
 8008040:	2b01      	cmp	r3, #1
 8008042:	d128      	bne.n	8008096 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008044:	69fb      	ldr	r3, [r7, #28]
 8008046:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800804a:	689b      	ldr	r3, [r3, #8]
 800804c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008050:	2b00      	cmp	r3, #0
 8008052:	d110      	bne.n	8008076 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008054:	69bb      	ldr	r3, [r7, #24]
 8008056:	015a      	lsls	r2, r3, #5
 8008058:	69fb      	ldr	r3, [r7, #28]
 800805a:	4413      	add	r3, r2
 800805c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	69ba      	ldr	r2, [r7, #24]
 8008064:	0151      	lsls	r1, r2, #5
 8008066:	69fa      	ldr	r2, [r7, #28]
 8008068:	440a      	add	r2, r1
 800806a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800806e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008072:	6013      	str	r3, [r2, #0]
 8008074:	e00f      	b.n	8008096 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008076:	69bb      	ldr	r3, [r7, #24]
 8008078:	015a      	lsls	r2, r3, #5
 800807a:	69fb      	ldr	r3, [r7, #28]
 800807c:	4413      	add	r3, r2
 800807e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	69ba      	ldr	r2, [r7, #24]
 8008086:	0151      	lsls	r1, r2, #5
 8008088:	69fa      	ldr	r2, [r7, #28]
 800808a:	440a      	add	r2, r1
 800808c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008090:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008094:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008096:	69bb      	ldr	r3, [r7, #24]
 8008098:	015a      	lsls	r2, r3, #5
 800809a:	69fb      	ldr	r3, [r7, #28]
 800809c:	4413      	add	r3, r2
 800809e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	69ba      	ldr	r2, [r7, #24]
 80080a6:	0151      	lsls	r1, r2, #5
 80080a8:	69fa      	ldr	r2, [r7, #28]
 80080aa:	440a      	add	r2, r1
 80080ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080b0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80080b4:	6013      	str	r3, [r2, #0]
 80080b6:	e133      	b.n	8008320 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80080b8:	69bb      	ldr	r3, [r7, #24]
 80080ba:	015a      	lsls	r2, r3, #5
 80080bc:	69fb      	ldr	r3, [r7, #28]
 80080be:	4413      	add	r3, r2
 80080c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	69ba      	ldr	r2, [r7, #24]
 80080c8:	0151      	lsls	r1, r2, #5
 80080ca:	69fa      	ldr	r2, [r7, #28]
 80080cc:	440a      	add	r2, r1
 80080ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080d2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80080d6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	791b      	ldrb	r3, [r3, #4]
 80080dc:	2b01      	cmp	r3, #1
 80080de:	d015      	beq.n	800810c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	699b      	ldr	r3, [r3, #24]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	f000 811b 	beq.w	8008320 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80080ea:	69fb      	ldr	r3, [r7, #28]
 80080ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80080f2:	68bb      	ldr	r3, [r7, #8]
 80080f4:	781b      	ldrb	r3, [r3, #0]
 80080f6:	f003 030f 	and.w	r3, r3, #15
 80080fa:	2101      	movs	r1, #1
 80080fc:	fa01 f303 	lsl.w	r3, r1, r3
 8008100:	69f9      	ldr	r1, [r7, #28]
 8008102:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008106:	4313      	orrs	r3, r2
 8008108:	634b      	str	r3, [r1, #52]	; 0x34
 800810a:	e109      	b.n	8008320 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800810c:	69fb      	ldr	r3, [r7, #28]
 800810e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008112:	689b      	ldr	r3, [r3, #8]
 8008114:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008118:	2b00      	cmp	r3, #0
 800811a:	d110      	bne.n	800813e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800811c:	69bb      	ldr	r3, [r7, #24]
 800811e:	015a      	lsls	r2, r3, #5
 8008120:	69fb      	ldr	r3, [r7, #28]
 8008122:	4413      	add	r3, r2
 8008124:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	69ba      	ldr	r2, [r7, #24]
 800812c:	0151      	lsls	r1, r2, #5
 800812e:	69fa      	ldr	r2, [r7, #28]
 8008130:	440a      	add	r2, r1
 8008132:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008136:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800813a:	6013      	str	r3, [r2, #0]
 800813c:	e00f      	b.n	800815e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800813e:	69bb      	ldr	r3, [r7, #24]
 8008140:	015a      	lsls	r2, r3, #5
 8008142:	69fb      	ldr	r3, [r7, #28]
 8008144:	4413      	add	r3, r2
 8008146:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	69ba      	ldr	r2, [r7, #24]
 800814e:	0151      	lsls	r1, r2, #5
 8008150:	69fa      	ldr	r2, [r7, #28]
 8008152:	440a      	add	r2, r1
 8008154:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008158:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800815c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	6919      	ldr	r1, [r3, #16]
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	781a      	ldrb	r2, [r3, #0]
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	699b      	ldr	r3, [r3, #24]
 800816a:	b298      	uxth	r0, r3
 800816c:	79fb      	ldrb	r3, [r7, #7]
 800816e:	9300      	str	r3, [sp, #0]
 8008170:	4603      	mov	r3, r0
 8008172:	68f8      	ldr	r0, [r7, #12]
 8008174:	f000 fade 	bl	8008734 <USB_WritePacket>
 8008178:	e0d2      	b.n	8008320 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800817a:	69bb      	ldr	r3, [r7, #24]
 800817c:	015a      	lsls	r2, r3, #5
 800817e:	69fb      	ldr	r3, [r7, #28]
 8008180:	4413      	add	r3, r2
 8008182:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008186:	691b      	ldr	r3, [r3, #16]
 8008188:	69ba      	ldr	r2, [r7, #24]
 800818a:	0151      	lsls	r1, r2, #5
 800818c:	69fa      	ldr	r2, [r7, #28]
 800818e:	440a      	add	r2, r1
 8008190:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008194:	0cdb      	lsrs	r3, r3, #19
 8008196:	04db      	lsls	r3, r3, #19
 8008198:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800819a:	69bb      	ldr	r3, [r7, #24]
 800819c:	015a      	lsls	r2, r3, #5
 800819e:	69fb      	ldr	r3, [r7, #28]
 80081a0:	4413      	add	r3, r2
 80081a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081a6:	691b      	ldr	r3, [r3, #16]
 80081a8:	69ba      	ldr	r2, [r7, #24]
 80081aa:	0151      	lsls	r1, r2, #5
 80081ac:	69fa      	ldr	r2, [r7, #28]
 80081ae:	440a      	add	r2, r1
 80081b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80081b4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80081b8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80081bc:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80081be:	68bb      	ldr	r3, [r7, #8]
 80081c0:	699b      	ldr	r3, [r3, #24]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d126      	bne.n	8008214 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80081c6:	69bb      	ldr	r3, [r7, #24]
 80081c8:	015a      	lsls	r2, r3, #5
 80081ca:	69fb      	ldr	r3, [r7, #28]
 80081cc:	4413      	add	r3, r2
 80081ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081d2:	691a      	ldr	r2, [r3, #16]
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	68db      	ldr	r3, [r3, #12]
 80081d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80081dc:	69b9      	ldr	r1, [r7, #24]
 80081de:	0148      	lsls	r0, r1, #5
 80081e0:	69f9      	ldr	r1, [r7, #28]
 80081e2:	4401      	add	r1, r0
 80081e4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80081e8:	4313      	orrs	r3, r2
 80081ea:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80081ec:	69bb      	ldr	r3, [r7, #24]
 80081ee:	015a      	lsls	r2, r3, #5
 80081f0:	69fb      	ldr	r3, [r7, #28]
 80081f2:	4413      	add	r3, r2
 80081f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081f8:	691b      	ldr	r3, [r3, #16]
 80081fa:	69ba      	ldr	r2, [r7, #24]
 80081fc:	0151      	lsls	r1, r2, #5
 80081fe:	69fa      	ldr	r2, [r7, #28]
 8008200:	440a      	add	r2, r1
 8008202:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008206:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800820a:	6113      	str	r3, [r2, #16]
 800820c:	e03a      	b.n	8008284 <USB_EPStartXfer+0x3e4>
 800820e:	bf00      	nop
 8008210:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	699a      	ldr	r2, [r3, #24]
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	68db      	ldr	r3, [r3, #12]
 800821c:	4413      	add	r3, r2
 800821e:	1e5a      	subs	r2, r3, #1
 8008220:	68bb      	ldr	r3, [r7, #8]
 8008222:	68db      	ldr	r3, [r3, #12]
 8008224:	fbb2 f3f3 	udiv	r3, r2, r3
 8008228:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	68db      	ldr	r3, [r3, #12]
 800822e:	8afa      	ldrh	r2, [r7, #22]
 8008230:	fb03 f202 	mul.w	r2, r3, r2
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008238:	69bb      	ldr	r3, [r7, #24]
 800823a:	015a      	lsls	r2, r3, #5
 800823c:	69fb      	ldr	r3, [r7, #28]
 800823e:	4413      	add	r3, r2
 8008240:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008244:	691a      	ldr	r2, [r3, #16]
 8008246:	8afb      	ldrh	r3, [r7, #22]
 8008248:	04d9      	lsls	r1, r3, #19
 800824a:	4b38      	ldr	r3, [pc, #224]	; (800832c <USB_EPStartXfer+0x48c>)
 800824c:	400b      	ands	r3, r1
 800824e:	69b9      	ldr	r1, [r7, #24]
 8008250:	0148      	lsls	r0, r1, #5
 8008252:	69f9      	ldr	r1, [r7, #28]
 8008254:	4401      	add	r1, r0
 8008256:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800825a:	4313      	orrs	r3, r2
 800825c:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800825e:	69bb      	ldr	r3, [r7, #24]
 8008260:	015a      	lsls	r2, r3, #5
 8008262:	69fb      	ldr	r3, [r7, #28]
 8008264:	4413      	add	r3, r2
 8008266:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800826a:	691a      	ldr	r2, [r3, #16]
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	69db      	ldr	r3, [r3, #28]
 8008270:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008274:	69b9      	ldr	r1, [r7, #24]
 8008276:	0148      	lsls	r0, r1, #5
 8008278:	69f9      	ldr	r1, [r7, #28]
 800827a:	4401      	add	r1, r0
 800827c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008280:	4313      	orrs	r3, r2
 8008282:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008284:	79fb      	ldrb	r3, [r7, #7]
 8008286:	2b01      	cmp	r3, #1
 8008288:	d10d      	bne.n	80082a6 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	691b      	ldr	r3, [r3, #16]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d009      	beq.n	80082a6 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	6919      	ldr	r1, [r3, #16]
 8008296:	69bb      	ldr	r3, [r7, #24]
 8008298:	015a      	lsls	r2, r3, #5
 800829a:	69fb      	ldr	r3, [r7, #28]
 800829c:	4413      	add	r3, r2
 800829e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082a2:	460a      	mov	r2, r1
 80082a4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	791b      	ldrb	r3, [r3, #4]
 80082aa:	2b01      	cmp	r3, #1
 80082ac:	d128      	bne.n	8008300 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80082ae:	69fb      	ldr	r3, [r7, #28]
 80082b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082b4:	689b      	ldr	r3, [r3, #8]
 80082b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d110      	bne.n	80082e0 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80082be:	69bb      	ldr	r3, [r7, #24]
 80082c0:	015a      	lsls	r2, r3, #5
 80082c2:	69fb      	ldr	r3, [r7, #28]
 80082c4:	4413      	add	r3, r2
 80082c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	69ba      	ldr	r2, [r7, #24]
 80082ce:	0151      	lsls	r1, r2, #5
 80082d0:	69fa      	ldr	r2, [r7, #28]
 80082d2:	440a      	add	r2, r1
 80082d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082d8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80082dc:	6013      	str	r3, [r2, #0]
 80082de:	e00f      	b.n	8008300 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80082e0:	69bb      	ldr	r3, [r7, #24]
 80082e2:	015a      	lsls	r2, r3, #5
 80082e4:	69fb      	ldr	r3, [r7, #28]
 80082e6:	4413      	add	r3, r2
 80082e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	69ba      	ldr	r2, [r7, #24]
 80082f0:	0151      	lsls	r1, r2, #5
 80082f2:	69fa      	ldr	r2, [r7, #28]
 80082f4:	440a      	add	r2, r1
 80082f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80082fe:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008300:	69bb      	ldr	r3, [r7, #24]
 8008302:	015a      	lsls	r2, r3, #5
 8008304:	69fb      	ldr	r3, [r7, #28]
 8008306:	4413      	add	r3, r2
 8008308:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	69ba      	ldr	r2, [r7, #24]
 8008310:	0151      	lsls	r1, r2, #5
 8008312:	69fa      	ldr	r2, [r7, #28]
 8008314:	440a      	add	r2, r1
 8008316:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800831a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800831e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008320:	2300      	movs	r3, #0
}
 8008322:	4618      	mov	r0, r3
 8008324:	3720      	adds	r7, #32
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}
 800832a:	bf00      	nop
 800832c:	1ff80000 	.word	0x1ff80000

08008330 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008330:	b480      	push	{r7}
 8008332:	b087      	sub	sp, #28
 8008334:	af00      	add	r7, sp, #0
 8008336:	60f8      	str	r0, [r7, #12]
 8008338:	60b9      	str	r1, [r7, #8]
 800833a:	4613      	mov	r3, r2
 800833c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8008342:	68bb      	ldr	r3, [r7, #8]
 8008344:	781b      	ldrb	r3, [r3, #0]
 8008346:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	785b      	ldrb	r3, [r3, #1]
 800834c:	2b01      	cmp	r3, #1
 800834e:	f040 80ce 	bne.w	80084ee <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	699b      	ldr	r3, [r3, #24]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d132      	bne.n	80083c0 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800835a:	693b      	ldr	r3, [r7, #16]
 800835c:	015a      	lsls	r2, r3, #5
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	4413      	add	r3, r2
 8008362:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008366:	691b      	ldr	r3, [r3, #16]
 8008368:	693a      	ldr	r2, [r7, #16]
 800836a:	0151      	lsls	r1, r2, #5
 800836c:	697a      	ldr	r2, [r7, #20]
 800836e:	440a      	add	r2, r1
 8008370:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008374:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008378:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800837c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	015a      	lsls	r2, r3, #5
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	4413      	add	r3, r2
 8008386:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800838a:	691b      	ldr	r3, [r3, #16]
 800838c:	693a      	ldr	r2, [r7, #16]
 800838e:	0151      	lsls	r1, r2, #5
 8008390:	697a      	ldr	r2, [r7, #20]
 8008392:	440a      	add	r2, r1
 8008394:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008398:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800839c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800839e:	693b      	ldr	r3, [r7, #16]
 80083a0:	015a      	lsls	r2, r3, #5
 80083a2:	697b      	ldr	r3, [r7, #20]
 80083a4:	4413      	add	r3, r2
 80083a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083aa:	691b      	ldr	r3, [r3, #16]
 80083ac:	693a      	ldr	r2, [r7, #16]
 80083ae:	0151      	lsls	r1, r2, #5
 80083b0:	697a      	ldr	r2, [r7, #20]
 80083b2:	440a      	add	r2, r1
 80083b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80083b8:	0cdb      	lsrs	r3, r3, #19
 80083ba:	04db      	lsls	r3, r3, #19
 80083bc:	6113      	str	r3, [r2, #16]
 80083be:	e04e      	b.n	800845e <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	015a      	lsls	r2, r3, #5
 80083c4:	697b      	ldr	r3, [r7, #20]
 80083c6:	4413      	add	r3, r2
 80083c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083cc:	691b      	ldr	r3, [r3, #16]
 80083ce:	693a      	ldr	r2, [r7, #16]
 80083d0:	0151      	lsls	r1, r2, #5
 80083d2:	697a      	ldr	r2, [r7, #20]
 80083d4:	440a      	add	r2, r1
 80083d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80083da:	0cdb      	lsrs	r3, r3, #19
 80083dc:	04db      	lsls	r3, r3, #19
 80083de:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80083e0:	693b      	ldr	r3, [r7, #16]
 80083e2:	015a      	lsls	r2, r3, #5
 80083e4:	697b      	ldr	r3, [r7, #20]
 80083e6:	4413      	add	r3, r2
 80083e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083ec:	691b      	ldr	r3, [r3, #16]
 80083ee:	693a      	ldr	r2, [r7, #16]
 80083f0:	0151      	lsls	r1, r2, #5
 80083f2:	697a      	ldr	r2, [r7, #20]
 80083f4:	440a      	add	r2, r1
 80083f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80083fa:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80083fe:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008402:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	699a      	ldr	r2, [r3, #24]
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	68db      	ldr	r3, [r3, #12]
 800840c:	429a      	cmp	r2, r3
 800840e:	d903      	bls.n	8008418 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	68da      	ldr	r2, [r3, #12]
 8008414:	68bb      	ldr	r3, [r7, #8]
 8008416:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008418:	693b      	ldr	r3, [r7, #16]
 800841a:	015a      	lsls	r2, r3, #5
 800841c:	697b      	ldr	r3, [r7, #20]
 800841e:	4413      	add	r3, r2
 8008420:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008424:	691b      	ldr	r3, [r3, #16]
 8008426:	693a      	ldr	r2, [r7, #16]
 8008428:	0151      	lsls	r1, r2, #5
 800842a:	697a      	ldr	r2, [r7, #20]
 800842c:	440a      	add	r2, r1
 800842e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008432:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008436:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008438:	693b      	ldr	r3, [r7, #16]
 800843a:	015a      	lsls	r2, r3, #5
 800843c:	697b      	ldr	r3, [r7, #20]
 800843e:	4413      	add	r3, r2
 8008440:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008444:	691a      	ldr	r2, [r3, #16]
 8008446:	68bb      	ldr	r3, [r7, #8]
 8008448:	699b      	ldr	r3, [r3, #24]
 800844a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800844e:	6939      	ldr	r1, [r7, #16]
 8008450:	0148      	lsls	r0, r1, #5
 8008452:	6979      	ldr	r1, [r7, #20]
 8008454:	4401      	add	r1, r0
 8008456:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800845a:	4313      	orrs	r3, r2
 800845c:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800845e:	79fb      	ldrb	r3, [r7, #7]
 8008460:	2b01      	cmp	r3, #1
 8008462:	d11e      	bne.n	80084a2 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008464:	68bb      	ldr	r3, [r7, #8]
 8008466:	695b      	ldr	r3, [r3, #20]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d009      	beq.n	8008480 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800846c:	693b      	ldr	r3, [r7, #16]
 800846e:	015a      	lsls	r2, r3, #5
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	4413      	add	r3, r2
 8008474:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008478:	461a      	mov	r2, r3
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	695b      	ldr	r3, [r3, #20]
 800847e:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008480:	693b      	ldr	r3, [r7, #16]
 8008482:	015a      	lsls	r2, r3, #5
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	4413      	add	r3, r2
 8008488:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	693a      	ldr	r2, [r7, #16]
 8008490:	0151      	lsls	r1, r2, #5
 8008492:	697a      	ldr	r2, [r7, #20]
 8008494:	440a      	add	r2, r1
 8008496:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800849a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800849e:	6013      	str	r3, [r2, #0]
 80084a0:	e097      	b.n	80085d2 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80084a2:	693b      	ldr	r3, [r7, #16]
 80084a4:	015a      	lsls	r2, r3, #5
 80084a6:	697b      	ldr	r3, [r7, #20]
 80084a8:	4413      	add	r3, r2
 80084aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	693a      	ldr	r2, [r7, #16]
 80084b2:	0151      	lsls	r1, r2, #5
 80084b4:	697a      	ldr	r2, [r7, #20]
 80084b6:	440a      	add	r2, r1
 80084b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084bc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80084c0:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	699b      	ldr	r3, [r3, #24]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	f000 8083 	beq.w	80085d2 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80084cc:	697b      	ldr	r3, [r7, #20]
 80084ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	781b      	ldrb	r3, [r3, #0]
 80084d8:	f003 030f 	and.w	r3, r3, #15
 80084dc:	2101      	movs	r1, #1
 80084de:	fa01 f303 	lsl.w	r3, r1, r3
 80084e2:	6979      	ldr	r1, [r7, #20]
 80084e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80084e8:	4313      	orrs	r3, r2
 80084ea:	634b      	str	r3, [r1, #52]	; 0x34
 80084ec:	e071      	b.n	80085d2 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80084ee:	693b      	ldr	r3, [r7, #16]
 80084f0:	015a      	lsls	r2, r3, #5
 80084f2:	697b      	ldr	r3, [r7, #20]
 80084f4:	4413      	add	r3, r2
 80084f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084fa:	691b      	ldr	r3, [r3, #16]
 80084fc:	693a      	ldr	r2, [r7, #16]
 80084fe:	0151      	lsls	r1, r2, #5
 8008500:	697a      	ldr	r2, [r7, #20]
 8008502:	440a      	add	r2, r1
 8008504:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008508:	0cdb      	lsrs	r3, r3, #19
 800850a:	04db      	lsls	r3, r3, #19
 800850c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800850e:	693b      	ldr	r3, [r7, #16]
 8008510:	015a      	lsls	r2, r3, #5
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	4413      	add	r3, r2
 8008516:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800851a:	691b      	ldr	r3, [r3, #16]
 800851c:	693a      	ldr	r2, [r7, #16]
 800851e:	0151      	lsls	r1, r2, #5
 8008520:	697a      	ldr	r2, [r7, #20]
 8008522:	440a      	add	r2, r1
 8008524:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008528:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800852c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008530:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	699b      	ldr	r3, [r3, #24]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d003      	beq.n	8008542 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	68da      	ldr	r2, [r3, #12]
 800853e:	68bb      	ldr	r3, [r7, #8]
 8008540:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	68da      	ldr	r2, [r3, #12]
 8008546:	68bb      	ldr	r3, [r7, #8]
 8008548:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800854a:	693b      	ldr	r3, [r7, #16]
 800854c:	015a      	lsls	r2, r3, #5
 800854e:	697b      	ldr	r3, [r7, #20]
 8008550:	4413      	add	r3, r2
 8008552:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008556:	691b      	ldr	r3, [r3, #16]
 8008558:	693a      	ldr	r2, [r7, #16]
 800855a:	0151      	lsls	r1, r2, #5
 800855c:	697a      	ldr	r2, [r7, #20]
 800855e:	440a      	add	r2, r1
 8008560:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008564:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008568:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800856a:	693b      	ldr	r3, [r7, #16]
 800856c:	015a      	lsls	r2, r3, #5
 800856e:	697b      	ldr	r3, [r7, #20]
 8008570:	4413      	add	r3, r2
 8008572:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008576:	691a      	ldr	r2, [r3, #16]
 8008578:	68bb      	ldr	r3, [r7, #8]
 800857a:	69db      	ldr	r3, [r3, #28]
 800857c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008580:	6939      	ldr	r1, [r7, #16]
 8008582:	0148      	lsls	r0, r1, #5
 8008584:	6979      	ldr	r1, [r7, #20]
 8008586:	4401      	add	r1, r0
 8008588:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800858c:	4313      	orrs	r3, r2
 800858e:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8008590:	79fb      	ldrb	r3, [r7, #7]
 8008592:	2b01      	cmp	r3, #1
 8008594:	d10d      	bne.n	80085b2 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008596:	68bb      	ldr	r3, [r7, #8]
 8008598:	691b      	ldr	r3, [r3, #16]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d009      	beq.n	80085b2 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	6919      	ldr	r1, [r3, #16]
 80085a2:	693b      	ldr	r3, [r7, #16]
 80085a4:	015a      	lsls	r2, r3, #5
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	4413      	add	r3, r2
 80085aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085ae:	460a      	mov	r2, r1
 80085b0:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	015a      	lsls	r2, r3, #5
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	4413      	add	r3, r2
 80085ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	693a      	ldr	r2, [r7, #16]
 80085c2:	0151      	lsls	r1, r2, #5
 80085c4:	697a      	ldr	r2, [r7, #20]
 80085c6:	440a      	add	r2, r1
 80085c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80085cc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80085d0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80085d2:	2300      	movs	r3, #0
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	371c      	adds	r7, #28
 80085d8:	46bd      	mov	sp, r7
 80085da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085de:	4770      	bx	lr

080085e0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80085e0:	b480      	push	{r7}
 80085e2:	b087      	sub	sp, #28
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
 80085e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80085ea:	2300      	movs	r3, #0
 80085ec:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80085ee:	2300      	movs	r3, #0
 80085f0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	785b      	ldrb	r3, [r3, #1]
 80085fa:	2b01      	cmp	r3, #1
 80085fc:	d14a      	bne.n	8008694 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	781b      	ldrb	r3, [r3, #0]
 8008602:	015a      	lsls	r2, r3, #5
 8008604:	693b      	ldr	r3, [r7, #16]
 8008606:	4413      	add	r3, r2
 8008608:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008612:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008616:	f040 8086 	bne.w	8008726 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	781b      	ldrb	r3, [r3, #0]
 800861e:	015a      	lsls	r2, r3, #5
 8008620:	693b      	ldr	r3, [r7, #16]
 8008622:	4413      	add	r3, r2
 8008624:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	683a      	ldr	r2, [r7, #0]
 800862c:	7812      	ldrb	r2, [r2, #0]
 800862e:	0151      	lsls	r1, r2, #5
 8008630:	693a      	ldr	r2, [r7, #16]
 8008632:	440a      	add	r2, r1
 8008634:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008638:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800863c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	781b      	ldrb	r3, [r3, #0]
 8008642:	015a      	lsls	r2, r3, #5
 8008644:	693b      	ldr	r3, [r7, #16]
 8008646:	4413      	add	r3, r2
 8008648:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	683a      	ldr	r2, [r7, #0]
 8008650:	7812      	ldrb	r2, [r2, #0]
 8008652:	0151      	lsls	r1, r2, #5
 8008654:	693a      	ldr	r2, [r7, #16]
 8008656:	440a      	add	r2, r1
 8008658:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800865c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008660:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	3301      	adds	r3, #1
 8008666:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	f242 7210 	movw	r2, #10000	; 0x2710
 800866e:	4293      	cmp	r3, r2
 8008670:	d902      	bls.n	8008678 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008672:	2301      	movs	r3, #1
 8008674:	75fb      	strb	r3, [r7, #23]
          break;
 8008676:	e056      	b.n	8008726 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	781b      	ldrb	r3, [r3, #0]
 800867c:	015a      	lsls	r2, r3, #5
 800867e:	693b      	ldr	r3, [r7, #16]
 8008680:	4413      	add	r3, r2
 8008682:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800868c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008690:	d0e7      	beq.n	8008662 <USB_EPStopXfer+0x82>
 8008692:	e048      	b.n	8008726 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	781b      	ldrb	r3, [r3, #0]
 8008698:	015a      	lsls	r2, r3, #5
 800869a:	693b      	ldr	r3, [r7, #16]
 800869c:	4413      	add	r3, r2
 800869e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80086a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80086ac:	d13b      	bne.n	8008726 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	015a      	lsls	r2, r3, #5
 80086b4:	693b      	ldr	r3, [r7, #16]
 80086b6:	4413      	add	r3, r2
 80086b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	683a      	ldr	r2, [r7, #0]
 80086c0:	7812      	ldrb	r2, [r2, #0]
 80086c2:	0151      	lsls	r1, r2, #5
 80086c4:	693a      	ldr	r2, [r7, #16]
 80086c6:	440a      	add	r2, r1
 80086c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80086cc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80086d0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	781b      	ldrb	r3, [r3, #0]
 80086d6:	015a      	lsls	r2, r3, #5
 80086d8:	693b      	ldr	r3, [r7, #16]
 80086da:	4413      	add	r3, r2
 80086dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	683a      	ldr	r2, [r7, #0]
 80086e4:	7812      	ldrb	r2, [r2, #0]
 80086e6:	0151      	lsls	r1, r2, #5
 80086e8:	693a      	ldr	r2, [r7, #16]
 80086ea:	440a      	add	r2, r1
 80086ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80086f0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80086f4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	3301      	adds	r3, #1
 80086fa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	f242 7210 	movw	r2, #10000	; 0x2710
 8008702:	4293      	cmp	r3, r2
 8008704:	d902      	bls.n	800870c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008706:	2301      	movs	r3, #1
 8008708:	75fb      	strb	r3, [r7, #23]
          break;
 800870a:	e00c      	b.n	8008726 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	781b      	ldrb	r3, [r3, #0]
 8008710:	015a      	lsls	r2, r3, #5
 8008712:	693b      	ldr	r3, [r7, #16]
 8008714:	4413      	add	r3, r2
 8008716:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008720:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008724:	d0e7      	beq.n	80086f6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008726:	7dfb      	ldrb	r3, [r7, #23]
}
 8008728:	4618      	mov	r0, r3
 800872a:	371c      	adds	r7, #28
 800872c:	46bd      	mov	sp, r7
 800872e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008732:	4770      	bx	lr

08008734 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008734:	b480      	push	{r7}
 8008736:	b089      	sub	sp, #36	; 0x24
 8008738:	af00      	add	r7, sp, #0
 800873a:	60f8      	str	r0, [r7, #12]
 800873c:	60b9      	str	r1, [r7, #8]
 800873e:	4611      	mov	r1, r2
 8008740:	461a      	mov	r2, r3
 8008742:	460b      	mov	r3, r1
 8008744:	71fb      	strb	r3, [r7, #7]
 8008746:	4613      	mov	r3, r2
 8008748:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008752:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008756:	2b00      	cmp	r3, #0
 8008758:	d123      	bne.n	80087a2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800875a:	88bb      	ldrh	r3, [r7, #4]
 800875c:	3303      	adds	r3, #3
 800875e:	089b      	lsrs	r3, r3, #2
 8008760:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008762:	2300      	movs	r3, #0
 8008764:	61bb      	str	r3, [r7, #24]
 8008766:	e018      	b.n	800879a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008768:	79fb      	ldrb	r3, [r7, #7]
 800876a:	031a      	lsls	r2, r3, #12
 800876c:	697b      	ldr	r3, [r7, #20]
 800876e:	4413      	add	r3, r2
 8008770:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008774:	461a      	mov	r2, r3
 8008776:	69fb      	ldr	r3, [r7, #28]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800877c:	69fb      	ldr	r3, [r7, #28]
 800877e:	3301      	adds	r3, #1
 8008780:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008782:	69fb      	ldr	r3, [r7, #28]
 8008784:	3301      	adds	r3, #1
 8008786:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008788:	69fb      	ldr	r3, [r7, #28]
 800878a:	3301      	adds	r3, #1
 800878c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800878e:	69fb      	ldr	r3, [r7, #28]
 8008790:	3301      	adds	r3, #1
 8008792:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008794:	69bb      	ldr	r3, [r7, #24]
 8008796:	3301      	adds	r3, #1
 8008798:	61bb      	str	r3, [r7, #24]
 800879a:	69ba      	ldr	r2, [r7, #24]
 800879c:	693b      	ldr	r3, [r7, #16]
 800879e:	429a      	cmp	r2, r3
 80087a0:	d3e2      	bcc.n	8008768 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80087a2:	2300      	movs	r3, #0
}
 80087a4:	4618      	mov	r0, r3
 80087a6:	3724      	adds	r7, #36	; 0x24
 80087a8:	46bd      	mov	sp, r7
 80087aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ae:	4770      	bx	lr

080087b0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b08b      	sub	sp, #44	; 0x2c
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	60f8      	str	r0, [r7, #12]
 80087b8:	60b9      	str	r1, [r7, #8]
 80087ba:	4613      	mov	r3, r2
 80087bc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80087c6:	88fb      	ldrh	r3, [r7, #6]
 80087c8:	089b      	lsrs	r3, r3, #2
 80087ca:	b29b      	uxth	r3, r3
 80087cc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80087ce:	88fb      	ldrh	r3, [r7, #6]
 80087d0:	f003 0303 	and.w	r3, r3, #3
 80087d4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80087d6:	2300      	movs	r3, #0
 80087d8:	623b      	str	r3, [r7, #32]
 80087da:	e014      	b.n	8008806 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80087dc:	69bb      	ldr	r3, [r7, #24]
 80087de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087e2:	681a      	ldr	r2, [r3, #0]
 80087e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087e6:	601a      	str	r2, [r3, #0]
    pDest++;
 80087e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ea:	3301      	adds	r3, #1
 80087ec:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80087ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087f0:	3301      	adds	r3, #1
 80087f2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80087f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087f6:	3301      	adds	r3, #1
 80087f8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80087fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087fc:	3301      	adds	r3, #1
 80087fe:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008800:	6a3b      	ldr	r3, [r7, #32]
 8008802:	3301      	adds	r3, #1
 8008804:	623b      	str	r3, [r7, #32]
 8008806:	6a3a      	ldr	r2, [r7, #32]
 8008808:	697b      	ldr	r3, [r7, #20]
 800880a:	429a      	cmp	r2, r3
 800880c:	d3e6      	bcc.n	80087dc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800880e:	8bfb      	ldrh	r3, [r7, #30]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d01e      	beq.n	8008852 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008814:	2300      	movs	r3, #0
 8008816:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008818:	69bb      	ldr	r3, [r7, #24]
 800881a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800881e:	461a      	mov	r2, r3
 8008820:	f107 0310 	add.w	r3, r7, #16
 8008824:	6812      	ldr	r2, [r2, #0]
 8008826:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008828:	693a      	ldr	r2, [r7, #16]
 800882a:	6a3b      	ldr	r3, [r7, #32]
 800882c:	b2db      	uxtb	r3, r3
 800882e:	00db      	lsls	r3, r3, #3
 8008830:	fa22 f303 	lsr.w	r3, r2, r3
 8008834:	b2da      	uxtb	r2, r3
 8008836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008838:	701a      	strb	r2, [r3, #0]
      i++;
 800883a:	6a3b      	ldr	r3, [r7, #32]
 800883c:	3301      	adds	r3, #1
 800883e:	623b      	str	r3, [r7, #32]
      pDest++;
 8008840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008842:	3301      	adds	r3, #1
 8008844:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008846:	8bfb      	ldrh	r3, [r7, #30]
 8008848:	3b01      	subs	r3, #1
 800884a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800884c:	8bfb      	ldrh	r3, [r7, #30]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d1ea      	bne.n	8008828 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008854:	4618      	mov	r0, r3
 8008856:	372c      	adds	r7, #44	; 0x2c
 8008858:	46bd      	mov	sp, r7
 800885a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885e:	4770      	bx	lr

08008860 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008860:	b480      	push	{r7}
 8008862:	b085      	sub	sp, #20
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
 8008868:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	781b      	ldrb	r3, [r3, #0]
 8008872:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	785b      	ldrb	r3, [r3, #1]
 8008878:	2b01      	cmp	r3, #1
 800887a:	d12c      	bne.n	80088d6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800887c:	68bb      	ldr	r3, [r7, #8]
 800887e:	015a      	lsls	r2, r3, #5
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	4413      	add	r3, r2
 8008884:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	2b00      	cmp	r3, #0
 800888c:	db12      	blt.n	80088b4 <USB_EPSetStall+0x54>
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d00f      	beq.n	80088b4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	015a      	lsls	r2, r3, #5
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	4413      	add	r3, r2
 800889c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	68ba      	ldr	r2, [r7, #8]
 80088a4:	0151      	lsls	r1, r2, #5
 80088a6:	68fa      	ldr	r2, [r7, #12]
 80088a8:	440a      	add	r2, r1
 80088aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088ae:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80088b2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80088b4:	68bb      	ldr	r3, [r7, #8]
 80088b6:	015a      	lsls	r2, r3, #5
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	4413      	add	r3, r2
 80088bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	68ba      	ldr	r2, [r7, #8]
 80088c4:	0151      	lsls	r1, r2, #5
 80088c6:	68fa      	ldr	r2, [r7, #12]
 80088c8:	440a      	add	r2, r1
 80088ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088ce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80088d2:	6013      	str	r3, [r2, #0]
 80088d4:	e02b      	b.n	800892e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	015a      	lsls	r2, r3, #5
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	4413      	add	r3, r2
 80088de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	db12      	blt.n	800890e <USB_EPSetStall+0xae>
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d00f      	beq.n	800890e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	015a      	lsls	r2, r3, #5
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	4413      	add	r3, r2
 80088f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	68ba      	ldr	r2, [r7, #8]
 80088fe:	0151      	lsls	r1, r2, #5
 8008900:	68fa      	ldr	r2, [r7, #12]
 8008902:	440a      	add	r2, r1
 8008904:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008908:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800890c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800890e:	68bb      	ldr	r3, [r7, #8]
 8008910:	015a      	lsls	r2, r3, #5
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	4413      	add	r3, r2
 8008916:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	68ba      	ldr	r2, [r7, #8]
 800891e:	0151      	lsls	r1, r2, #5
 8008920:	68fa      	ldr	r2, [r7, #12]
 8008922:	440a      	add	r2, r1
 8008924:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008928:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800892c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800892e:	2300      	movs	r3, #0
}
 8008930:	4618      	mov	r0, r3
 8008932:	3714      	adds	r7, #20
 8008934:	46bd      	mov	sp, r7
 8008936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893a:	4770      	bx	lr

0800893c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800893c:	b480      	push	{r7}
 800893e:	b085      	sub	sp, #20
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
 8008944:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	781b      	ldrb	r3, [r3, #0]
 800894e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	785b      	ldrb	r3, [r3, #1]
 8008954:	2b01      	cmp	r3, #1
 8008956:	d128      	bne.n	80089aa <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	015a      	lsls	r2, r3, #5
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	4413      	add	r3, r2
 8008960:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	68ba      	ldr	r2, [r7, #8]
 8008968:	0151      	lsls	r1, r2, #5
 800896a:	68fa      	ldr	r2, [r7, #12]
 800896c:	440a      	add	r2, r1
 800896e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008972:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008976:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	791b      	ldrb	r3, [r3, #4]
 800897c:	2b03      	cmp	r3, #3
 800897e:	d003      	beq.n	8008988 <USB_EPClearStall+0x4c>
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	791b      	ldrb	r3, [r3, #4]
 8008984:	2b02      	cmp	r3, #2
 8008986:	d138      	bne.n	80089fa <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	015a      	lsls	r2, r3, #5
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	4413      	add	r3, r2
 8008990:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	68ba      	ldr	r2, [r7, #8]
 8008998:	0151      	lsls	r1, r2, #5
 800899a:	68fa      	ldr	r2, [r7, #12]
 800899c:	440a      	add	r2, r1
 800899e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80089a6:	6013      	str	r3, [r2, #0]
 80089a8:	e027      	b.n	80089fa <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80089aa:	68bb      	ldr	r3, [r7, #8]
 80089ac:	015a      	lsls	r2, r3, #5
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	4413      	add	r3, r2
 80089b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	68ba      	ldr	r2, [r7, #8]
 80089ba:	0151      	lsls	r1, r2, #5
 80089bc:	68fa      	ldr	r2, [r7, #12]
 80089be:	440a      	add	r2, r1
 80089c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089c4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80089c8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	791b      	ldrb	r3, [r3, #4]
 80089ce:	2b03      	cmp	r3, #3
 80089d0:	d003      	beq.n	80089da <USB_EPClearStall+0x9e>
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	791b      	ldrb	r3, [r3, #4]
 80089d6:	2b02      	cmp	r3, #2
 80089d8:	d10f      	bne.n	80089fa <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80089da:	68bb      	ldr	r3, [r7, #8]
 80089dc:	015a      	lsls	r2, r3, #5
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	4413      	add	r3, r2
 80089e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	68ba      	ldr	r2, [r7, #8]
 80089ea:	0151      	lsls	r1, r2, #5
 80089ec:	68fa      	ldr	r2, [r7, #12]
 80089ee:	440a      	add	r2, r1
 80089f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80089f8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80089fa:	2300      	movs	r3, #0
}
 80089fc:	4618      	mov	r0, r3
 80089fe:	3714      	adds	r7, #20
 8008a00:	46bd      	mov	sp, r7
 8008a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a06:	4770      	bx	lr

08008a08 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008a08:	b480      	push	{r7}
 8008a0a:	b085      	sub	sp, #20
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
 8008a10:	460b      	mov	r3, r1
 8008a12:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	68fa      	ldr	r2, [r7, #12]
 8008a22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a26:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008a2a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a32:	681a      	ldr	r2, [r3, #0]
 8008a34:	78fb      	ldrb	r3, [r7, #3]
 8008a36:	011b      	lsls	r3, r3, #4
 8008a38:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008a3c:	68f9      	ldr	r1, [r7, #12]
 8008a3e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008a42:	4313      	orrs	r3, r2
 8008a44:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008a46:	2300      	movs	r3, #0
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	3714      	adds	r7, #20
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a52:	4770      	bx	lr

08008a54 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008a54:	b480      	push	{r7}
 8008a56:	b085      	sub	sp, #20
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	68fa      	ldr	r2, [r7, #12]
 8008a6a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008a6e:	f023 0303 	bic.w	r3, r3, #3
 8008a72:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a7a:	685b      	ldr	r3, [r3, #4]
 8008a7c:	68fa      	ldr	r2, [r7, #12]
 8008a7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a82:	f023 0302 	bic.w	r3, r3, #2
 8008a86:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008a88:	2300      	movs	r3, #0
}
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	3714      	adds	r7, #20
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a94:	4770      	bx	lr

08008a96 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008a96:	b480      	push	{r7}
 8008a98:	b085      	sub	sp, #20
 8008a9a:	af00      	add	r7, sp, #0
 8008a9c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	68fa      	ldr	r2, [r7, #12]
 8008aac:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008ab0:	f023 0303 	bic.w	r3, r3, #3
 8008ab4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008abc:	685b      	ldr	r3, [r3, #4]
 8008abe:	68fa      	ldr	r2, [r7, #12]
 8008ac0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ac4:	f043 0302 	orr.w	r3, r3, #2
 8008ac8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008aca:	2300      	movs	r3, #0
}
 8008acc:	4618      	mov	r0, r3
 8008ace:	3714      	adds	r7, #20
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad6:	4770      	bx	lr

08008ad8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008ad8:	b480      	push	{r7}
 8008ada:	b085      	sub	sp, #20
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	695b      	ldr	r3, [r3, #20]
 8008ae4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	699b      	ldr	r3, [r3, #24]
 8008aea:	68fa      	ldr	r2, [r7, #12]
 8008aec:	4013      	ands	r3, r2
 8008aee:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008af0:	68fb      	ldr	r3, [r7, #12]
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	3714      	adds	r7, #20
 8008af6:	46bd      	mov	sp, r7
 8008af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afc:	4770      	bx	lr

08008afe <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008afe:	b480      	push	{r7}
 8008b00:	b085      	sub	sp, #20
 8008b02:	af00      	add	r7, sp, #0
 8008b04:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b10:	699b      	ldr	r3, [r3, #24]
 8008b12:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b1a:	69db      	ldr	r3, [r3, #28]
 8008b1c:	68ba      	ldr	r2, [r7, #8]
 8008b1e:	4013      	ands	r3, r2
 8008b20:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008b22:	68bb      	ldr	r3, [r7, #8]
 8008b24:	0c1b      	lsrs	r3, r3, #16
}
 8008b26:	4618      	mov	r0, r3
 8008b28:	3714      	adds	r7, #20
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b30:	4770      	bx	lr

08008b32 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008b32:	b480      	push	{r7}
 8008b34:	b085      	sub	sp, #20
 8008b36:	af00      	add	r7, sp, #0
 8008b38:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b44:	699b      	ldr	r3, [r3, #24]
 8008b46:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b4e:	69db      	ldr	r3, [r3, #28]
 8008b50:	68ba      	ldr	r2, [r7, #8]
 8008b52:	4013      	ands	r3, r2
 8008b54:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	b29b      	uxth	r3, r3
}
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	3714      	adds	r7, #20
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b64:	4770      	bx	lr

08008b66 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008b66:	b480      	push	{r7}
 8008b68:	b085      	sub	sp, #20
 8008b6a:	af00      	add	r7, sp, #0
 8008b6c:	6078      	str	r0, [r7, #4]
 8008b6e:	460b      	mov	r3, r1
 8008b70:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008b76:	78fb      	ldrb	r3, [r7, #3]
 8008b78:	015a      	lsls	r2, r3, #5
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	4413      	add	r3, r2
 8008b7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b82:	689b      	ldr	r3, [r3, #8]
 8008b84:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b8c:	695b      	ldr	r3, [r3, #20]
 8008b8e:	68ba      	ldr	r2, [r7, #8]
 8008b90:	4013      	ands	r3, r2
 8008b92:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008b94:	68bb      	ldr	r3, [r7, #8]
}
 8008b96:	4618      	mov	r0, r3
 8008b98:	3714      	adds	r7, #20
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba0:	4770      	bx	lr

08008ba2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008ba2:	b480      	push	{r7}
 8008ba4:	b087      	sub	sp, #28
 8008ba6:	af00      	add	r7, sp, #0
 8008ba8:	6078      	str	r0, [r7, #4]
 8008baa:	460b      	mov	r3, r1
 8008bac:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008bb2:	697b      	ldr	r3, [r7, #20]
 8008bb4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bb8:	691b      	ldr	r3, [r3, #16]
 8008bba:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008bbc:	697b      	ldr	r3, [r7, #20]
 8008bbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bc4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008bc6:	78fb      	ldrb	r3, [r7, #3]
 8008bc8:	f003 030f 	and.w	r3, r3, #15
 8008bcc:	68fa      	ldr	r2, [r7, #12]
 8008bce:	fa22 f303 	lsr.w	r3, r2, r3
 8008bd2:	01db      	lsls	r3, r3, #7
 8008bd4:	b2db      	uxtb	r3, r3
 8008bd6:	693a      	ldr	r2, [r7, #16]
 8008bd8:	4313      	orrs	r3, r2
 8008bda:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008bdc:	78fb      	ldrb	r3, [r7, #3]
 8008bde:	015a      	lsls	r2, r3, #5
 8008be0:	697b      	ldr	r3, [r7, #20]
 8008be2:	4413      	add	r3, r2
 8008be4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008be8:	689b      	ldr	r3, [r3, #8]
 8008bea:	693a      	ldr	r2, [r7, #16]
 8008bec:	4013      	ands	r3, r2
 8008bee:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008bf0:	68bb      	ldr	r3, [r7, #8]
}
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	371c      	adds	r7, #28
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfc:	4770      	bx	lr

08008bfe <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008bfe:	b480      	push	{r7}
 8008c00:	b083      	sub	sp, #12
 8008c02:	af00      	add	r7, sp, #0
 8008c04:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	695b      	ldr	r3, [r3, #20]
 8008c0a:	f003 0301 	and.w	r3, r3, #1
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	370c      	adds	r7, #12
 8008c12:	46bd      	mov	sp, r7
 8008c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c18:	4770      	bx	lr

08008c1a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008c1a:	b480      	push	{r7}
 8008c1c:	b085      	sub	sp, #20
 8008c1e:	af00      	add	r7, sp, #0
 8008c20:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	68fa      	ldr	r2, [r7, #12]
 8008c30:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c34:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008c38:	f023 0307 	bic.w	r3, r3, #7
 8008c3c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c44:	685b      	ldr	r3, [r3, #4]
 8008c46:	68fa      	ldr	r2, [r7, #12]
 8008c48:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008c4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008c50:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008c52:	2300      	movs	r3, #0
}
 8008c54:	4618      	mov	r0, r3
 8008c56:	3714      	adds	r7, #20
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5e:	4770      	bx	lr

08008c60 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008c60:	b480      	push	{r7}
 8008c62:	b087      	sub	sp, #28
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	60f8      	str	r0, [r7, #12]
 8008c68:	460b      	mov	r3, r1
 8008c6a:	607a      	str	r2, [r7, #4]
 8008c6c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	333c      	adds	r3, #60	; 0x3c
 8008c76:	3304      	adds	r3, #4
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008c7c:	693b      	ldr	r3, [r7, #16]
 8008c7e:	4a26      	ldr	r2, [pc, #152]	; (8008d18 <USB_EP0_OutStart+0xb8>)
 8008c80:	4293      	cmp	r3, r2
 8008c82:	d90a      	bls.n	8008c9a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008c84:	697b      	ldr	r3, [r7, #20]
 8008c86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008c90:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008c94:	d101      	bne.n	8008c9a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008c96:	2300      	movs	r3, #0
 8008c98:	e037      	b.n	8008d0a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ca0:	461a      	mov	r2, r3
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008ca6:	697b      	ldr	r3, [r7, #20]
 8008ca8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cac:	691b      	ldr	r3, [r3, #16]
 8008cae:	697a      	ldr	r2, [r7, #20]
 8008cb0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008cb4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008cb8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008cba:	697b      	ldr	r3, [r7, #20]
 8008cbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cc0:	691b      	ldr	r3, [r3, #16]
 8008cc2:	697a      	ldr	r2, [r7, #20]
 8008cc4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008cc8:	f043 0318 	orr.w	r3, r3, #24
 8008ccc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cd4:	691b      	ldr	r3, [r3, #16]
 8008cd6:	697a      	ldr	r2, [r7, #20]
 8008cd8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008cdc:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008ce0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008ce2:	7afb      	ldrb	r3, [r7, #11]
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	d10f      	bne.n	8008d08 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008ce8:	697b      	ldr	r3, [r7, #20]
 8008cea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cee:	461a      	mov	r2, r3
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008cf4:	697b      	ldr	r3, [r7, #20]
 8008cf6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	697a      	ldr	r2, [r7, #20]
 8008cfe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d02:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008d06:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008d08:	2300      	movs	r3, #0
}
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	371c      	adds	r7, #28
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d14:	4770      	bx	lr
 8008d16:	bf00      	nop
 8008d18:	4f54300a 	.word	0x4f54300a

08008d1c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	b085      	sub	sp, #20
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008d24:	2300      	movs	r3, #0
 8008d26:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	3301      	adds	r3, #1
 8008d2c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	4a13      	ldr	r2, [pc, #76]	; (8008d80 <USB_CoreReset+0x64>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d901      	bls.n	8008d3a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008d36:	2303      	movs	r3, #3
 8008d38:	e01b      	b.n	8008d72 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	691b      	ldr	r3, [r3, #16]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	daf2      	bge.n	8008d28 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008d42:	2300      	movs	r3, #0
 8008d44:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	691b      	ldr	r3, [r3, #16]
 8008d4a:	f043 0201 	orr.w	r2, r3, #1
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	3301      	adds	r3, #1
 8008d56:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	4a09      	ldr	r2, [pc, #36]	; (8008d80 <USB_CoreReset+0x64>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d901      	bls.n	8008d64 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008d60:	2303      	movs	r3, #3
 8008d62:	e006      	b.n	8008d72 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	691b      	ldr	r3, [r3, #16]
 8008d68:	f003 0301 	and.w	r3, r3, #1
 8008d6c:	2b01      	cmp	r3, #1
 8008d6e:	d0f0      	beq.n	8008d52 <USB_CoreReset+0x36>

  return HAL_OK;
 8008d70:	2300      	movs	r3, #0
}
 8008d72:	4618      	mov	r0, r3
 8008d74:	3714      	adds	r7, #20
 8008d76:	46bd      	mov	sp, r7
 8008d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7c:	4770      	bx	lr
 8008d7e:	bf00      	nop
 8008d80:	00030d40 	.word	0x00030d40

08008d84 <si5351_Init>:
 * Initializes Si5351. Call this function before doing anything else.
 * `Correction` is the difference of actual frequency an desired frequency @ 100 MHz.
 * It can be measured at lower frequencies and scaled linearly.
 * E.g. if you get 10_000_097 Hz instead of 10_000_000 Hz, `correction` is 97*10 = 970
 */
void si5351_Init(int32_t correction) {
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b084      	sub	sp, #16
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
    si5351Correction = correction;
 8008d8c:	4a18      	ldr	r2, [pc, #96]	; (8008df0 <si5351_Init+0x6c>)
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	6013      	str	r3, [r2, #0]

    // Disable all outputs by setting CLKx_DIS high
    si5351_write(SI5351_REGISTER_3_OUTPUT_ENABLE_CONTROL, 0xFF);
 8008d92:	21ff      	movs	r1, #255	; 0xff
 8008d94:	2003      	movs	r0, #3
 8008d96:	f000 fa0d 	bl	80091b4 <si5351_write>

    // Power down all output drivers
    si5351_write(SI5351_REGISTER_16_CLK0_CONTROL, 0x80);
 8008d9a:	2180      	movs	r1, #128	; 0x80
 8008d9c:	2010      	movs	r0, #16
 8008d9e:	f000 fa09 	bl	80091b4 <si5351_write>
    si5351_write(SI5351_REGISTER_17_CLK1_CONTROL, 0x80);
 8008da2:	2180      	movs	r1, #128	; 0x80
 8008da4:	2011      	movs	r0, #17
 8008da6:	f000 fa05 	bl	80091b4 <si5351_write>
    si5351_write(SI5351_REGISTER_18_CLK2_CONTROL, 0x80);
 8008daa:	2180      	movs	r1, #128	; 0x80
 8008dac:	2012      	movs	r0, #18
 8008dae:	f000 fa01 	bl	80091b4 <si5351_write>
    si5351_write(SI5351_REGISTER_19_CLK3_CONTROL, 0x80);
 8008db2:	2180      	movs	r1, #128	; 0x80
 8008db4:	2013      	movs	r0, #19
 8008db6:	f000 f9fd 	bl	80091b4 <si5351_write>
    si5351_write(SI5351_REGISTER_20_CLK4_CONTROL, 0x80);
 8008dba:	2180      	movs	r1, #128	; 0x80
 8008dbc:	2014      	movs	r0, #20
 8008dbe:	f000 f9f9 	bl	80091b4 <si5351_write>
    si5351_write(SI5351_REGISTER_21_CLK5_CONTROL, 0x80);
 8008dc2:	2180      	movs	r1, #128	; 0x80
 8008dc4:	2015      	movs	r0, #21
 8008dc6:	f000 f9f5 	bl	80091b4 <si5351_write>
    si5351_write(SI5351_REGISTER_22_CLK6_CONTROL, 0x80);
 8008dca:	2180      	movs	r1, #128	; 0x80
 8008dcc:	2016      	movs	r0, #22
 8008dce:	f000 f9f1 	bl	80091b4 <si5351_write>
    si5351_write(SI5351_REGISTER_23_CLK7_CONTROL, 0x80);
 8008dd2:	2180      	movs	r1, #128	; 0x80
 8008dd4:	2017      	movs	r0, #23
 8008dd6:	f000 f9ed 	bl	80091b4 <si5351_write>

    // Set the load capacitance for the XTAL
    si5351CrystalLoad_t crystalLoad = SI5351_CRYSTAL_LOAD_10PF;
 8008dda:	23c0      	movs	r3, #192	; 0xc0
 8008ddc:	73fb      	strb	r3, [r7, #15]
    si5351_write(SI5351_REGISTER_183_CRYSTAL_INTERNAL_LOAD_CAPACITANCE, crystalLoad);
 8008dde:	7bfb      	ldrb	r3, [r7, #15]
 8008de0:	4619      	mov	r1, r3
 8008de2:	20b7      	movs	r0, #183	; 0xb7
 8008de4:	f000 f9e6 	bl	80091b4 <si5351_write>
}
 8008de8:	bf00      	nop
 8008dea:	3710      	adds	r7, #16
 8008dec:	46bd      	mov	sp, r7
 8008dee:	bd80      	pop	{r7, pc}
 8008df0:	20000474 	.word	0x20000474

08008df4 <si5351_SetupPLL>:

// Sets the multiplier for given PLL
void si5351_SetupPLL(si5351PLL_t pll, si5351PLLConfig_t* conf) {
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b08c      	sub	sp, #48	; 0x30
 8008df8:	af02      	add	r7, sp, #8
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	6039      	str	r1, [r7, #0]
 8008dfe:	71fb      	strb	r3, [r7, #7]
    int32_t P1, P2, P3;
    int32_t mult = conf->mult;
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	627b      	str	r3, [r7, #36]	; 0x24
    int32_t num = conf->num;
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	685b      	ldr	r3, [r3, #4]
 8008e0a:	623b      	str	r3, [r7, #32]
    int32_t denom = conf->denom;
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	689b      	ldr	r3, [r3, #8]
 8008e10:	61fb      	str	r3, [r7, #28]

    P1 = 128 * mult + (128 * num)/denom - 512;
 8008e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e14:	01da      	lsls	r2, r3, #7
 8008e16:	6a3b      	ldr	r3, [r7, #32]
 8008e18:	01d9      	lsls	r1, r3, #7
 8008e1a:	69fb      	ldr	r3, [r7, #28]
 8008e1c:	fb91 f3f3 	sdiv	r3, r1, r3
 8008e20:	4413      	add	r3, r2
 8008e22:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8008e26:	61bb      	str	r3, [r7, #24]
    // P2 = 128 * num - denom * ((128 * num)/denom);
    P2 = (128 * num) % denom;
 8008e28:	6a3b      	ldr	r3, [r7, #32]
 8008e2a:	01db      	lsls	r3, r3, #7
 8008e2c:	69fa      	ldr	r2, [r7, #28]
 8008e2e:	fb93 f2f2 	sdiv	r2, r3, r2
 8008e32:	69f9      	ldr	r1, [r7, #28]
 8008e34:	fb01 f202 	mul.w	r2, r1, r2
 8008e38:	1a9b      	subs	r3, r3, r2
 8008e3a:	617b      	str	r3, [r7, #20]
    P3 = denom;
 8008e3c:	69fb      	ldr	r3, [r7, #28]
 8008e3e:	613b      	str	r3, [r7, #16]

    // Get the appropriate base address for the PLL registers
    uint8_t baseaddr = (pll == SI5351_PLL_A ? 26 : 34);
 8008e40:	79fb      	ldrb	r3, [r7, #7]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d101      	bne.n	8008e4a <si5351_SetupPLL+0x56>
 8008e46:	231a      	movs	r3, #26
 8008e48:	e000      	b.n	8008e4c <si5351_SetupPLL+0x58>
 8008e4a:	2322      	movs	r3, #34	; 0x22
 8008e4c:	73fb      	strb	r3, [r7, #15]
    si5351_writeBulk(baseaddr, P1, P2, P3, 0, 0);
 8008e4e:	7bf8      	ldrb	r0, [r7, #15]
 8008e50:	2300      	movs	r3, #0
 8008e52:	9301      	str	r3, [sp, #4]
 8008e54:	2300      	movs	r3, #0
 8008e56:	9300      	str	r3, [sp, #0]
 8008e58:	693b      	ldr	r3, [r7, #16]
 8008e5a:	697a      	ldr	r2, [r7, #20]
 8008e5c:	69b9      	ldr	r1, [r7, #24]
 8008e5e:	f000 f9d1 	bl	8009204 <si5351_writeBulk>

    // Reset both PLLs
    si5351_write(SI5351_REGISTER_177_PLL_RESET, (1<<7) | (1<<5) );
 8008e62:	21a0      	movs	r1, #160	; 0xa0
 8008e64:	20b1      	movs	r0, #177	; 0xb1
 8008e66:	f000 f9a5 	bl	80091b4 <si5351_write>
}
 8008e6a:	bf00      	nop
 8008e6c:	3728      	adds	r7, #40	; 0x28
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	bd80      	pop	{r7, pc}

08008e72 <si5351_SetupOutput>:

// Configures PLL source, drive strength, multisynth divider, Rdivider and phaseOffset.
// Returns 0 on success, != 0 otherwise.
int si5351_SetupOutput(uint8_t output, si5351PLL_t pllSource, si5351DriveStrength_t driveStrength, si5351OutputConfig_t* conf, uint8_t phaseOffset) {
 8008e72:	b580      	push	{r7, lr}
 8008e74:	b08c      	sub	sp, #48	; 0x30
 8008e76:	af02      	add	r7, sp, #8
 8008e78:	603b      	str	r3, [r7, #0]
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	71fb      	strb	r3, [r7, #7]
 8008e7e:	460b      	mov	r3, r1
 8008e80:	71bb      	strb	r3, [r7, #6]
 8008e82:	4613      	mov	r3, r2
 8008e84:	717b      	strb	r3, [r7, #5]
    int32_t div = conf->div;
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	685b      	ldr	r3, [r3, #4]
 8008e8a:	613b      	str	r3, [r7, #16]
    int32_t num = conf->num;
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	689b      	ldr	r3, [r3, #8]
 8008e90:	60fb      	str	r3, [r7, #12]
    int32_t denom = conf->denom;
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	68db      	ldr	r3, [r3, #12]
 8008e96:	60bb      	str	r3, [r7, #8]
    uint8_t divBy4 = 0;
 8008e98:	2300      	movs	r3, #0
 8008e9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    int32_t P1, P2, P3;

    if(output > 2) {
 8008e9e:	79fb      	ldrb	r3, [r7, #7]
 8008ea0:	2b02      	cmp	r3, #2
 8008ea2:	d901      	bls.n	8008ea8 <si5351_SetupOutput+0x36>
        return 1;
 8008ea4:	2301      	movs	r3, #1
 8008ea6:	e08d      	b.n	8008fc4 <si5351_SetupOutput+0x152>
    }

    if((!conf->allowIntegerMode) && ((div < 8) || ((div == 8) && (num == 0)))) {
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	781b      	ldrb	r3, [r3, #0]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d10a      	bne.n	8008ec6 <si5351_SetupOutput+0x54>
 8008eb0:	693b      	ldr	r3, [r7, #16]
 8008eb2:	2b07      	cmp	r3, #7
 8008eb4:	dd05      	ble.n	8008ec2 <si5351_SetupOutput+0x50>
 8008eb6:	693b      	ldr	r3, [r7, #16]
 8008eb8:	2b08      	cmp	r3, #8
 8008eba:	d104      	bne.n	8008ec6 <si5351_SetupOutput+0x54>
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d101      	bne.n	8008ec6 <si5351_SetupOutput+0x54>
        // div in { 4, 6, 8 } is possible only in integer mode
        return 2;
 8008ec2:	2302      	movs	r3, #2
 8008ec4:	e07e      	b.n	8008fc4 <si5351_SetupOutput+0x152>
    }

    if(div == 4) {
 8008ec6:	693b      	ldr	r3, [r7, #16]
 8008ec8:	2b04      	cmp	r3, #4
 8008eca:	d109      	bne.n	8008ee0 <si5351_SetupOutput+0x6e>
        // special DIVBY4 case, see AN619 4.1.3
        P1 = 0;
 8008ecc:	2300      	movs	r3, #0
 8008ece:	623b      	str	r3, [r7, #32]
        P2 = 0;
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	61fb      	str	r3, [r7, #28]
        P3 = 1;
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	61bb      	str	r3, [r7, #24]
        divBy4 = 0x3;
 8008ed8:	2303      	movs	r3, #3
 8008eda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008ede:	e016      	b.n	8008f0e <si5351_SetupOutput+0x9c>
    } else {
        P1 = 128 * div + ((128 * num)/denom) - 512;
 8008ee0:	693b      	ldr	r3, [r7, #16]
 8008ee2:	01da      	lsls	r2, r3, #7
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	01d9      	lsls	r1, r3, #7
 8008ee8:	68bb      	ldr	r3, [r7, #8]
 8008eea:	fb91 f3f3 	sdiv	r3, r1, r3
 8008eee:	4413      	add	r3, r2
 8008ef0:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8008ef4:	623b      	str	r3, [r7, #32]
        // P2 = 128 * num - denom * (128 * num)/denom;
        P2 = (128 * num) % denom;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	01db      	lsls	r3, r3, #7
 8008efa:	68ba      	ldr	r2, [r7, #8]
 8008efc:	fb93 f2f2 	sdiv	r2, r3, r2
 8008f00:	68b9      	ldr	r1, [r7, #8]
 8008f02:	fb01 f202 	mul.w	r2, r1, r2
 8008f06:	1a9b      	subs	r3, r3, r2
 8008f08:	61fb      	str	r3, [r7, #28]
        P3 = denom;
 8008f0a:	68bb      	ldr	r3, [r7, #8]
 8008f0c:	61bb      	str	r3, [r7, #24]
    }

    // Get the register addresses for given channel
    uint8_t baseaddr = 0;
 8008f0e:	2300      	movs	r3, #0
 8008f10:	75fb      	strb	r3, [r7, #23]
    uint8_t phaseOffsetRegister = 0;
 8008f12:	2300      	movs	r3, #0
 8008f14:	75bb      	strb	r3, [r7, #22]
    uint8_t clkControlRegister = 0;
 8008f16:	2300      	movs	r3, #0
 8008f18:	757b      	strb	r3, [r7, #21]
    switch (output) {
 8008f1a:	79fb      	ldrb	r3, [r7, #7]
 8008f1c:	2b02      	cmp	r3, #2
 8008f1e:	d014      	beq.n	8008f4a <si5351_SetupOutput+0xd8>
 8008f20:	2b02      	cmp	r3, #2
 8008f22:	dc19      	bgt.n	8008f58 <si5351_SetupOutput+0xe6>
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d002      	beq.n	8008f2e <si5351_SetupOutput+0xbc>
 8008f28:	2b01      	cmp	r3, #1
 8008f2a:	d007      	beq.n	8008f3c <si5351_SetupOutput+0xca>
 8008f2c:	e014      	b.n	8008f58 <si5351_SetupOutput+0xe6>
    case 0:
        baseaddr = SI5351_REGISTER_42_MULTISYNTH0_PARAMETERS_1;
 8008f2e:	232a      	movs	r3, #42	; 0x2a
 8008f30:	75fb      	strb	r3, [r7, #23]
        phaseOffsetRegister = SI5351_REGISTER_165_CLK0_INITIAL_PHASE_OFFSET;
 8008f32:	23a5      	movs	r3, #165	; 0xa5
 8008f34:	75bb      	strb	r3, [r7, #22]
        clkControlRegister = SI5351_REGISTER_16_CLK0_CONTROL;
 8008f36:	2310      	movs	r3, #16
 8008f38:	757b      	strb	r3, [r7, #21]
        break;
 8008f3a:	e00d      	b.n	8008f58 <si5351_SetupOutput+0xe6>
    case 1:
        baseaddr = SI5351_REGISTER_50_MULTISYNTH1_PARAMETERS_1;
 8008f3c:	2332      	movs	r3, #50	; 0x32
 8008f3e:	75fb      	strb	r3, [r7, #23]
        phaseOffsetRegister = SI5351_REGISTER_166_CLK1_INITIAL_PHASE_OFFSET;
 8008f40:	23a6      	movs	r3, #166	; 0xa6
 8008f42:	75bb      	strb	r3, [r7, #22]
        clkControlRegister = SI5351_REGISTER_17_CLK1_CONTROL;
 8008f44:	2311      	movs	r3, #17
 8008f46:	757b      	strb	r3, [r7, #21]
        break;
 8008f48:	e006      	b.n	8008f58 <si5351_SetupOutput+0xe6>
    case 2:
        baseaddr = SI5351_REGISTER_58_MULTISYNTH2_PARAMETERS_1;
 8008f4a:	233a      	movs	r3, #58	; 0x3a
 8008f4c:	75fb      	strb	r3, [r7, #23]
        phaseOffsetRegister = SI5351_REGISTER_167_CLK2_INITIAL_PHASE_OFFSET;
 8008f4e:	23a7      	movs	r3, #167	; 0xa7
 8008f50:	75bb      	strb	r3, [r7, #22]
        clkControlRegister = SI5351_REGISTER_18_CLK2_CONTROL;
 8008f52:	2312      	movs	r3, #18
 8008f54:	757b      	strb	r3, [r7, #21]
        break;
 8008f56:	bf00      	nop
    }

    uint8_t clkControl = 0x0C | driveStrength; // clock not inverted, powered up
 8008f58:	797b      	ldrb	r3, [r7, #5]
 8008f5a:	f043 030c 	orr.w	r3, r3, #12
 8008f5e:	753b      	strb	r3, [r7, #20]
    if(pllSource == SI5351_PLL_B) {
 8008f60:	79bb      	ldrb	r3, [r7, #6]
 8008f62:	2b01      	cmp	r3, #1
 8008f64:	d103      	bne.n	8008f6e <si5351_SetupOutput+0xfc>
        clkControl |= (1 << 5); // Uses PLLB
 8008f66:	7d3b      	ldrb	r3, [r7, #20]
 8008f68:	f043 0320 	orr.w	r3, r3, #32
 8008f6c:	753b      	strb	r3, [r7, #20]
    }

    if((conf->allowIntegerMode) && ((num == 0)||(div == 4))) {
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	781b      	ldrb	r3, [r3, #0]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d009      	beq.n	8008f8a <si5351_SetupOutput+0x118>
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d002      	beq.n	8008f82 <si5351_SetupOutput+0x110>
 8008f7c:	693b      	ldr	r3, [r7, #16]
 8008f7e:	2b04      	cmp	r3, #4
 8008f80:	d103      	bne.n	8008f8a <si5351_SetupOutput+0x118>
        // use integer mode
        clkControl |= (1 << 6);
 8008f82:	7d3b      	ldrb	r3, [r7, #20]
 8008f84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f88:	753b      	strb	r3, [r7, #20]
    }

    si5351_write(clkControlRegister, clkControl);
 8008f8a:	7d3a      	ldrb	r2, [r7, #20]
 8008f8c:	7d7b      	ldrb	r3, [r7, #21]
 8008f8e:	4611      	mov	r1, r2
 8008f90:	4618      	mov	r0, r3
 8008f92:	f000 f90f 	bl	80091b4 <si5351_write>
    si5351_writeBulk(baseaddr, P1, P2, P3, divBy4, conf->rdiv);
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	7c1b      	ldrb	r3, [r3, #16]
 8008f9a:	7df8      	ldrb	r0, [r7, #23]
 8008f9c:	9301      	str	r3, [sp, #4]
 8008f9e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008fa2:	9300      	str	r3, [sp, #0]
 8008fa4:	69bb      	ldr	r3, [r7, #24]
 8008fa6:	69fa      	ldr	r2, [r7, #28]
 8008fa8:	6a39      	ldr	r1, [r7, #32]
 8008faa:	f000 f92b 	bl	8009204 <si5351_writeBulk>
    si5351_write(phaseOffsetRegister, (phaseOffset & 0x7F));
 8008fae:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8008fb2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008fb6:	b2da      	uxtb	r2, r3
 8008fb8:	7dbb      	ldrb	r3, [r7, #22]
 8008fba:	4611      	mov	r1, r2
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	f000 f8f9 	bl	80091b4 <si5351_write>

    return 0;
 8008fc2:	2300      	movs	r3, #0
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	3728      	adds	r7, #40	; 0x28
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bd80      	pop	{r7, pc}

08008fcc <si5351_Calc>:

// Calculates PLL, MS and RDiv settings for given Fclk in [8_000, 160_000_000] range.
// The actual frequency will differ less than 6 Hz from given Fclk, assuming `correction` is right.
void si5351_Calc(int32_t Fclk, si5351PLLConfig_t* pll_conf, si5351OutputConfig_t* out_conf) {
 8008fcc:	b480      	push	{r7}
 8008fce:	b08f      	sub	sp, #60	; 0x3c
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	60f8      	str	r0, [r7, #12]
 8008fd4:	60b9      	str	r1, [r7, #8]
 8008fd6:	607a      	str	r2, [r7, #4]
    if(Fclk < 8000) Fclk = 8000;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8008fde:	da03      	bge.n	8008fe8 <si5351_Calc+0x1c>
 8008fe0:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8008fe4:	60fb      	str	r3, [r7, #12]
 8008fe6:	e005      	b.n	8008ff4 <si5351_Calc+0x28>
    else if(Fclk > 160000000) Fclk = 160000000;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	4a4f      	ldr	r2, [pc, #316]	; (8009128 <si5351_Calc+0x15c>)
 8008fec:	4293      	cmp	r3, r2
 8008fee:	dd01      	ble.n	8008ff4 <si5351_Calc+0x28>
 8008ff0:	4b4d      	ldr	r3, [pc, #308]	; (8009128 <si5351_Calc+0x15c>)
 8008ff2:	60fb      	str	r3, [r7, #12]

    out_conf->allowIntegerMode = 1;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2201      	movs	r2, #1
 8008ff8:	701a      	strb	r2, [r3, #0]

    if(Fclk < 1000000) {
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	4a4b      	ldr	r2, [pc, #300]	; (800912c <si5351_Calc+0x160>)
 8008ffe:	4293      	cmp	r3, r2
 8009000:	dc06      	bgt.n	8009010 <si5351_Calc+0x44>
        // For frequencies in [8_000, 500_000] range we can use si5351_Calc(Fclk*64, ...) and SI5351_R_DIV_64.
        // In practice it's worth doing for any frequency below 1 MHz, since it reduces the error.
        Fclk *= 64;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	019b      	lsls	r3, r3, #6
 8009006:	60fb      	str	r3, [r7, #12]
        out_conf->rdiv = SI5351_R_DIV_64;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2206      	movs	r2, #6
 800900c:	741a      	strb	r2, [r3, #16]
 800900e:	e002      	b.n	8009016 <si5351_Calc+0x4a>
    } else {
        out_conf->rdiv = SI5351_R_DIV_1;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2200      	movs	r2, #0
 8009014:	741a      	strb	r2, [r3, #16]
    }

    // Apply correction, _after_ determining rdiv.
    Fclk = Fclk - ((Fclk/1000000)*si5351Correction)/100;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	4a45      	ldr	r2, [pc, #276]	; (8009130 <si5351_Calc+0x164>)
 800901a:	fb82 1203 	smull	r1, r2, r2, r3
 800901e:	1492      	asrs	r2, r2, #18
 8009020:	17db      	asrs	r3, r3, #31
 8009022:	1ad3      	subs	r3, r2, r3
 8009024:	4a43      	ldr	r2, [pc, #268]	; (8009134 <si5351_Calc+0x168>)
 8009026:	6812      	ldr	r2, [r2, #0]
 8009028:	fb02 f303 	mul.w	r3, r2, r3
 800902c:	4a42      	ldr	r2, [pc, #264]	; (8009138 <si5351_Calc+0x16c>)
 800902e:	fb82 1203 	smull	r1, r2, r2, r3
 8009032:	1152      	asrs	r2, r2, #5
 8009034:	17db      	asrs	r3, r3, #31
 8009036:	1a9b      	subs	r3, r3, r2
 8009038:	68fa      	ldr	r2, [r7, #12]
 800903a:	4413      	add	r3, r2
 800903c:	60fb      	str	r3, [r7, #12]
    // b,c,y,z <= 2**20
    // c, z != 0
    // For any Fclk in [500K, 160MHz] this algorithm finds a solution
    // such as abs(Ffound - Fclk) <= 6 Hz

    const int32_t Fxtal = 25000000;
 800903e:	4b3f      	ldr	r3, [pc, #252]	; (800913c <si5351_Calc+0x170>)
 8009040:	61fb      	str	r3, [r7, #28]
    int32_t a, b, c, x, y, z, t;

    if(Fclk < 81000000) {
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	4a3e      	ldr	r2, [pc, #248]	; (8009140 <si5351_Calc+0x174>)
 8009046:	4293      	cmp	r3, r2
 8009048:	dc22      	bgt.n	8009090 <si5351_Calc+0xc4>
        // Valid for Fclk in 0.5..112.5 MHz range
        // However an error is > 6 Hz above 81 MHz
        a = 36; // PLL runs @ 900 MHz
 800904a:	2324      	movs	r3, #36	; 0x24
 800904c:	637b      	str	r3, [r7, #52]	; 0x34
        b = 0;
 800904e:	2300      	movs	r3, #0
 8009050:	633b      	str	r3, [r7, #48]	; 0x30
        c = 1;
 8009052:	2301      	movs	r3, #1
 8009054:	62fb      	str	r3, [r7, #44]	; 0x2c
        int32_t Fpll = 900000000;
 8009056:	4b3b      	ldr	r3, [pc, #236]	; (8009144 <si5351_Calc+0x178>)
 8009058:	613b      	str	r3, [r7, #16]
        x = Fpll/Fclk;
 800905a:	693a      	ldr	r2, [r7, #16]
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	fb92 f3f3 	sdiv	r3, r2, r3
 8009062:	62bb      	str	r3, [r7, #40]	; 0x28
        t = (Fclk >> 20) + 1;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	151b      	asrs	r3, r3, #20
 8009068:	3301      	adds	r3, #1
 800906a:	617b      	str	r3, [r7, #20]
        y = (Fpll % Fclk) / t;
 800906c:	693b      	ldr	r3, [r7, #16]
 800906e:	68fa      	ldr	r2, [r7, #12]
 8009070:	fb93 f2f2 	sdiv	r2, r3, r2
 8009074:	68f9      	ldr	r1, [r7, #12]
 8009076:	fb01 f202 	mul.w	r2, r1, r2
 800907a:	1a9a      	subs	r2, r3, r2
 800907c:	697b      	ldr	r3, [r7, #20]
 800907e:	fb92 f3f3 	sdiv	r3, r2, r3
 8009082:	627b      	str	r3, [r7, #36]	; 0x24
        z = Fclk / t;
 8009084:	68fa      	ldr	r2, [r7, #12]
 8009086:	697b      	ldr	r3, [r7, #20]
 8009088:	fb92 f3f3 	sdiv	r3, r2, r3
 800908c:	623b      	str	r3, [r7, #32]
 800908e:	e032      	b.n	80090f6 <si5351_Calc+0x12a>
    } else {
        // Valid for Fclk in 75..160 MHz range
        if(Fclk >= 150000000) {
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	4a2d      	ldr	r2, [pc, #180]	; (8009148 <si5351_Calc+0x17c>)
 8009094:	4293      	cmp	r3, r2
 8009096:	dd02      	ble.n	800909e <si5351_Calc+0xd2>
            x = 4;
 8009098:	2304      	movs	r3, #4
 800909a:	62bb      	str	r3, [r7, #40]	; 0x28
 800909c:	e008      	b.n	80090b0 <si5351_Calc+0xe4>
        } else if (Fclk >= 100000000) {
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	4a2a      	ldr	r2, [pc, #168]	; (800914c <si5351_Calc+0x180>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	dd02      	ble.n	80090ac <si5351_Calc+0xe0>
            x = 6;
 80090a6:	2306      	movs	r3, #6
 80090a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80090aa:	e001      	b.n	80090b0 <si5351_Calc+0xe4>
        } else {
            x = 8;
 80090ac:	2308      	movs	r3, #8
 80090ae:	62bb      	str	r3, [r7, #40]	; 0x28
        }
        y = 0;
 80090b0:	2300      	movs	r3, #0
 80090b2:	627b      	str	r3, [r7, #36]	; 0x24
        z = 1;
 80090b4:	2301      	movs	r3, #1
 80090b6:	623b      	str	r3, [r7, #32]
        
        int32_t numerator = x*Fclk;
 80090b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090ba:	68fa      	ldr	r2, [r7, #12]
 80090bc:	fb02 f303 	mul.w	r3, r2, r3
 80090c0:	61bb      	str	r3, [r7, #24]
        a = numerator/Fxtal;
 80090c2:	69ba      	ldr	r2, [r7, #24]
 80090c4:	69fb      	ldr	r3, [r7, #28]
 80090c6:	fb92 f3f3 	sdiv	r3, r2, r3
 80090ca:	637b      	str	r3, [r7, #52]	; 0x34
        t = (Fxtal >> 20) + 1;
 80090cc:	69fb      	ldr	r3, [r7, #28]
 80090ce:	151b      	asrs	r3, r3, #20
 80090d0:	3301      	adds	r3, #1
 80090d2:	617b      	str	r3, [r7, #20]
        b = (numerator % Fxtal) / t;
 80090d4:	69bb      	ldr	r3, [r7, #24]
 80090d6:	69fa      	ldr	r2, [r7, #28]
 80090d8:	fb93 f2f2 	sdiv	r2, r3, r2
 80090dc:	69f9      	ldr	r1, [r7, #28]
 80090de:	fb01 f202 	mul.w	r2, r1, r2
 80090e2:	1a9a      	subs	r2, r3, r2
 80090e4:	697b      	ldr	r3, [r7, #20]
 80090e6:	fb92 f3f3 	sdiv	r3, r2, r3
 80090ea:	633b      	str	r3, [r7, #48]	; 0x30
        c = Fxtal / t;
 80090ec:	69fa      	ldr	r2, [r7, #28]
 80090ee:	697b      	ldr	r3, [r7, #20]
 80090f0:	fb92 f3f3 	sdiv	r3, r2, r3
 80090f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    }

    pll_conf->mult = a;
 80090f6:	68bb      	ldr	r3, [r7, #8]
 80090f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80090fa:	601a      	str	r2, [r3, #0]
    pll_conf->num = b;
 80090fc:	68bb      	ldr	r3, [r7, #8]
 80090fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009100:	605a      	str	r2, [r3, #4]
    pll_conf->denom = c;
 8009102:	68bb      	ldr	r3, [r7, #8]
 8009104:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009106:	609a      	str	r2, [r3, #8]
    out_conf->div = x;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800910c:	605a      	str	r2, [r3, #4]
    out_conf->num = y;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009112:	609a      	str	r2, [r3, #8]
    out_conf->denom = z;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	6a3a      	ldr	r2, [r7, #32]
 8009118:	60da      	str	r2, [r3, #12]
}
 800911a:	bf00      	nop
 800911c:	373c      	adds	r7, #60	; 0x3c
 800911e:	46bd      	mov	sp, r7
 8009120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009124:	4770      	bx	lr
 8009126:	bf00      	nop
 8009128:	09896800 	.word	0x09896800
 800912c:	000f423f 	.word	0x000f423f
 8009130:	431bde83 	.word	0x431bde83
 8009134:	20000474 	.word	0x20000474
 8009138:	51eb851f 	.word	0x51eb851f
 800913c:	017d7840 	.word	0x017d7840
 8009140:	04d3f63f 	.word	0x04d3f63f
 8009144:	35a4e900 	.word	0x35a4e900
 8009148:	08f0d17f 	.word	0x08f0d17f
 800914c:	05f5e0ff 	.word	0x05f5e0ff

08009150 <si5351_SetupCLK0>:
    pll_conf->num = (Fpll % Fxtal) / 24;
    pll_conf->denom = Fxtal / 24; // denom can't exceed 0xFFFFF
}

// Setup CLK0 for given frequency and drive strength. Use PLLA.
void si5351_SetupCLK0(int32_t Fclk, si5351DriveStrength_t driveStrength) {
 8009150:	b580      	push	{r7, lr}
 8009152:	b08c      	sub	sp, #48	; 0x30
 8009154:	af02      	add	r7, sp, #8
 8009156:	6078      	str	r0, [r7, #4]
 8009158:	460b      	mov	r3, r1
 800915a:	70fb      	strb	r3, [r7, #3]
	si5351PLLConfig_t pll_conf;
	si5351OutputConfig_t out_conf;

	si5351_Calc(Fclk, &pll_conf, &out_conf);
 800915c:	f107 0208 	add.w	r2, r7, #8
 8009160:	f107 031c 	add.w	r3, r7, #28
 8009164:	4619      	mov	r1, r3
 8009166:	6878      	ldr	r0, [r7, #4]
 8009168:	f7ff ff30 	bl	8008fcc <si5351_Calc>
	si5351_SetupPLL(SI5351_PLL_A, &pll_conf);
 800916c:	f107 031c 	add.w	r3, r7, #28
 8009170:	4619      	mov	r1, r3
 8009172:	2000      	movs	r0, #0
 8009174:	f7ff fe3e 	bl	8008df4 <si5351_SetupPLL>
	si5351_SetupOutput(0, SI5351_PLL_A, driveStrength, &out_conf, 0);
 8009178:	f107 0308 	add.w	r3, r7, #8
 800917c:	78fa      	ldrb	r2, [r7, #3]
 800917e:	2100      	movs	r1, #0
 8009180:	9100      	str	r1, [sp, #0]
 8009182:	2100      	movs	r1, #0
 8009184:	2000      	movs	r0, #0
 8009186:	f7ff fe74 	bl	8008e72 <si5351_SetupOutput>
}
 800918a:	bf00      	nop
 800918c:	3728      	adds	r7, #40	; 0x28
 800918e:	46bd      	mov	sp, r7
 8009190:	bd80      	pop	{r7, pc}

08009192 <si5351_EnableOutputs>:

// Enables or disables outputs depending on provided bitmask.
// Examples:
// si5351_EnableOutputs(1 << 0) enables CLK0 and disables CLK1 and CLK2
// si5351_EnableOutputs((1 << 2) | (1 << 0)) enables CLK0 and CLK2 and disables CLK1
void si5351_EnableOutputs(uint8_t enabled) {
 8009192:	b580      	push	{r7, lr}
 8009194:	b082      	sub	sp, #8
 8009196:	af00      	add	r7, sp, #0
 8009198:	4603      	mov	r3, r0
 800919a:	71fb      	strb	r3, [r7, #7]
    si5351_write(SI5351_REGISTER_3_OUTPUT_ENABLE_CONTROL, ~enabled);
 800919c:	79fb      	ldrb	r3, [r7, #7]
 800919e:	43db      	mvns	r3, r3
 80091a0:	b2db      	uxtb	r3, r3
 80091a2:	4619      	mov	r1, r3
 80091a4:	2003      	movs	r0, #3
 80091a6:	f000 f805 	bl	80091b4 <si5351_write>
}
 80091aa:	bf00      	nop
 80091ac:	3708      	adds	r7, #8
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bd80      	pop	{r7, pc}
	...

080091b4 <si5351_write>:

// Writes an 8 bit value of a register over I2C.
void si5351_write(uint8_t reg, uint8_t value) {
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b086      	sub	sp, #24
 80091b8:	af04      	add	r7, sp, #16
 80091ba:	4603      	mov	r3, r0
 80091bc:	460a      	mov	r2, r1
 80091be:	71fb      	strb	r3, [r7, #7]
 80091c0:	4613      	mov	r3, r2
 80091c2:	71bb      	strb	r3, [r7, #6]
    while (HAL_I2C_IsDeviceReady(&I2C_HANDLE, (uint16_t)(SI5351_ADDRESS<<1), 3, HAL_MAX_DELAY) != HAL_OK) { }
 80091c4:	bf00      	nop
 80091c6:	f04f 33ff 	mov.w	r3, #4294967295
 80091ca:	2203      	movs	r2, #3
 80091cc:	21c0      	movs	r1, #192	; 0xc0
 80091ce:	480c      	ldr	r0, [pc, #48]	; (8009200 <si5351_write+0x4c>)
 80091d0:	f7f9 fd8e 	bl	8002cf0 <HAL_I2C_IsDeviceReady>
 80091d4:	4603      	mov	r3, r0
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d1f5      	bne.n	80091c6 <si5351_write+0x12>

    HAL_I2C_Mem_Write(&I2C_HANDLE,                  // i2c handle
 80091da:	79fb      	ldrb	r3, [r7, #7]
 80091dc:	b29a      	uxth	r2, r3
 80091de:	f04f 33ff 	mov.w	r3, #4294967295
 80091e2:	9302      	str	r3, [sp, #8]
 80091e4:	2301      	movs	r3, #1
 80091e6:	9301      	str	r3, [sp, #4]
 80091e8:	1dbb      	adds	r3, r7, #6
 80091ea:	9300      	str	r3, [sp, #0]
 80091ec:	2301      	movs	r3, #1
 80091ee:	21c0      	movs	r1, #192	; 0xc0
 80091f0:	4803      	ldr	r0, [pc, #12]	; (8009200 <si5351_write+0x4c>)
 80091f2:	f7f9 fc77 	bl	8002ae4 <HAL_I2C_Mem_Write>
                      (uint8_t)reg,                 // register address
                      I2C_MEMADD_SIZE_8BIT,         // si5351 uses 8bit register addresses
                      (uint8_t*)(&value),           // write returned data to this variable
                      1,                            // how many bytes to expect returned
                      HAL_MAX_DELAY);               // timeout
}
 80091f6:	bf00      	nop
 80091f8:	3708      	adds	r7, #8
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}
 80091fe:	bf00      	nop
 8009200:	200002fc 	.word	0x200002fc

08009204 <si5351_writeBulk>:

// Common code for _SetupPLL and _SetupOutput
void si5351_writeBulk(uint8_t baseaddr, int32_t P1, int32_t P2, int32_t P3, uint8_t divBy4, si5351RDiv_t rdiv) {
 8009204:	b580      	push	{r7, lr}
 8009206:	b084      	sub	sp, #16
 8009208:	af00      	add	r7, sp, #0
 800920a:	60b9      	str	r1, [r7, #8]
 800920c:	607a      	str	r2, [r7, #4]
 800920e:	603b      	str	r3, [r7, #0]
 8009210:	4603      	mov	r3, r0
 8009212:	73fb      	strb	r3, [r7, #15]
    si5351_write(baseaddr,   (P3 >> 8) & 0xFF);
 8009214:	683b      	ldr	r3, [r7, #0]
 8009216:	121b      	asrs	r3, r3, #8
 8009218:	b2da      	uxtb	r2, r3
 800921a:	7bfb      	ldrb	r3, [r7, #15]
 800921c:	4611      	mov	r1, r2
 800921e:	4618      	mov	r0, r3
 8009220:	f7ff ffc8 	bl	80091b4 <si5351_write>
    si5351_write(baseaddr+1, P3 & 0xFF);
 8009224:	7bfb      	ldrb	r3, [r7, #15]
 8009226:	3301      	adds	r3, #1
 8009228:	b2db      	uxtb	r3, r3
 800922a:	683a      	ldr	r2, [r7, #0]
 800922c:	b2d2      	uxtb	r2, r2
 800922e:	4611      	mov	r1, r2
 8009230:	4618      	mov	r0, r3
 8009232:	f7ff ffbf 	bl	80091b4 <si5351_write>
    si5351_write(baseaddr+2, ((P1 >> 16) & 0x3) | ((divBy4 & 0x3) << 2) | ((rdiv & 0x7) << 4));
 8009236:	7bfb      	ldrb	r3, [r7, #15]
 8009238:	3302      	adds	r3, #2
 800923a:	b2d8      	uxtb	r0, r3
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	141b      	asrs	r3, r3, #16
 8009240:	b25b      	sxtb	r3, r3
 8009242:	f003 0303 	and.w	r3, r3, #3
 8009246:	b25a      	sxtb	r2, r3
 8009248:	7e3b      	ldrb	r3, [r7, #24]
 800924a:	009b      	lsls	r3, r3, #2
 800924c:	b25b      	sxtb	r3, r3
 800924e:	f003 030c 	and.w	r3, r3, #12
 8009252:	b25b      	sxtb	r3, r3
 8009254:	4313      	orrs	r3, r2
 8009256:	b25a      	sxtb	r2, r3
 8009258:	7f3b      	ldrb	r3, [r7, #28]
 800925a:	011b      	lsls	r3, r3, #4
 800925c:	b25b      	sxtb	r3, r3
 800925e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009262:	b25b      	sxtb	r3, r3
 8009264:	4313      	orrs	r3, r2
 8009266:	b25b      	sxtb	r3, r3
 8009268:	b2db      	uxtb	r3, r3
 800926a:	4619      	mov	r1, r3
 800926c:	f7ff ffa2 	bl	80091b4 <si5351_write>
    si5351_write(baseaddr+3, (P1 >> 8) & 0xFF);
 8009270:	7bfb      	ldrb	r3, [r7, #15]
 8009272:	3303      	adds	r3, #3
 8009274:	b2da      	uxtb	r2, r3
 8009276:	68bb      	ldr	r3, [r7, #8]
 8009278:	121b      	asrs	r3, r3, #8
 800927a:	b2db      	uxtb	r3, r3
 800927c:	4619      	mov	r1, r3
 800927e:	4610      	mov	r0, r2
 8009280:	f7ff ff98 	bl	80091b4 <si5351_write>
    si5351_write(baseaddr+4, P1 & 0xFF);
 8009284:	7bfb      	ldrb	r3, [r7, #15]
 8009286:	3304      	adds	r3, #4
 8009288:	b2db      	uxtb	r3, r3
 800928a:	68ba      	ldr	r2, [r7, #8]
 800928c:	b2d2      	uxtb	r2, r2
 800928e:	4611      	mov	r1, r2
 8009290:	4618      	mov	r0, r3
 8009292:	f7ff ff8f 	bl	80091b4 <si5351_write>
    si5351_write(baseaddr+5, ((P3 >> 12) & 0xF0) | ((P2 >> 16) & 0xF));
 8009296:	7bfb      	ldrb	r3, [r7, #15]
 8009298:	3305      	adds	r3, #5
 800929a:	b2d8      	uxtb	r0, r3
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	131b      	asrs	r3, r3, #12
 80092a0:	b25b      	sxtb	r3, r3
 80092a2:	f023 030f 	bic.w	r3, r3, #15
 80092a6:	b25a      	sxtb	r2, r3
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	141b      	asrs	r3, r3, #16
 80092ac:	b25b      	sxtb	r3, r3
 80092ae:	f003 030f 	and.w	r3, r3, #15
 80092b2:	b25b      	sxtb	r3, r3
 80092b4:	4313      	orrs	r3, r2
 80092b6:	b25b      	sxtb	r3, r3
 80092b8:	b2db      	uxtb	r3, r3
 80092ba:	4619      	mov	r1, r3
 80092bc:	f7ff ff7a 	bl	80091b4 <si5351_write>
    si5351_write(baseaddr+6, (P2 >> 8) & 0xFF);
 80092c0:	7bfb      	ldrb	r3, [r7, #15]
 80092c2:	3306      	adds	r3, #6
 80092c4:	b2da      	uxtb	r2, r3
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	121b      	asrs	r3, r3, #8
 80092ca:	b2db      	uxtb	r3, r3
 80092cc:	4619      	mov	r1, r3
 80092ce:	4610      	mov	r0, r2
 80092d0:	f7ff ff70 	bl	80091b4 <si5351_write>
    si5351_write(baseaddr+7, P2 & 0xFF);
 80092d4:	7bfb      	ldrb	r3, [r7, #15]
 80092d6:	3307      	adds	r3, #7
 80092d8:	b2db      	uxtb	r3, r3
 80092da:	687a      	ldr	r2, [r7, #4]
 80092dc:	b2d2      	uxtb	r2, r2
 80092de:	4611      	mov	r1, r2
 80092e0:	4618      	mov	r0, r3
 80092e2:	f7ff ff67 	bl	80091b4 <si5351_write>
}
 80092e6:	bf00      	nop
 80092e8:	3710      	adds	r7, #16
 80092ea:	46bd      	mov	sp, r7
 80092ec:	bd80      	pop	{r7, pc}
	...

080092f0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b084      	sub	sp, #16
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
 80092f8:	460b      	mov	r3, r1
 80092fa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80092fc:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8009300:	f005 fa88 	bl	800e814 <USBD_static_malloc>
 8009304:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d109      	bne.n	8009320 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	32b0      	adds	r2, #176	; 0xb0
 8009316:	2100      	movs	r1, #0
 8009318:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800931c:	2302      	movs	r3, #2
 800931e:	e0d4      	b.n	80094ca <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8009320:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8009324:	2100      	movs	r1, #0
 8009326:	68f8      	ldr	r0, [r7, #12]
 8009328:	f005 fbfa 	bl	800eb20 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	32b0      	adds	r2, #176	; 0xb0
 8009336:	68f9      	ldr	r1, [r7, #12]
 8009338:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	32b0      	adds	r2, #176	; 0xb0
 8009346:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	7c1b      	ldrb	r3, [r3, #16]
 8009354:	2b00      	cmp	r3, #0
 8009356:	d138      	bne.n	80093ca <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009358:	4b5e      	ldr	r3, [pc, #376]	; (80094d4 <USBD_CDC_Init+0x1e4>)
 800935a:	7819      	ldrb	r1, [r3, #0]
 800935c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009360:	2202      	movs	r2, #2
 8009362:	6878      	ldr	r0, [r7, #4]
 8009364:	f005 f933 	bl	800e5ce <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009368:	4b5a      	ldr	r3, [pc, #360]	; (80094d4 <USBD_CDC_Init+0x1e4>)
 800936a:	781b      	ldrb	r3, [r3, #0]
 800936c:	f003 020f 	and.w	r2, r3, #15
 8009370:	6879      	ldr	r1, [r7, #4]
 8009372:	4613      	mov	r3, r2
 8009374:	009b      	lsls	r3, r3, #2
 8009376:	4413      	add	r3, r2
 8009378:	009b      	lsls	r3, r3, #2
 800937a:	440b      	add	r3, r1
 800937c:	3324      	adds	r3, #36	; 0x24
 800937e:	2201      	movs	r2, #1
 8009380:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009382:	4b55      	ldr	r3, [pc, #340]	; (80094d8 <USBD_CDC_Init+0x1e8>)
 8009384:	7819      	ldrb	r1, [r3, #0]
 8009386:	f44f 7300 	mov.w	r3, #512	; 0x200
 800938a:	2202      	movs	r2, #2
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f005 f91e 	bl	800e5ce <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009392:	4b51      	ldr	r3, [pc, #324]	; (80094d8 <USBD_CDC_Init+0x1e8>)
 8009394:	781b      	ldrb	r3, [r3, #0]
 8009396:	f003 020f 	and.w	r2, r3, #15
 800939a:	6879      	ldr	r1, [r7, #4]
 800939c:	4613      	mov	r3, r2
 800939e:	009b      	lsls	r3, r3, #2
 80093a0:	4413      	add	r3, r2
 80093a2:	009b      	lsls	r3, r3, #2
 80093a4:	440b      	add	r3, r1
 80093a6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80093aa:	2201      	movs	r2, #1
 80093ac:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80093ae:	4b4b      	ldr	r3, [pc, #300]	; (80094dc <USBD_CDC_Init+0x1ec>)
 80093b0:	781b      	ldrb	r3, [r3, #0]
 80093b2:	f003 020f 	and.w	r2, r3, #15
 80093b6:	6879      	ldr	r1, [r7, #4]
 80093b8:	4613      	mov	r3, r2
 80093ba:	009b      	lsls	r3, r3, #2
 80093bc:	4413      	add	r3, r2
 80093be:	009b      	lsls	r3, r3, #2
 80093c0:	440b      	add	r3, r1
 80093c2:	3326      	adds	r3, #38	; 0x26
 80093c4:	2210      	movs	r2, #16
 80093c6:	801a      	strh	r2, [r3, #0]
 80093c8:	e035      	b.n	8009436 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80093ca:	4b42      	ldr	r3, [pc, #264]	; (80094d4 <USBD_CDC_Init+0x1e4>)
 80093cc:	7819      	ldrb	r1, [r3, #0]
 80093ce:	2340      	movs	r3, #64	; 0x40
 80093d0:	2202      	movs	r2, #2
 80093d2:	6878      	ldr	r0, [r7, #4]
 80093d4:	f005 f8fb 	bl	800e5ce <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80093d8:	4b3e      	ldr	r3, [pc, #248]	; (80094d4 <USBD_CDC_Init+0x1e4>)
 80093da:	781b      	ldrb	r3, [r3, #0]
 80093dc:	f003 020f 	and.w	r2, r3, #15
 80093e0:	6879      	ldr	r1, [r7, #4]
 80093e2:	4613      	mov	r3, r2
 80093e4:	009b      	lsls	r3, r3, #2
 80093e6:	4413      	add	r3, r2
 80093e8:	009b      	lsls	r3, r3, #2
 80093ea:	440b      	add	r3, r1
 80093ec:	3324      	adds	r3, #36	; 0x24
 80093ee:	2201      	movs	r2, #1
 80093f0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80093f2:	4b39      	ldr	r3, [pc, #228]	; (80094d8 <USBD_CDC_Init+0x1e8>)
 80093f4:	7819      	ldrb	r1, [r3, #0]
 80093f6:	2340      	movs	r3, #64	; 0x40
 80093f8:	2202      	movs	r2, #2
 80093fa:	6878      	ldr	r0, [r7, #4]
 80093fc:	f005 f8e7 	bl	800e5ce <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009400:	4b35      	ldr	r3, [pc, #212]	; (80094d8 <USBD_CDC_Init+0x1e8>)
 8009402:	781b      	ldrb	r3, [r3, #0]
 8009404:	f003 020f 	and.w	r2, r3, #15
 8009408:	6879      	ldr	r1, [r7, #4]
 800940a:	4613      	mov	r3, r2
 800940c:	009b      	lsls	r3, r3, #2
 800940e:	4413      	add	r3, r2
 8009410:	009b      	lsls	r3, r3, #2
 8009412:	440b      	add	r3, r1
 8009414:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009418:	2201      	movs	r2, #1
 800941a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800941c:	4b2f      	ldr	r3, [pc, #188]	; (80094dc <USBD_CDC_Init+0x1ec>)
 800941e:	781b      	ldrb	r3, [r3, #0]
 8009420:	f003 020f 	and.w	r2, r3, #15
 8009424:	6879      	ldr	r1, [r7, #4]
 8009426:	4613      	mov	r3, r2
 8009428:	009b      	lsls	r3, r3, #2
 800942a:	4413      	add	r3, r2
 800942c:	009b      	lsls	r3, r3, #2
 800942e:	440b      	add	r3, r1
 8009430:	3326      	adds	r3, #38	; 0x26
 8009432:	2210      	movs	r2, #16
 8009434:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009436:	4b29      	ldr	r3, [pc, #164]	; (80094dc <USBD_CDC_Init+0x1ec>)
 8009438:	7819      	ldrb	r1, [r3, #0]
 800943a:	2308      	movs	r3, #8
 800943c:	2203      	movs	r2, #3
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f005 f8c5 	bl	800e5ce <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009444:	4b25      	ldr	r3, [pc, #148]	; (80094dc <USBD_CDC_Init+0x1ec>)
 8009446:	781b      	ldrb	r3, [r3, #0]
 8009448:	f003 020f 	and.w	r2, r3, #15
 800944c:	6879      	ldr	r1, [r7, #4]
 800944e:	4613      	mov	r3, r2
 8009450:	009b      	lsls	r3, r3, #2
 8009452:	4413      	add	r3, r2
 8009454:	009b      	lsls	r3, r3, #2
 8009456:	440b      	add	r3, r1
 8009458:	3324      	adds	r3, #36	; 0x24
 800945a:	2201      	movs	r2, #1
 800945c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	2200      	movs	r2, #0
 8009462:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800946c:	687a      	ldr	r2, [r7, #4]
 800946e:	33b0      	adds	r3, #176	; 0xb0
 8009470:	009b      	lsls	r3, r3, #2
 8009472:	4413      	add	r3, r2
 8009474:	685b      	ldr	r3, [r3, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	2200      	movs	r2, #0
 800947e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	2200      	movs	r2, #0
 8009486:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8009490:	2b00      	cmp	r3, #0
 8009492:	d101      	bne.n	8009498 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8009494:	2302      	movs	r3, #2
 8009496:	e018      	b.n	80094ca <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	7c1b      	ldrb	r3, [r3, #16]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d10a      	bne.n	80094b6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80094a0:	4b0d      	ldr	r3, [pc, #52]	; (80094d8 <USBD_CDC_Init+0x1e8>)
 80094a2:	7819      	ldrb	r1, [r3, #0]
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80094aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f005 f97c 	bl	800e7ac <USBD_LL_PrepareReceive>
 80094b4:	e008      	b.n	80094c8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80094b6:	4b08      	ldr	r3, [pc, #32]	; (80094d8 <USBD_CDC_Init+0x1e8>)
 80094b8:	7819      	ldrb	r1, [r3, #0]
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80094c0:	2340      	movs	r3, #64	; 0x40
 80094c2:	6878      	ldr	r0, [r7, #4]
 80094c4:	f005 f972 	bl	800e7ac <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80094c8:	2300      	movs	r3, #0
}
 80094ca:	4618      	mov	r0, r3
 80094cc:	3710      	adds	r7, #16
 80094ce:	46bd      	mov	sp, r7
 80094d0:	bd80      	pop	{r7, pc}
 80094d2:	bf00      	nop
 80094d4:	200001e3 	.word	0x200001e3
 80094d8:	200001e4 	.word	0x200001e4
 80094dc:	200001e5 	.word	0x200001e5

080094e0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b082      	sub	sp, #8
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]
 80094e8:	460b      	mov	r3, r1
 80094ea:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80094ec:	4b3a      	ldr	r3, [pc, #232]	; (80095d8 <USBD_CDC_DeInit+0xf8>)
 80094ee:	781b      	ldrb	r3, [r3, #0]
 80094f0:	4619      	mov	r1, r3
 80094f2:	6878      	ldr	r0, [r7, #4]
 80094f4:	f005 f891 	bl	800e61a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80094f8:	4b37      	ldr	r3, [pc, #220]	; (80095d8 <USBD_CDC_DeInit+0xf8>)
 80094fa:	781b      	ldrb	r3, [r3, #0]
 80094fc:	f003 020f 	and.w	r2, r3, #15
 8009500:	6879      	ldr	r1, [r7, #4]
 8009502:	4613      	mov	r3, r2
 8009504:	009b      	lsls	r3, r3, #2
 8009506:	4413      	add	r3, r2
 8009508:	009b      	lsls	r3, r3, #2
 800950a:	440b      	add	r3, r1
 800950c:	3324      	adds	r3, #36	; 0x24
 800950e:	2200      	movs	r2, #0
 8009510:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8009512:	4b32      	ldr	r3, [pc, #200]	; (80095dc <USBD_CDC_DeInit+0xfc>)
 8009514:	781b      	ldrb	r3, [r3, #0]
 8009516:	4619      	mov	r1, r3
 8009518:	6878      	ldr	r0, [r7, #4]
 800951a:	f005 f87e 	bl	800e61a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800951e:	4b2f      	ldr	r3, [pc, #188]	; (80095dc <USBD_CDC_DeInit+0xfc>)
 8009520:	781b      	ldrb	r3, [r3, #0]
 8009522:	f003 020f 	and.w	r2, r3, #15
 8009526:	6879      	ldr	r1, [r7, #4]
 8009528:	4613      	mov	r3, r2
 800952a:	009b      	lsls	r3, r3, #2
 800952c:	4413      	add	r3, r2
 800952e:	009b      	lsls	r3, r3, #2
 8009530:	440b      	add	r3, r1
 8009532:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009536:	2200      	movs	r2, #0
 8009538:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800953a:	4b29      	ldr	r3, [pc, #164]	; (80095e0 <USBD_CDC_DeInit+0x100>)
 800953c:	781b      	ldrb	r3, [r3, #0]
 800953e:	4619      	mov	r1, r3
 8009540:	6878      	ldr	r0, [r7, #4]
 8009542:	f005 f86a 	bl	800e61a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009546:	4b26      	ldr	r3, [pc, #152]	; (80095e0 <USBD_CDC_DeInit+0x100>)
 8009548:	781b      	ldrb	r3, [r3, #0]
 800954a:	f003 020f 	and.w	r2, r3, #15
 800954e:	6879      	ldr	r1, [r7, #4]
 8009550:	4613      	mov	r3, r2
 8009552:	009b      	lsls	r3, r3, #2
 8009554:	4413      	add	r3, r2
 8009556:	009b      	lsls	r3, r3, #2
 8009558:	440b      	add	r3, r1
 800955a:	3324      	adds	r3, #36	; 0x24
 800955c:	2200      	movs	r2, #0
 800955e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8009560:	4b1f      	ldr	r3, [pc, #124]	; (80095e0 <USBD_CDC_DeInit+0x100>)
 8009562:	781b      	ldrb	r3, [r3, #0]
 8009564:	f003 020f 	and.w	r2, r3, #15
 8009568:	6879      	ldr	r1, [r7, #4]
 800956a:	4613      	mov	r3, r2
 800956c:	009b      	lsls	r3, r3, #2
 800956e:	4413      	add	r3, r2
 8009570:	009b      	lsls	r3, r3, #2
 8009572:	440b      	add	r3, r1
 8009574:	3326      	adds	r3, #38	; 0x26
 8009576:	2200      	movs	r2, #0
 8009578:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	32b0      	adds	r2, #176	; 0xb0
 8009584:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d01f      	beq.n	80095cc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009592:	687a      	ldr	r2, [r7, #4]
 8009594:	33b0      	adds	r3, #176	; 0xb0
 8009596:	009b      	lsls	r3, r3, #2
 8009598:	4413      	add	r3, r2
 800959a:	685b      	ldr	r3, [r3, #4]
 800959c:	685b      	ldr	r3, [r3, #4]
 800959e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	32b0      	adds	r2, #176	; 0xb0
 80095aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095ae:	4618      	mov	r0, r3
 80095b0:	f005 f93e 	bl	800e830 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	32b0      	adds	r2, #176	; 0xb0
 80095be:	2100      	movs	r1, #0
 80095c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	2200      	movs	r2, #0
 80095c8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80095cc:	2300      	movs	r3, #0
}
 80095ce:	4618      	mov	r0, r3
 80095d0:	3708      	adds	r7, #8
 80095d2:	46bd      	mov	sp, r7
 80095d4:	bd80      	pop	{r7, pc}
 80095d6:	bf00      	nop
 80095d8:	200001e3 	.word	0x200001e3
 80095dc:	200001e4 	.word	0x200001e4
 80095e0:	200001e5 	.word	0x200001e5

080095e4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b086      	sub	sp, #24
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]
 80095ec:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	32b0      	adds	r2, #176	; 0xb0
 80095f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095fc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80095fe:	2300      	movs	r3, #0
 8009600:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8009602:	2300      	movs	r3, #0
 8009604:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009606:	2300      	movs	r3, #0
 8009608:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800960a:	693b      	ldr	r3, [r7, #16]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d101      	bne.n	8009614 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8009610:	2303      	movs	r3, #3
 8009612:	e0bf      	b.n	8009794 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	781b      	ldrb	r3, [r3, #0]
 8009618:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800961c:	2b00      	cmp	r3, #0
 800961e:	d050      	beq.n	80096c2 <USBD_CDC_Setup+0xde>
 8009620:	2b20      	cmp	r3, #32
 8009622:	f040 80af 	bne.w	8009784 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	88db      	ldrh	r3, [r3, #6]
 800962a:	2b00      	cmp	r3, #0
 800962c:	d03a      	beq.n	80096a4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	781b      	ldrb	r3, [r3, #0]
 8009632:	b25b      	sxtb	r3, r3
 8009634:	2b00      	cmp	r3, #0
 8009636:	da1b      	bge.n	8009670 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800963e:	687a      	ldr	r2, [r7, #4]
 8009640:	33b0      	adds	r3, #176	; 0xb0
 8009642:	009b      	lsls	r3, r3, #2
 8009644:	4413      	add	r3, r2
 8009646:	685b      	ldr	r3, [r3, #4]
 8009648:	689b      	ldr	r3, [r3, #8]
 800964a:	683a      	ldr	r2, [r7, #0]
 800964c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800964e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009650:	683a      	ldr	r2, [r7, #0]
 8009652:	88d2      	ldrh	r2, [r2, #6]
 8009654:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	88db      	ldrh	r3, [r3, #6]
 800965a:	2b07      	cmp	r3, #7
 800965c:	bf28      	it	cs
 800965e:	2307      	movcs	r3, #7
 8009660:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009662:	693b      	ldr	r3, [r7, #16]
 8009664:	89fa      	ldrh	r2, [r7, #14]
 8009666:	4619      	mov	r1, r3
 8009668:	6878      	ldr	r0, [r7, #4]
 800966a:	f001 fda5 	bl	800b1b8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800966e:	e090      	b.n	8009792 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8009670:	683b      	ldr	r3, [r7, #0]
 8009672:	785a      	ldrb	r2, [r3, #1]
 8009674:	693b      	ldr	r3, [r7, #16]
 8009676:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	88db      	ldrh	r3, [r3, #6]
 800967e:	2b3f      	cmp	r3, #63	; 0x3f
 8009680:	d803      	bhi.n	800968a <USBD_CDC_Setup+0xa6>
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	88db      	ldrh	r3, [r3, #6]
 8009686:	b2da      	uxtb	r2, r3
 8009688:	e000      	b.n	800968c <USBD_CDC_Setup+0xa8>
 800968a:	2240      	movs	r2, #64	; 0x40
 800968c:	693b      	ldr	r3, [r7, #16]
 800968e:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009692:	6939      	ldr	r1, [r7, #16]
 8009694:	693b      	ldr	r3, [r7, #16]
 8009696:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800969a:	461a      	mov	r2, r3
 800969c:	6878      	ldr	r0, [r7, #4]
 800969e:	f001 fdb7 	bl	800b210 <USBD_CtlPrepareRx>
      break;
 80096a2:	e076      	b.n	8009792 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80096aa:	687a      	ldr	r2, [r7, #4]
 80096ac:	33b0      	adds	r3, #176	; 0xb0
 80096ae:	009b      	lsls	r3, r3, #2
 80096b0:	4413      	add	r3, r2
 80096b2:	685b      	ldr	r3, [r3, #4]
 80096b4:	689b      	ldr	r3, [r3, #8]
 80096b6:	683a      	ldr	r2, [r7, #0]
 80096b8:	7850      	ldrb	r0, [r2, #1]
 80096ba:	2200      	movs	r2, #0
 80096bc:	6839      	ldr	r1, [r7, #0]
 80096be:	4798      	blx	r3
      break;
 80096c0:	e067      	b.n	8009792 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	785b      	ldrb	r3, [r3, #1]
 80096c6:	2b0b      	cmp	r3, #11
 80096c8:	d851      	bhi.n	800976e <USBD_CDC_Setup+0x18a>
 80096ca:	a201      	add	r2, pc, #4	; (adr r2, 80096d0 <USBD_CDC_Setup+0xec>)
 80096cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096d0:	08009701 	.word	0x08009701
 80096d4:	0800977d 	.word	0x0800977d
 80096d8:	0800976f 	.word	0x0800976f
 80096dc:	0800976f 	.word	0x0800976f
 80096e0:	0800976f 	.word	0x0800976f
 80096e4:	0800976f 	.word	0x0800976f
 80096e8:	0800976f 	.word	0x0800976f
 80096ec:	0800976f 	.word	0x0800976f
 80096f0:	0800976f 	.word	0x0800976f
 80096f4:	0800976f 	.word	0x0800976f
 80096f8:	0800972b 	.word	0x0800972b
 80096fc:	08009755 	.word	0x08009755
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009706:	b2db      	uxtb	r3, r3
 8009708:	2b03      	cmp	r3, #3
 800970a:	d107      	bne.n	800971c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800970c:	f107 030a 	add.w	r3, r7, #10
 8009710:	2202      	movs	r2, #2
 8009712:	4619      	mov	r1, r3
 8009714:	6878      	ldr	r0, [r7, #4]
 8009716:	f001 fd4f 	bl	800b1b8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800971a:	e032      	b.n	8009782 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800971c:	6839      	ldr	r1, [r7, #0]
 800971e:	6878      	ldr	r0, [r7, #4]
 8009720:	f001 fcd9 	bl	800b0d6 <USBD_CtlError>
            ret = USBD_FAIL;
 8009724:	2303      	movs	r3, #3
 8009726:	75fb      	strb	r3, [r7, #23]
          break;
 8009728:	e02b      	b.n	8009782 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009730:	b2db      	uxtb	r3, r3
 8009732:	2b03      	cmp	r3, #3
 8009734:	d107      	bne.n	8009746 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009736:	f107 030d 	add.w	r3, r7, #13
 800973a:	2201      	movs	r2, #1
 800973c:	4619      	mov	r1, r3
 800973e:	6878      	ldr	r0, [r7, #4]
 8009740:	f001 fd3a 	bl	800b1b8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009744:	e01d      	b.n	8009782 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009746:	6839      	ldr	r1, [r7, #0]
 8009748:	6878      	ldr	r0, [r7, #4]
 800974a:	f001 fcc4 	bl	800b0d6 <USBD_CtlError>
            ret = USBD_FAIL;
 800974e:	2303      	movs	r3, #3
 8009750:	75fb      	strb	r3, [r7, #23]
          break;
 8009752:	e016      	b.n	8009782 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800975a:	b2db      	uxtb	r3, r3
 800975c:	2b03      	cmp	r3, #3
 800975e:	d00f      	beq.n	8009780 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009760:	6839      	ldr	r1, [r7, #0]
 8009762:	6878      	ldr	r0, [r7, #4]
 8009764:	f001 fcb7 	bl	800b0d6 <USBD_CtlError>
            ret = USBD_FAIL;
 8009768:	2303      	movs	r3, #3
 800976a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800976c:	e008      	b.n	8009780 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800976e:	6839      	ldr	r1, [r7, #0]
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f001 fcb0 	bl	800b0d6 <USBD_CtlError>
          ret = USBD_FAIL;
 8009776:	2303      	movs	r3, #3
 8009778:	75fb      	strb	r3, [r7, #23]
          break;
 800977a:	e002      	b.n	8009782 <USBD_CDC_Setup+0x19e>
          break;
 800977c:	bf00      	nop
 800977e:	e008      	b.n	8009792 <USBD_CDC_Setup+0x1ae>
          break;
 8009780:	bf00      	nop
      }
      break;
 8009782:	e006      	b.n	8009792 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009784:	6839      	ldr	r1, [r7, #0]
 8009786:	6878      	ldr	r0, [r7, #4]
 8009788:	f001 fca5 	bl	800b0d6 <USBD_CtlError>
      ret = USBD_FAIL;
 800978c:	2303      	movs	r3, #3
 800978e:	75fb      	strb	r3, [r7, #23]
      break;
 8009790:	bf00      	nop
  }

  return (uint8_t)ret;
 8009792:	7dfb      	ldrb	r3, [r7, #23]
}
 8009794:	4618      	mov	r0, r3
 8009796:	3718      	adds	r7, #24
 8009798:	46bd      	mov	sp, r7
 800979a:	bd80      	pop	{r7, pc}

0800979c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b084      	sub	sp, #16
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
 80097a4:	460b      	mov	r3, r1
 80097a6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80097ae:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	32b0      	adds	r2, #176	; 0xb0
 80097ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d101      	bne.n	80097c6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80097c2:	2303      	movs	r3, #3
 80097c4:	e065      	b.n	8009892 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	32b0      	adds	r2, #176	; 0xb0
 80097d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097d4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80097d6:	78fb      	ldrb	r3, [r7, #3]
 80097d8:	f003 020f 	and.w	r2, r3, #15
 80097dc:	6879      	ldr	r1, [r7, #4]
 80097de:	4613      	mov	r3, r2
 80097e0:	009b      	lsls	r3, r3, #2
 80097e2:	4413      	add	r3, r2
 80097e4:	009b      	lsls	r3, r3, #2
 80097e6:	440b      	add	r3, r1
 80097e8:	3318      	adds	r3, #24
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d02f      	beq.n	8009850 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80097f0:	78fb      	ldrb	r3, [r7, #3]
 80097f2:	f003 020f 	and.w	r2, r3, #15
 80097f6:	6879      	ldr	r1, [r7, #4]
 80097f8:	4613      	mov	r3, r2
 80097fa:	009b      	lsls	r3, r3, #2
 80097fc:	4413      	add	r3, r2
 80097fe:	009b      	lsls	r3, r3, #2
 8009800:	440b      	add	r3, r1
 8009802:	3318      	adds	r3, #24
 8009804:	681a      	ldr	r2, [r3, #0]
 8009806:	78fb      	ldrb	r3, [r7, #3]
 8009808:	f003 010f 	and.w	r1, r3, #15
 800980c:	68f8      	ldr	r0, [r7, #12]
 800980e:	460b      	mov	r3, r1
 8009810:	00db      	lsls	r3, r3, #3
 8009812:	440b      	add	r3, r1
 8009814:	009b      	lsls	r3, r3, #2
 8009816:	4403      	add	r3, r0
 8009818:	3348      	adds	r3, #72	; 0x48
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	fbb2 f1f3 	udiv	r1, r2, r3
 8009820:	fb01 f303 	mul.w	r3, r1, r3
 8009824:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009826:	2b00      	cmp	r3, #0
 8009828:	d112      	bne.n	8009850 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800982a:	78fb      	ldrb	r3, [r7, #3]
 800982c:	f003 020f 	and.w	r2, r3, #15
 8009830:	6879      	ldr	r1, [r7, #4]
 8009832:	4613      	mov	r3, r2
 8009834:	009b      	lsls	r3, r3, #2
 8009836:	4413      	add	r3, r2
 8009838:	009b      	lsls	r3, r3, #2
 800983a:	440b      	add	r3, r1
 800983c:	3318      	adds	r3, #24
 800983e:	2200      	movs	r2, #0
 8009840:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009842:	78f9      	ldrb	r1, [r7, #3]
 8009844:	2300      	movs	r3, #0
 8009846:	2200      	movs	r2, #0
 8009848:	6878      	ldr	r0, [r7, #4]
 800984a:	f004 ff8e 	bl	800e76a <USBD_LL_Transmit>
 800984e:	e01f      	b.n	8009890 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009850:	68bb      	ldr	r3, [r7, #8]
 8009852:	2200      	movs	r2, #0
 8009854:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800985e:	687a      	ldr	r2, [r7, #4]
 8009860:	33b0      	adds	r3, #176	; 0xb0
 8009862:	009b      	lsls	r3, r3, #2
 8009864:	4413      	add	r3, r2
 8009866:	685b      	ldr	r3, [r3, #4]
 8009868:	691b      	ldr	r3, [r3, #16]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d010      	beq.n	8009890 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009874:	687a      	ldr	r2, [r7, #4]
 8009876:	33b0      	adds	r3, #176	; 0xb0
 8009878:	009b      	lsls	r3, r3, #2
 800987a:	4413      	add	r3, r2
 800987c:	685b      	ldr	r3, [r3, #4]
 800987e:	691b      	ldr	r3, [r3, #16]
 8009880:	68ba      	ldr	r2, [r7, #8]
 8009882:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8009886:	68ba      	ldr	r2, [r7, #8]
 8009888:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800988c:	78fa      	ldrb	r2, [r7, #3]
 800988e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009890:	2300      	movs	r3, #0
}
 8009892:	4618      	mov	r0, r3
 8009894:	3710      	adds	r7, #16
 8009896:	46bd      	mov	sp, r7
 8009898:	bd80      	pop	{r7, pc}

0800989a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800989a:	b580      	push	{r7, lr}
 800989c:	b084      	sub	sp, #16
 800989e:	af00      	add	r7, sp, #0
 80098a0:	6078      	str	r0, [r7, #4]
 80098a2:	460b      	mov	r3, r1
 80098a4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	32b0      	adds	r2, #176	; 0xb0
 80098b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098b4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	32b0      	adds	r2, #176	; 0xb0
 80098c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d101      	bne.n	80098cc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80098c8:	2303      	movs	r3, #3
 80098ca:	e01a      	b.n	8009902 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80098cc:	78fb      	ldrb	r3, [r7, #3]
 80098ce:	4619      	mov	r1, r3
 80098d0:	6878      	ldr	r0, [r7, #4]
 80098d2:	f004 ff8c 	bl	800e7ee <USBD_LL_GetRxDataSize>
 80098d6:	4602      	mov	r2, r0
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80098e4:	687a      	ldr	r2, [r7, #4]
 80098e6:	33b0      	adds	r3, #176	; 0xb0
 80098e8:	009b      	lsls	r3, r3, #2
 80098ea:	4413      	add	r3, r2
 80098ec:	685b      	ldr	r3, [r3, #4]
 80098ee:	68db      	ldr	r3, [r3, #12]
 80098f0:	68fa      	ldr	r2, [r7, #12]
 80098f2:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80098f6:	68fa      	ldr	r2, [r7, #12]
 80098f8:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80098fc:	4611      	mov	r1, r2
 80098fe:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009900:	2300      	movs	r3, #0
}
 8009902:	4618      	mov	r0, r3
 8009904:	3710      	adds	r7, #16
 8009906:	46bd      	mov	sp, r7
 8009908:	bd80      	pop	{r7, pc}

0800990a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800990a:	b580      	push	{r7, lr}
 800990c:	b084      	sub	sp, #16
 800990e:	af00      	add	r7, sp, #0
 8009910:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	32b0      	adds	r2, #176	; 0xb0
 800991c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009920:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d101      	bne.n	800992c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009928:	2303      	movs	r3, #3
 800992a:	e025      	b.n	8009978 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009932:	687a      	ldr	r2, [r7, #4]
 8009934:	33b0      	adds	r3, #176	; 0xb0
 8009936:	009b      	lsls	r3, r3, #2
 8009938:	4413      	add	r3, r2
 800993a:	685b      	ldr	r3, [r3, #4]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d01a      	beq.n	8009976 <USBD_CDC_EP0_RxReady+0x6c>
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009946:	2bff      	cmp	r3, #255	; 0xff
 8009948:	d015      	beq.n	8009976 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009950:	687a      	ldr	r2, [r7, #4]
 8009952:	33b0      	adds	r3, #176	; 0xb0
 8009954:	009b      	lsls	r3, r3, #2
 8009956:	4413      	add	r3, r2
 8009958:	685b      	ldr	r3, [r3, #4]
 800995a:	689b      	ldr	r3, [r3, #8]
 800995c:	68fa      	ldr	r2, [r7, #12]
 800995e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8009962:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009964:	68fa      	ldr	r2, [r7, #12]
 8009966:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800996a:	b292      	uxth	r2, r2
 800996c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	22ff      	movs	r2, #255	; 0xff
 8009972:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8009976:	2300      	movs	r3, #0
}
 8009978:	4618      	mov	r0, r3
 800997a:	3710      	adds	r7, #16
 800997c:	46bd      	mov	sp, r7
 800997e:	bd80      	pop	{r7, pc}

08009980 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009980:	b580      	push	{r7, lr}
 8009982:	b086      	sub	sp, #24
 8009984:	af00      	add	r7, sp, #0
 8009986:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009988:	2182      	movs	r1, #130	; 0x82
 800998a:	4818      	ldr	r0, [pc, #96]	; (80099ec <USBD_CDC_GetFSCfgDesc+0x6c>)
 800998c:	f000 fd6b 	bl	800a466 <USBD_GetEpDesc>
 8009990:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009992:	2101      	movs	r1, #1
 8009994:	4815      	ldr	r0, [pc, #84]	; (80099ec <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009996:	f000 fd66 	bl	800a466 <USBD_GetEpDesc>
 800999a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800999c:	2181      	movs	r1, #129	; 0x81
 800999e:	4813      	ldr	r0, [pc, #76]	; (80099ec <USBD_CDC_GetFSCfgDesc+0x6c>)
 80099a0:	f000 fd61 	bl	800a466 <USBD_GetEpDesc>
 80099a4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80099a6:	697b      	ldr	r3, [r7, #20]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d002      	beq.n	80099b2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80099ac:	697b      	ldr	r3, [r7, #20]
 80099ae:	2210      	movs	r2, #16
 80099b0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80099b2:	693b      	ldr	r3, [r7, #16]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d006      	beq.n	80099c6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80099b8:	693b      	ldr	r3, [r7, #16]
 80099ba:	2200      	movs	r2, #0
 80099bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80099c0:	711a      	strb	r2, [r3, #4]
 80099c2:	2200      	movs	r2, #0
 80099c4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d006      	beq.n	80099da <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	2200      	movs	r2, #0
 80099d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80099d4:	711a      	strb	r2, [r3, #4]
 80099d6:	2200      	movs	r2, #0
 80099d8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2243      	movs	r2, #67	; 0x43
 80099de:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80099e0:	4b02      	ldr	r3, [pc, #8]	; (80099ec <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80099e2:	4618      	mov	r0, r3
 80099e4:	3718      	adds	r7, #24
 80099e6:	46bd      	mov	sp, r7
 80099e8:	bd80      	pop	{r7, pc}
 80099ea:	bf00      	nop
 80099ec:	200001a0 	.word	0x200001a0

080099f0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b086      	sub	sp, #24
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80099f8:	2182      	movs	r1, #130	; 0x82
 80099fa:	4818      	ldr	r0, [pc, #96]	; (8009a5c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80099fc:	f000 fd33 	bl	800a466 <USBD_GetEpDesc>
 8009a00:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009a02:	2101      	movs	r1, #1
 8009a04:	4815      	ldr	r0, [pc, #84]	; (8009a5c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009a06:	f000 fd2e 	bl	800a466 <USBD_GetEpDesc>
 8009a0a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009a0c:	2181      	movs	r1, #129	; 0x81
 8009a0e:	4813      	ldr	r0, [pc, #76]	; (8009a5c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009a10:	f000 fd29 	bl	800a466 <USBD_GetEpDesc>
 8009a14:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d002      	beq.n	8009a22 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009a1c:	697b      	ldr	r3, [r7, #20]
 8009a1e:	2210      	movs	r2, #16
 8009a20:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009a22:	693b      	ldr	r3, [r7, #16]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d006      	beq.n	8009a36 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009a28:	693b      	ldr	r3, [r7, #16]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	711a      	strb	r2, [r3, #4]
 8009a2e:	2200      	movs	r2, #0
 8009a30:	f042 0202 	orr.w	r2, r2, #2
 8009a34:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d006      	beq.n	8009a4a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	2200      	movs	r2, #0
 8009a40:	711a      	strb	r2, [r3, #4]
 8009a42:	2200      	movs	r2, #0
 8009a44:	f042 0202 	orr.w	r2, r2, #2
 8009a48:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	2243      	movs	r2, #67	; 0x43
 8009a4e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009a50:	4b02      	ldr	r3, [pc, #8]	; (8009a5c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009a52:	4618      	mov	r0, r3
 8009a54:	3718      	adds	r7, #24
 8009a56:	46bd      	mov	sp, r7
 8009a58:	bd80      	pop	{r7, pc}
 8009a5a:	bf00      	nop
 8009a5c:	200001a0 	.word	0x200001a0

08009a60 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b086      	sub	sp, #24
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009a68:	2182      	movs	r1, #130	; 0x82
 8009a6a:	4818      	ldr	r0, [pc, #96]	; (8009acc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009a6c:	f000 fcfb 	bl	800a466 <USBD_GetEpDesc>
 8009a70:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009a72:	2101      	movs	r1, #1
 8009a74:	4815      	ldr	r0, [pc, #84]	; (8009acc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009a76:	f000 fcf6 	bl	800a466 <USBD_GetEpDesc>
 8009a7a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009a7c:	2181      	movs	r1, #129	; 0x81
 8009a7e:	4813      	ldr	r0, [pc, #76]	; (8009acc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009a80:	f000 fcf1 	bl	800a466 <USBD_GetEpDesc>
 8009a84:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009a86:	697b      	ldr	r3, [r7, #20]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d002      	beq.n	8009a92 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009a8c:	697b      	ldr	r3, [r7, #20]
 8009a8e:	2210      	movs	r2, #16
 8009a90:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009a92:	693b      	ldr	r3, [r7, #16]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d006      	beq.n	8009aa6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009a98:	693b      	ldr	r3, [r7, #16]
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009aa0:	711a      	strb	r2, [r3, #4]
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d006      	beq.n	8009aba <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	2200      	movs	r2, #0
 8009ab0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009ab4:	711a      	strb	r2, [r3, #4]
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	2243      	movs	r2, #67	; 0x43
 8009abe:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009ac0:	4b02      	ldr	r3, [pc, #8]	; (8009acc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	3718      	adds	r7, #24
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	bd80      	pop	{r7, pc}
 8009aca:	bf00      	nop
 8009acc:	200001a0 	.word	0x200001a0

08009ad0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	b083      	sub	sp, #12
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	220a      	movs	r2, #10
 8009adc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009ade:	4b03      	ldr	r3, [pc, #12]	; (8009aec <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	370c      	adds	r7, #12
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aea:	4770      	bx	lr
 8009aec:	2000015c 	.word	0x2000015c

08009af0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009af0:	b480      	push	{r7}
 8009af2:	b083      	sub	sp, #12
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
 8009af8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009afa:	683b      	ldr	r3, [r7, #0]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d101      	bne.n	8009b04 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009b00:	2303      	movs	r3, #3
 8009b02:	e009      	b.n	8009b18 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009b0a:	687a      	ldr	r2, [r7, #4]
 8009b0c:	33b0      	adds	r3, #176	; 0xb0
 8009b0e:	009b      	lsls	r3, r3, #2
 8009b10:	4413      	add	r3, r2
 8009b12:	683a      	ldr	r2, [r7, #0]
 8009b14:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009b16:	2300      	movs	r3, #0
}
 8009b18:	4618      	mov	r0, r3
 8009b1a:	370c      	adds	r7, #12
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b22:	4770      	bx	lr

08009b24 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009b24:	b480      	push	{r7}
 8009b26:	b087      	sub	sp, #28
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	60f8      	str	r0, [r7, #12]
 8009b2c:	60b9      	str	r1, [r7, #8]
 8009b2e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	32b0      	adds	r2, #176	; 0xb0
 8009b3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b3e:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8009b40:	697b      	ldr	r3, [r7, #20]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d101      	bne.n	8009b4a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009b46:	2303      	movs	r3, #3
 8009b48:	e008      	b.n	8009b5c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009b4a:	697b      	ldr	r3, [r7, #20]
 8009b4c:	68ba      	ldr	r2, [r7, #8]
 8009b4e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009b52:	697b      	ldr	r3, [r7, #20]
 8009b54:	687a      	ldr	r2, [r7, #4]
 8009b56:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8009b5a:	2300      	movs	r3, #0
}
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	371c      	adds	r7, #28
 8009b60:	46bd      	mov	sp, r7
 8009b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b66:	4770      	bx	lr

08009b68 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b085      	sub	sp, #20
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
 8009b70:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	32b0      	adds	r2, #176	; 0xb0
 8009b7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b80:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d101      	bne.n	8009b8c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009b88:	2303      	movs	r3, #3
 8009b8a:	e004      	b.n	8009b96 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	683a      	ldr	r2, [r7, #0]
 8009b90:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8009b94:	2300      	movs	r3, #0
}
 8009b96:	4618      	mov	r0, r3
 8009b98:	3714      	adds	r7, #20
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba0:	4770      	bx	lr
	...

08009ba4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b084      	sub	sp, #16
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	32b0      	adds	r2, #176	; 0xb0
 8009bb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bba:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8009bbc:	2301      	movs	r3, #1
 8009bbe:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	32b0      	adds	r2, #176	; 0xb0
 8009bca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d101      	bne.n	8009bd6 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009bd2:	2303      	movs	r3, #3
 8009bd4:	e025      	b.n	8009c22 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8009bd6:	68bb      	ldr	r3, [r7, #8]
 8009bd8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d11f      	bne.n	8009c20 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8009be0:	68bb      	ldr	r3, [r7, #8]
 8009be2:	2201      	movs	r2, #1
 8009be4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8009be8:	4b10      	ldr	r3, [pc, #64]	; (8009c2c <USBD_CDC_TransmitPacket+0x88>)
 8009bea:	781b      	ldrb	r3, [r3, #0]
 8009bec:	f003 020f 	and.w	r2, r3, #15
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8009bf6:	6878      	ldr	r0, [r7, #4]
 8009bf8:	4613      	mov	r3, r2
 8009bfa:	009b      	lsls	r3, r3, #2
 8009bfc:	4413      	add	r3, r2
 8009bfe:	009b      	lsls	r3, r3, #2
 8009c00:	4403      	add	r3, r0
 8009c02:	3318      	adds	r3, #24
 8009c04:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8009c06:	4b09      	ldr	r3, [pc, #36]	; (8009c2c <USBD_CDC_TransmitPacket+0x88>)
 8009c08:	7819      	ldrb	r1, [r3, #0]
 8009c0a:	68bb      	ldr	r3, [r7, #8]
 8009c0c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8009c10:	68bb      	ldr	r3, [r7, #8]
 8009c12:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8009c16:	6878      	ldr	r0, [r7, #4]
 8009c18:	f004 fda7 	bl	800e76a <USBD_LL_Transmit>

    ret = USBD_OK;
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8009c20:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c22:	4618      	mov	r0, r3
 8009c24:	3710      	adds	r7, #16
 8009c26:	46bd      	mov	sp, r7
 8009c28:	bd80      	pop	{r7, pc}
 8009c2a:	bf00      	nop
 8009c2c:	200001e3 	.word	0x200001e3

08009c30 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b084      	sub	sp, #16
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	32b0      	adds	r2, #176	; 0xb0
 8009c42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c46:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	32b0      	adds	r2, #176	; 0xb0
 8009c52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d101      	bne.n	8009c5e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009c5a:	2303      	movs	r3, #3
 8009c5c:	e018      	b.n	8009c90 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	7c1b      	ldrb	r3, [r3, #16]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d10a      	bne.n	8009c7c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009c66:	4b0c      	ldr	r3, [pc, #48]	; (8009c98 <USBD_CDC_ReceivePacket+0x68>)
 8009c68:	7819      	ldrb	r1, [r3, #0]
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009c70:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009c74:	6878      	ldr	r0, [r7, #4]
 8009c76:	f004 fd99 	bl	800e7ac <USBD_LL_PrepareReceive>
 8009c7a:	e008      	b.n	8009c8e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009c7c:	4b06      	ldr	r3, [pc, #24]	; (8009c98 <USBD_CDC_ReceivePacket+0x68>)
 8009c7e:	7819      	ldrb	r1, [r3, #0]
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009c86:	2340      	movs	r3, #64	; 0x40
 8009c88:	6878      	ldr	r0, [r7, #4]
 8009c8a:	f004 fd8f 	bl	800e7ac <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009c8e:	2300      	movs	r3, #0
}
 8009c90:	4618      	mov	r0, r3
 8009c92:	3710      	adds	r7, #16
 8009c94:	46bd      	mov	sp, r7
 8009c96:	bd80      	pop	{r7, pc}
 8009c98:	200001e4 	.word	0x200001e4

08009c9c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b086      	sub	sp, #24
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	60f8      	str	r0, [r7, #12]
 8009ca4:	60b9      	str	r1, [r7, #8]
 8009ca6:	4613      	mov	r3, r2
 8009ca8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d10a      	bne.n	8009cc6 <USBD_Init+0x2a>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
 8009cb0:	4817      	ldr	r0, [pc, #92]	; (8009d10 <USBD_Init+0x74>)
 8009cb2:	f005 f81d 	bl	800ecf0 <iprintf>
 8009cb6:	4817      	ldr	r0, [pc, #92]	; (8009d14 <USBD_Init+0x78>)
 8009cb8:	f005 f81a 	bl	800ecf0 <iprintf>
 8009cbc:	200a      	movs	r0, #10
 8009cbe:	f005 f82f 	bl	800ed20 <putchar>
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009cc2:	2303      	movs	r3, #3
 8009cc4:	e01f      	b.n	8009d06 <USBD_Init+0x6a>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	2200      	movs	r2, #0
 8009cca:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	2200      	movs	r2, #0
 8009cda:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009cde:	68bb      	ldr	r3, [r7, #8]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d003      	beq.n	8009cec <USBD_Init+0x50>
  {
    pdev->pDesc = pdesc;
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	68ba      	ldr	r2, [r7, #8]
 8009ce8:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	2201      	movs	r2, #1
 8009cf0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	79fa      	ldrb	r2, [r7, #7]
 8009cf8:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009cfa:	68f8      	ldr	r0, [r7, #12]
 8009cfc:	f004 fc00 	bl	800e500 <USBD_LL_Init>
 8009d00:	4603      	mov	r3, r0
 8009d02:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009d04:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	3718      	adds	r7, #24
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bd80      	pop	{r7, pc}
 8009d0e:	bf00      	nop
 8009d10:	080100fc 	.word	0x080100fc
 8009d14:	08010104 	.word	0x08010104

08009d18 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b084      	sub	sp, #16
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
 8009d20:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009d22:	2300      	movs	r3, #0
 8009d24:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d10a      	bne.n	8009d42 <USBD_RegisterClass+0x2a>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
 8009d2c:	481a      	ldr	r0, [pc, #104]	; (8009d98 <USBD_RegisterClass+0x80>)
 8009d2e:	f004 ffdf 	bl	800ecf0 <iprintf>
 8009d32:	481a      	ldr	r0, [pc, #104]	; (8009d9c <USBD_RegisterClass+0x84>)
 8009d34:	f004 ffdc 	bl	800ecf0 <iprintf>
 8009d38:	200a      	movs	r0, #10
 8009d3a:	f004 fff1 	bl	800ed20 <putchar>
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009d3e:	2303      	movs	r3, #3
 8009d40:	e025      	b.n	8009d8e <USBD_RegisterClass+0x76>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	683a      	ldr	r2, [r7, #0]
 8009d46:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	32ae      	adds	r2, #174	; 0xae
 8009d54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d00f      	beq.n	8009d7e <USBD_RegisterClass+0x66>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	32ae      	adds	r2, #174	; 0xae
 8009d68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d6e:	f107 020e 	add.w	r2, r7, #14
 8009d72:	4610      	mov	r0, r2
 8009d74:	4798      	blx	r3
 8009d76:	4602      	mov	r2, r0
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8009d84:	1c5a      	adds	r2, r3, #1
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8009d8c:	2300      	movs	r3, #0
}
 8009d8e:	4618      	mov	r0, r3
 8009d90:	3710      	adds	r7, #16
 8009d92:	46bd      	mov	sp, r7
 8009d94:	bd80      	pop	{r7, pc}
 8009d96:	bf00      	nop
 8009d98:	080100fc 	.word	0x080100fc
 8009d9c:	0801011c 	.word	0x0801011c

08009da0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b082      	sub	sp, #8
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f004 fbf5 	bl	800e598 <USBD_LL_Start>
 8009dae:	4603      	mov	r3, r0
}
 8009db0:	4618      	mov	r0, r3
 8009db2:	3708      	adds	r7, #8
 8009db4:	46bd      	mov	sp, r7
 8009db6:	bd80      	pop	{r7, pc}

08009db8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009db8:	b480      	push	{r7}
 8009dba:	b083      	sub	sp, #12
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009dc0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	370c      	adds	r7, #12
 8009dc6:	46bd      	mov	sp, r7
 8009dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dcc:	4770      	bx	lr

08009dce <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009dce:	b580      	push	{r7, lr}
 8009dd0:	b084      	sub	sp, #16
 8009dd2:	af00      	add	r7, sp, #0
 8009dd4:	6078      	str	r0, [r7, #4]
 8009dd6:	460b      	mov	r3, r1
 8009dd8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009dda:	2300      	movs	r3, #0
 8009ddc:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d009      	beq.n	8009dfc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	78fa      	ldrb	r2, [r7, #3]
 8009df2:	4611      	mov	r1, r2
 8009df4:	6878      	ldr	r0, [r7, #4]
 8009df6:	4798      	blx	r3
 8009df8:	4603      	mov	r3, r0
 8009dfa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dfe:	4618      	mov	r0, r3
 8009e00:	3710      	adds	r7, #16
 8009e02:	46bd      	mov	sp, r7
 8009e04:	bd80      	pop	{r7, pc}

08009e06 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009e06:	b580      	push	{r7, lr}
 8009e08:	b084      	sub	sp, #16
 8009e0a:	af00      	add	r7, sp, #0
 8009e0c:	6078      	str	r0, [r7, #4]
 8009e0e:	460b      	mov	r3, r1
 8009e10:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009e12:	2300      	movs	r3, #0
 8009e14:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e1c:	685b      	ldr	r3, [r3, #4]
 8009e1e:	78fa      	ldrb	r2, [r7, #3]
 8009e20:	4611      	mov	r1, r2
 8009e22:	6878      	ldr	r0, [r7, #4]
 8009e24:	4798      	blx	r3
 8009e26:	4603      	mov	r3, r0
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d001      	beq.n	8009e30 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009e2c:	2303      	movs	r3, #3
 8009e2e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	3710      	adds	r7, #16
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bd80      	pop	{r7, pc}

08009e3a <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009e3a:	b580      	push	{r7, lr}
 8009e3c:	b084      	sub	sp, #16
 8009e3e:	af00      	add	r7, sp, #0
 8009e40:	6078      	str	r0, [r7, #4]
 8009e42:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009e4a:	6839      	ldr	r1, [r7, #0]
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	f001 f908 	bl	800b062 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	2201      	movs	r2, #1
 8009e56:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8009e60:	461a      	mov	r2, r3
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009e6e:	f003 031f 	and.w	r3, r3, #31
 8009e72:	2b02      	cmp	r3, #2
 8009e74:	d01a      	beq.n	8009eac <USBD_LL_SetupStage+0x72>
 8009e76:	2b02      	cmp	r3, #2
 8009e78:	d822      	bhi.n	8009ec0 <USBD_LL_SetupStage+0x86>
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d002      	beq.n	8009e84 <USBD_LL_SetupStage+0x4a>
 8009e7e:	2b01      	cmp	r3, #1
 8009e80:	d00a      	beq.n	8009e98 <USBD_LL_SetupStage+0x5e>
 8009e82:	e01d      	b.n	8009ec0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009e8a:	4619      	mov	r1, r3
 8009e8c:	6878      	ldr	r0, [r7, #4]
 8009e8e:	f000 fb5f 	bl	800a550 <USBD_StdDevReq>
 8009e92:	4603      	mov	r3, r0
 8009e94:	73fb      	strb	r3, [r7, #15]
      break;
 8009e96:	e020      	b.n	8009eda <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009e9e:	4619      	mov	r1, r3
 8009ea0:	6878      	ldr	r0, [r7, #4]
 8009ea2:	f000 fbc7 	bl	800a634 <USBD_StdItfReq>
 8009ea6:	4603      	mov	r3, r0
 8009ea8:	73fb      	strb	r3, [r7, #15]
      break;
 8009eaa:	e016      	b.n	8009eda <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009eb2:	4619      	mov	r1, r3
 8009eb4:	6878      	ldr	r0, [r7, #4]
 8009eb6:	f000 fc29 	bl	800a70c <USBD_StdEPReq>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	73fb      	strb	r3, [r7, #15]
      break;
 8009ebe:	e00c      	b.n	8009eda <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009ec6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009eca:	b2db      	uxtb	r3, r3
 8009ecc:	4619      	mov	r1, r3
 8009ece:	6878      	ldr	r0, [r7, #4]
 8009ed0:	f004 fbc2 	bl	800e658 <USBD_LL_StallEP>
 8009ed4:	4603      	mov	r3, r0
 8009ed6:	73fb      	strb	r3, [r7, #15]
      break;
 8009ed8:	bf00      	nop
  }

  return ret;
 8009eda:	7bfb      	ldrb	r3, [r7, #15]
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	3710      	adds	r7, #16
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}

08009ee4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b086      	sub	sp, #24
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	60f8      	str	r0, [r7, #12]
 8009eec:	460b      	mov	r3, r1
 8009eee:	607a      	str	r2, [r7, #4]
 8009ef0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8009ef6:	7afb      	ldrb	r3, [r7, #11]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d16e      	bne.n	8009fda <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009f02:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009f0a:	2b03      	cmp	r3, #3
 8009f0c:	f040 8098 	bne.w	800a040 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009f10:	693b      	ldr	r3, [r7, #16]
 8009f12:	689a      	ldr	r2, [r3, #8]
 8009f14:	693b      	ldr	r3, [r7, #16]
 8009f16:	68db      	ldr	r3, [r3, #12]
 8009f18:	429a      	cmp	r2, r3
 8009f1a:	d913      	bls.n	8009f44 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009f1c:	693b      	ldr	r3, [r7, #16]
 8009f1e:	689a      	ldr	r2, [r3, #8]
 8009f20:	693b      	ldr	r3, [r7, #16]
 8009f22:	68db      	ldr	r3, [r3, #12]
 8009f24:	1ad2      	subs	r2, r2, r3
 8009f26:	693b      	ldr	r3, [r7, #16]
 8009f28:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009f2a:	693b      	ldr	r3, [r7, #16]
 8009f2c:	68da      	ldr	r2, [r3, #12]
 8009f2e:	693b      	ldr	r3, [r7, #16]
 8009f30:	689b      	ldr	r3, [r3, #8]
 8009f32:	4293      	cmp	r3, r2
 8009f34:	bf28      	it	cs
 8009f36:	4613      	movcs	r3, r2
 8009f38:	461a      	mov	r2, r3
 8009f3a:	6879      	ldr	r1, [r7, #4]
 8009f3c:	68f8      	ldr	r0, [r7, #12]
 8009f3e:	f001 f984 	bl	800b24a <USBD_CtlContinueRx>
 8009f42:	e07d      	b.n	800a040 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009f4a:	f003 031f 	and.w	r3, r3, #31
 8009f4e:	2b02      	cmp	r3, #2
 8009f50:	d014      	beq.n	8009f7c <USBD_LL_DataOutStage+0x98>
 8009f52:	2b02      	cmp	r3, #2
 8009f54:	d81d      	bhi.n	8009f92 <USBD_LL_DataOutStage+0xae>
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d002      	beq.n	8009f60 <USBD_LL_DataOutStage+0x7c>
 8009f5a:	2b01      	cmp	r3, #1
 8009f5c:	d003      	beq.n	8009f66 <USBD_LL_DataOutStage+0x82>
 8009f5e:	e018      	b.n	8009f92 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009f60:	2300      	movs	r3, #0
 8009f62:	75bb      	strb	r3, [r7, #22]
            break;
 8009f64:	e018      	b.n	8009f98 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009f6c:	b2db      	uxtb	r3, r3
 8009f6e:	4619      	mov	r1, r3
 8009f70:	68f8      	ldr	r0, [r7, #12]
 8009f72:	f000 fa5e 	bl	800a432 <USBD_CoreFindIF>
 8009f76:	4603      	mov	r3, r0
 8009f78:	75bb      	strb	r3, [r7, #22]
            break;
 8009f7a:	e00d      	b.n	8009f98 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009f82:	b2db      	uxtb	r3, r3
 8009f84:	4619      	mov	r1, r3
 8009f86:	68f8      	ldr	r0, [r7, #12]
 8009f88:	f000 fa60 	bl	800a44c <USBD_CoreFindEP>
 8009f8c:	4603      	mov	r3, r0
 8009f8e:	75bb      	strb	r3, [r7, #22]
            break;
 8009f90:	e002      	b.n	8009f98 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009f92:	2300      	movs	r3, #0
 8009f94:	75bb      	strb	r3, [r7, #22]
            break;
 8009f96:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009f98:	7dbb      	ldrb	r3, [r7, #22]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d119      	bne.n	8009fd2 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009fa4:	b2db      	uxtb	r3, r3
 8009fa6:	2b03      	cmp	r3, #3
 8009fa8:	d113      	bne.n	8009fd2 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009faa:	7dba      	ldrb	r2, [r7, #22]
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	32ae      	adds	r2, #174	; 0xae
 8009fb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fb4:	691b      	ldr	r3, [r3, #16]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d00b      	beq.n	8009fd2 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009fba:	7dba      	ldrb	r2, [r7, #22]
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009fc2:	7dba      	ldrb	r2, [r7, #22]
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	32ae      	adds	r2, #174	; 0xae
 8009fc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fcc:	691b      	ldr	r3, [r3, #16]
 8009fce:	68f8      	ldr	r0, [r7, #12]
 8009fd0:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009fd2:	68f8      	ldr	r0, [r7, #12]
 8009fd4:	f001 f94a 	bl	800b26c <USBD_CtlSendStatus>
 8009fd8:	e032      	b.n	800a040 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009fda:	7afb      	ldrb	r3, [r7, #11]
 8009fdc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009fe0:	b2db      	uxtb	r3, r3
 8009fe2:	4619      	mov	r1, r3
 8009fe4:	68f8      	ldr	r0, [r7, #12]
 8009fe6:	f000 fa31 	bl	800a44c <USBD_CoreFindEP>
 8009fea:	4603      	mov	r3, r0
 8009fec:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009fee:	7dbb      	ldrb	r3, [r7, #22]
 8009ff0:	2bff      	cmp	r3, #255	; 0xff
 8009ff2:	d025      	beq.n	800a040 <USBD_LL_DataOutStage+0x15c>
 8009ff4:	7dbb      	ldrb	r3, [r7, #22]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d122      	bne.n	800a040 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a000:	b2db      	uxtb	r3, r3
 800a002:	2b03      	cmp	r3, #3
 800a004:	d117      	bne.n	800a036 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a006:	7dba      	ldrb	r2, [r7, #22]
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	32ae      	adds	r2, #174	; 0xae
 800a00c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a010:	699b      	ldr	r3, [r3, #24]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d00f      	beq.n	800a036 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800a016:	7dba      	ldrb	r2, [r7, #22]
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a01e:	7dba      	ldrb	r2, [r7, #22]
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	32ae      	adds	r2, #174	; 0xae
 800a024:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a028:	699b      	ldr	r3, [r3, #24]
 800a02a:	7afa      	ldrb	r2, [r7, #11]
 800a02c:	4611      	mov	r1, r2
 800a02e:	68f8      	ldr	r0, [r7, #12]
 800a030:	4798      	blx	r3
 800a032:	4603      	mov	r3, r0
 800a034:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a036:	7dfb      	ldrb	r3, [r7, #23]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d001      	beq.n	800a040 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800a03c:	7dfb      	ldrb	r3, [r7, #23]
 800a03e:	e000      	b.n	800a042 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800a040:	2300      	movs	r3, #0
}
 800a042:	4618      	mov	r0, r3
 800a044:	3718      	adds	r7, #24
 800a046:	46bd      	mov	sp, r7
 800a048:	bd80      	pop	{r7, pc}

0800a04a <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a04a:	b580      	push	{r7, lr}
 800a04c:	b086      	sub	sp, #24
 800a04e:	af00      	add	r7, sp, #0
 800a050:	60f8      	str	r0, [r7, #12]
 800a052:	460b      	mov	r3, r1
 800a054:	607a      	str	r2, [r7, #4]
 800a056:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800a058:	7afb      	ldrb	r3, [r7, #11]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d16f      	bne.n	800a13e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	3314      	adds	r3, #20
 800a062:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a06a:	2b02      	cmp	r3, #2
 800a06c:	d15a      	bne.n	800a124 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800a06e:	693b      	ldr	r3, [r7, #16]
 800a070:	689a      	ldr	r2, [r3, #8]
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	68db      	ldr	r3, [r3, #12]
 800a076:	429a      	cmp	r2, r3
 800a078:	d914      	bls.n	800a0a4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a07a:	693b      	ldr	r3, [r7, #16]
 800a07c:	689a      	ldr	r2, [r3, #8]
 800a07e:	693b      	ldr	r3, [r7, #16]
 800a080:	68db      	ldr	r3, [r3, #12]
 800a082:	1ad2      	subs	r2, r2, r3
 800a084:	693b      	ldr	r3, [r7, #16]
 800a086:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a088:	693b      	ldr	r3, [r7, #16]
 800a08a:	689b      	ldr	r3, [r3, #8]
 800a08c:	461a      	mov	r2, r3
 800a08e:	6879      	ldr	r1, [r7, #4]
 800a090:	68f8      	ldr	r0, [r7, #12]
 800a092:	f001 f8ac 	bl	800b1ee <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a096:	2300      	movs	r3, #0
 800a098:	2200      	movs	r2, #0
 800a09a:	2100      	movs	r1, #0
 800a09c:	68f8      	ldr	r0, [r7, #12]
 800a09e:	f004 fb85 	bl	800e7ac <USBD_LL_PrepareReceive>
 800a0a2:	e03f      	b.n	800a124 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a0a4:	693b      	ldr	r3, [r7, #16]
 800a0a6:	68da      	ldr	r2, [r3, #12]
 800a0a8:	693b      	ldr	r3, [r7, #16]
 800a0aa:	689b      	ldr	r3, [r3, #8]
 800a0ac:	429a      	cmp	r2, r3
 800a0ae:	d11c      	bne.n	800a0ea <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a0b0:	693b      	ldr	r3, [r7, #16]
 800a0b2:	685a      	ldr	r2, [r3, #4]
 800a0b4:	693b      	ldr	r3, [r7, #16]
 800a0b6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a0b8:	429a      	cmp	r2, r3
 800a0ba:	d316      	bcc.n	800a0ea <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a0bc:	693b      	ldr	r3, [r7, #16]
 800a0be:	685a      	ldr	r2, [r3, #4]
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a0c6:	429a      	cmp	r2, r3
 800a0c8:	d20f      	bcs.n	800a0ea <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	2100      	movs	r1, #0
 800a0ce:	68f8      	ldr	r0, [r7, #12]
 800a0d0:	f001 f88d 	bl	800b1ee <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a0dc:	2300      	movs	r3, #0
 800a0de:	2200      	movs	r2, #0
 800a0e0:	2100      	movs	r1, #0
 800a0e2:	68f8      	ldr	r0, [r7, #12]
 800a0e4:	f004 fb62 	bl	800e7ac <USBD_LL_PrepareReceive>
 800a0e8:	e01c      	b.n	800a124 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0f0:	b2db      	uxtb	r3, r3
 800a0f2:	2b03      	cmp	r3, #3
 800a0f4:	d10f      	bne.n	800a116 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a0fc:	68db      	ldr	r3, [r3, #12]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d009      	beq.n	800a116 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	2200      	movs	r2, #0
 800a106:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a110:	68db      	ldr	r3, [r3, #12]
 800a112:	68f8      	ldr	r0, [r7, #12]
 800a114:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a116:	2180      	movs	r1, #128	; 0x80
 800a118:	68f8      	ldr	r0, [r7, #12]
 800a11a:	f004 fa9d 	bl	800e658 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a11e:	68f8      	ldr	r0, [r7, #12]
 800a120:	f001 f8b7 	bl	800b292 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d03a      	beq.n	800a1a4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800a12e:	68f8      	ldr	r0, [r7, #12]
 800a130:	f7ff fe42 	bl	8009db8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	2200      	movs	r2, #0
 800a138:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a13c:	e032      	b.n	800a1a4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a13e:	7afb      	ldrb	r3, [r7, #11]
 800a140:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a144:	b2db      	uxtb	r3, r3
 800a146:	4619      	mov	r1, r3
 800a148:	68f8      	ldr	r0, [r7, #12]
 800a14a:	f000 f97f 	bl	800a44c <USBD_CoreFindEP>
 800a14e:	4603      	mov	r3, r0
 800a150:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a152:	7dfb      	ldrb	r3, [r7, #23]
 800a154:	2bff      	cmp	r3, #255	; 0xff
 800a156:	d025      	beq.n	800a1a4 <USBD_LL_DataInStage+0x15a>
 800a158:	7dfb      	ldrb	r3, [r7, #23]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d122      	bne.n	800a1a4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a164:	b2db      	uxtb	r3, r3
 800a166:	2b03      	cmp	r3, #3
 800a168:	d11c      	bne.n	800a1a4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a16a:	7dfa      	ldrb	r2, [r7, #23]
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	32ae      	adds	r2, #174	; 0xae
 800a170:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a174:	695b      	ldr	r3, [r3, #20]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d014      	beq.n	800a1a4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800a17a:	7dfa      	ldrb	r2, [r7, #23]
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a182:	7dfa      	ldrb	r2, [r7, #23]
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	32ae      	adds	r2, #174	; 0xae
 800a188:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a18c:	695b      	ldr	r3, [r3, #20]
 800a18e:	7afa      	ldrb	r2, [r7, #11]
 800a190:	4611      	mov	r1, r2
 800a192:	68f8      	ldr	r0, [r7, #12]
 800a194:	4798      	blx	r3
 800a196:	4603      	mov	r3, r0
 800a198:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a19a:	7dbb      	ldrb	r3, [r7, #22]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d001      	beq.n	800a1a4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800a1a0:	7dbb      	ldrb	r3, [r7, #22]
 800a1a2:	e000      	b.n	800a1a6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800a1a4:	2300      	movs	r3, #0
}
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	3718      	adds	r7, #24
 800a1aa:	46bd      	mov	sp, r7
 800a1ac:	bd80      	pop	{r7, pc}

0800a1ae <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a1ae:	b580      	push	{r7, lr}
 800a1b0:	b084      	sub	sp, #16
 800a1b2:	af00      	add	r7, sp, #0
 800a1b4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	2201      	movs	r2, #1
 800a1be:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	2200      	movs	r2, #0
 800a1dc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d014      	beq.n	800a214 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a1f0:	685b      	ldr	r3, [r3, #4]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d00e      	beq.n	800a214 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a1fc:	685b      	ldr	r3, [r3, #4]
 800a1fe:	687a      	ldr	r2, [r7, #4]
 800a200:	6852      	ldr	r2, [r2, #4]
 800a202:	b2d2      	uxtb	r2, r2
 800a204:	4611      	mov	r1, r2
 800a206:	6878      	ldr	r0, [r7, #4]
 800a208:	4798      	blx	r3
 800a20a:	4603      	mov	r3, r0
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d001      	beq.n	800a214 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a210:	2303      	movs	r3, #3
 800a212:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a214:	2340      	movs	r3, #64	; 0x40
 800a216:	2200      	movs	r2, #0
 800a218:	2100      	movs	r1, #0
 800a21a:	6878      	ldr	r0, [r7, #4]
 800a21c:	f004 f9d7 	bl	800e5ce <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	2201      	movs	r2, #1
 800a224:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	2240      	movs	r2, #64	; 0x40
 800a22c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a230:	2340      	movs	r3, #64	; 0x40
 800a232:	2200      	movs	r2, #0
 800a234:	2180      	movs	r1, #128	; 0x80
 800a236:	6878      	ldr	r0, [r7, #4]
 800a238:	f004 f9c9 	bl	800e5ce <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2201      	movs	r2, #1
 800a240:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	2240      	movs	r2, #64	; 0x40
 800a246:	621a      	str	r2, [r3, #32]

  return ret;
 800a248:	7bfb      	ldrb	r3, [r7, #15]
}
 800a24a:	4618      	mov	r0, r3
 800a24c:	3710      	adds	r7, #16
 800a24e:	46bd      	mov	sp, r7
 800a250:	bd80      	pop	{r7, pc}

0800a252 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a252:	b480      	push	{r7}
 800a254:	b083      	sub	sp, #12
 800a256:	af00      	add	r7, sp, #0
 800a258:	6078      	str	r0, [r7, #4]
 800a25a:	460b      	mov	r3, r1
 800a25c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	78fa      	ldrb	r2, [r7, #3]
 800a262:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a264:	2300      	movs	r3, #0
}
 800a266:	4618      	mov	r0, r3
 800a268:	370c      	adds	r7, #12
 800a26a:	46bd      	mov	sp, r7
 800a26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a270:	4770      	bx	lr

0800a272 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a272:	b480      	push	{r7}
 800a274:	b083      	sub	sp, #12
 800a276:	af00      	add	r7, sp, #0
 800a278:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a280:	b2da      	uxtb	r2, r3
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	2204      	movs	r2, #4
 800a28c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a290:	2300      	movs	r3, #0
}
 800a292:	4618      	mov	r0, r3
 800a294:	370c      	adds	r7, #12
 800a296:	46bd      	mov	sp, r7
 800a298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29c:	4770      	bx	lr

0800a29e <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a29e:	b480      	push	{r7}
 800a2a0:	b083      	sub	sp, #12
 800a2a2:	af00      	add	r7, sp, #0
 800a2a4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a2ac:	b2db      	uxtb	r3, r3
 800a2ae:	2b04      	cmp	r3, #4
 800a2b0:	d106      	bne.n	800a2c0 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800a2b8:	b2da      	uxtb	r2, r3
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a2c0:	2300      	movs	r3, #0
}
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	370c      	adds	r7, #12
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2cc:	4770      	bx	lr

0800a2ce <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a2ce:	b580      	push	{r7, lr}
 800a2d0:	b082      	sub	sp, #8
 800a2d2:	af00      	add	r7, sp, #0
 800a2d4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a2dc:	b2db      	uxtb	r3, r3
 800a2de:	2b03      	cmp	r3, #3
 800a2e0:	d110      	bne.n	800a304 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d00b      	beq.n	800a304 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a2f2:	69db      	ldr	r3, [r3, #28]
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d005      	beq.n	800a304 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a2fe:	69db      	ldr	r3, [r3, #28]
 800a300:	6878      	ldr	r0, [r7, #4]
 800a302:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a304:	2300      	movs	r3, #0
}
 800a306:	4618      	mov	r0, r3
 800a308:	3708      	adds	r7, #8
 800a30a:	46bd      	mov	sp, r7
 800a30c:	bd80      	pop	{r7, pc}

0800a30e <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a30e:	b580      	push	{r7, lr}
 800a310:	b082      	sub	sp, #8
 800a312:	af00      	add	r7, sp, #0
 800a314:	6078      	str	r0, [r7, #4]
 800a316:	460b      	mov	r3, r1
 800a318:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	32ae      	adds	r2, #174	; 0xae
 800a324:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d101      	bne.n	800a330 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a32c:	2303      	movs	r3, #3
 800a32e:	e01c      	b.n	800a36a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a336:	b2db      	uxtb	r3, r3
 800a338:	2b03      	cmp	r3, #3
 800a33a:	d115      	bne.n	800a368 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	32ae      	adds	r2, #174	; 0xae
 800a346:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a34a:	6a1b      	ldr	r3, [r3, #32]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d00b      	beq.n	800a368 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	32ae      	adds	r2, #174	; 0xae
 800a35a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a35e:	6a1b      	ldr	r3, [r3, #32]
 800a360:	78fa      	ldrb	r2, [r7, #3]
 800a362:	4611      	mov	r1, r2
 800a364:	6878      	ldr	r0, [r7, #4]
 800a366:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a368:	2300      	movs	r3, #0
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	3708      	adds	r7, #8
 800a36e:	46bd      	mov	sp, r7
 800a370:	bd80      	pop	{r7, pc}

0800a372 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a372:	b580      	push	{r7, lr}
 800a374:	b082      	sub	sp, #8
 800a376:	af00      	add	r7, sp, #0
 800a378:	6078      	str	r0, [r7, #4]
 800a37a:	460b      	mov	r3, r1
 800a37c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	32ae      	adds	r2, #174	; 0xae
 800a388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d101      	bne.n	800a394 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a390:	2303      	movs	r3, #3
 800a392:	e01c      	b.n	800a3ce <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a39a:	b2db      	uxtb	r3, r3
 800a39c:	2b03      	cmp	r3, #3
 800a39e:	d115      	bne.n	800a3cc <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	32ae      	adds	r2, #174	; 0xae
 800a3aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d00b      	beq.n	800a3cc <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	32ae      	adds	r2, #174	; 0xae
 800a3be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3c4:	78fa      	ldrb	r2, [r7, #3]
 800a3c6:	4611      	mov	r1, r2
 800a3c8:	6878      	ldr	r0, [r7, #4]
 800a3ca:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a3cc:	2300      	movs	r3, #0
}
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	3708      	adds	r7, #8
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	bd80      	pop	{r7, pc}

0800a3d6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a3d6:	b480      	push	{r7}
 800a3d8:	b083      	sub	sp, #12
 800a3da:	af00      	add	r7, sp, #0
 800a3dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a3de:	2300      	movs	r3, #0
}
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	370c      	adds	r7, #12
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ea:	4770      	bx	lr

0800a3ec <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	b084      	sub	sp, #16
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	2201      	movs	r2, #1
 800a3fc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a406:	2b00      	cmp	r3, #0
 800a408:	d00e      	beq.n	800a428 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a410:	685b      	ldr	r3, [r3, #4]
 800a412:	687a      	ldr	r2, [r7, #4]
 800a414:	6852      	ldr	r2, [r2, #4]
 800a416:	b2d2      	uxtb	r2, r2
 800a418:	4611      	mov	r1, r2
 800a41a:	6878      	ldr	r0, [r7, #4]
 800a41c:	4798      	blx	r3
 800a41e:	4603      	mov	r3, r0
 800a420:	2b00      	cmp	r3, #0
 800a422:	d001      	beq.n	800a428 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a424:	2303      	movs	r3, #3
 800a426:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a428:	7bfb      	ldrb	r3, [r7, #15]
}
 800a42a:	4618      	mov	r0, r3
 800a42c:	3710      	adds	r7, #16
 800a42e:	46bd      	mov	sp, r7
 800a430:	bd80      	pop	{r7, pc}

0800a432 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a432:	b480      	push	{r7}
 800a434:	b083      	sub	sp, #12
 800a436:	af00      	add	r7, sp, #0
 800a438:	6078      	str	r0, [r7, #4]
 800a43a:	460b      	mov	r3, r1
 800a43c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a43e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a440:	4618      	mov	r0, r3
 800a442:	370c      	adds	r7, #12
 800a444:	46bd      	mov	sp, r7
 800a446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44a:	4770      	bx	lr

0800a44c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a44c:	b480      	push	{r7}
 800a44e:	b083      	sub	sp, #12
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
 800a454:	460b      	mov	r3, r1
 800a456:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a458:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a45a:	4618      	mov	r0, r3
 800a45c:	370c      	adds	r7, #12
 800a45e:	46bd      	mov	sp, r7
 800a460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a464:	4770      	bx	lr

0800a466 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a466:	b580      	push	{r7, lr}
 800a468:	b086      	sub	sp, #24
 800a46a:	af00      	add	r7, sp, #0
 800a46c:	6078      	str	r0, [r7, #4]
 800a46e:	460b      	mov	r3, r1
 800a470:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a47a:	2300      	movs	r3, #0
 800a47c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	885b      	ldrh	r3, [r3, #2]
 800a482:	b29a      	uxth	r2, r3
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	781b      	ldrb	r3, [r3, #0]
 800a488:	b29b      	uxth	r3, r3
 800a48a:	429a      	cmp	r2, r3
 800a48c:	d920      	bls.n	800a4d0 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	781b      	ldrb	r3, [r3, #0]
 800a492:	b29b      	uxth	r3, r3
 800a494:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a496:	e013      	b.n	800a4c0 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a498:	f107 030a 	add.w	r3, r7, #10
 800a49c:	4619      	mov	r1, r3
 800a49e:	6978      	ldr	r0, [r7, #20]
 800a4a0:	f000 f81b 	bl	800a4da <USBD_GetNextDesc>
 800a4a4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a4a6:	697b      	ldr	r3, [r7, #20]
 800a4a8:	785b      	ldrb	r3, [r3, #1]
 800a4aa:	2b05      	cmp	r3, #5
 800a4ac:	d108      	bne.n	800a4c0 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a4ae:	697b      	ldr	r3, [r7, #20]
 800a4b0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a4b2:	693b      	ldr	r3, [r7, #16]
 800a4b4:	789b      	ldrb	r3, [r3, #2]
 800a4b6:	78fa      	ldrb	r2, [r7, #3]
 800a4b8:	429a      	cmp	r2, r3
 800a4ba:	d008      	beq.n	800a4ce <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a4bc:	2300      	movs	r3, #0
 800a4be:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	885b      	ldrh	r3, [r3, #2]
 800a4c4:	b29a      	uxth	r2, r3
 800a4c6:	897b      	ldrh	r3, [r7, #10]
 800a4c8:	429a      	cmp	r2, r3
 800a4ca:	d8e5      	bhi.n	800a498 <USBD_GetEpDesc+0x32>
 800a4cc:	e000      	b.n	800a4d0 <USBD_GetEpDesc+0x6a>
          break;
 800a4ce:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a4d0:	693b      	ldr	r3, [r7, #16]
}
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	3718      	adds	r7, #24
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	bd80      	pop	{r7, pc}

0800a4da <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a4da:	b480      	push	{r7}
 800a4dc:	b085      	sub	sp, #20
 800a4de:	af00      	add	r7, sp, #0
 800a4e0:	6078      	str	r0, [r7, #4]
 800a4e2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a4e8:	683b      	ldr	r3, [r7, #0]
 800a4ea:	881a      	ldrh	r2, [r3, #0]
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	781b      	ldrb	r3, [r3, #0]
 800a4f0:	b29b      	uxth	r3, r3
 800a4f2:	4413      	add	r3, r2
 800a4f4:	b29a      	uxth	r2, r3
 800a4f6:	683b      	ldr	r3, [r7, #0]
 800a4f8:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	781b      	ldrb	r3, [r3, #0]
 800a4fe:	461a      	mov	r2, r3
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	4413      	add	r3, r2
 800a504:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a506:	68fb      	ldr	r3, [r7, #12]
}
 800a508:	4618      	mov	r0, r3
 800a50a:	3714      	adds	r7, #20
 800a50c:	46bd      	mov	sp, r7
 800a50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a512:	4770      	bx	lr

0800a514 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a514:	b480      	push	{r7}
 800a516:	b087      	sub	sp, #28
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a520:	697b      	ldr	r3, [r7, #20]
 800a522:	781b      	ldrb	r3, [r3, #0]
 800a524:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a526:	697b      	ldr	r3, [r7, #20]
 800a528:	3301      	adds	r3, #1
 800a52a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a52c:	697b      	ldr	r3, [r7, #20]
 800a52e:	781b      	ldrb	r3, [r3, #0]
 800a530:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a532:	8a3b      	ldrh	r3, [r7, #16]
 800a534:	021b      	lsls	r3, r3, #8
 800a536:	b21a      	sxth	r2, r3
 800a538:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a53c:	4313      	orrs	r3, r2
 800a53e:	b21b      	sxth	r3, r3
 800a540:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a542:	89fb      	ldrh	r3, [r7, #14]
}
 800a544:	4618      	mov	r0, r3
 800a546:	371c      	adds	r7, #28
 800a548:	46bd      	mov	sp, r7
 800a54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54e:	4770      	bx	lr

0800a550 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b084      	sub	sp, #16
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
 800a558:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a55a:	2300      	movs	r3, #0
 800a55c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a55e:	683b      	ldr	r3, [r7, #0]
 800a560:	781b      	ldrb	r3, [r3, #0]
 800a562:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a566:	2b40      	cmp	r3, #64	; 0x40
 800a568:	d005      	beq.n	800a576 <USBD_StdDevReq+0x26>
 800a56a:	2b40      	cmp	r3, #64	; 0x40
 800a56c:	d857      	bhi.n	800a61e <USBD_StdDevReq+0xce>
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d00f      	beq.n	800a592 <USBD_StdDevReq+0x42>
 800a572:	2b20      	cmp	r3, #32
 800a574:	d153      	bne.n	800a61e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	32ae      	adds	r2, #174	; 0xae
 800a580:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a584:	689b      	ldr	r3, [r3, #8]
 800a586:	6839      	ldr	r1, [r7, #0]
 800a588:	6878      	ldr	r0, [r7, #4]
 800a58a:	4798      	blx	r3
 800a58c:	4603      	mov	r3, r0
 800a58e:	73fb      	strb	r3, [r7, #15]
      break;
 800a590:	e04a      	b.n	800a628 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	785b      	ldrb	r3, [r3, #1]
 800a596:	2b09      	cmp	r3, #9
 800a598:	d83b      	bhi.n	800a612 <USBD_StdDevReq+0xc2>
 800a59a:	a201      	add	r2, pc, #4	; (adr r2, 800a5a0 <USBD_StdDevReq+0x50>)
 800a59c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5a0:	0800a5f5 	.word	0x0800a5f5
 800a5a4:	0800a609 	.word	0x0800a609
 800a5a8:	0800a613 	.word	0x0800a613
 800a5ac:	0800a5ff 	.word	0x0800a5ff
 800a5b0:	0800a613 	.word	0x0800a613
 800a5b4:	0800a5d3 	.word	0x0800a5d3
 800a5b8:	0800a5c9 	.word	0x0800a5c9
 800a5bc:	0800a613 	.word	0x0800a613
 800a5c0:	0800a5eb 	.word	0x0800a5eb
 800a5c4:	0800a5dd 	.word	0x0800a5dd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a5c8:	6839      	ldr	r1, [r7, #0]
 800a5ca:	6878      	ldr	r0, [r7, #4]
 800a5cc:	f000 fa3c 	bl	800aa48 <USBD_GetDescriptor>
          break;
 800a5d0:	e024      	b.n	800a61c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a5d2:	6839      	ldr	r1, [r7, #0]
 800a5d4:	6878      	ldr	r0, [r7, #4]
 800a5d6:	f000 fba1 	bl	800ad1c <USBD_SetAddress>
          break;
 800a5da:	e01f      	b.n	800a61c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a5dc:	6839      	ldr	r1, [r7, #0]
 800a5de:	6878      	ldr	r0, [r7, #4]
 800a5e0:	f000 fbe0 	bl	800ada4 <USBD_SetConfig>
 800a5e4:	4603      	mov	r3, r0
 800a5e6:	73fb      	strb	r3, [r7, #15]
          break;
 800a5e8:	e018      	b.n	800a61c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a5ea:	6839      	ldr	r1, [r7, #0]
 800a5ec:	6878      	ldr	r0, [r7, #4]
 800a5ee:	f000 fc83 	bl	800aef8 <USBD_GetConfig>
          break;
 800a5f2:	e013      	b.n	800a61c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a5f4:	6839      	ldr	r1, [r7, #0]
 800a5f6:	6878      	ldr	r0, [r7, #4]
 800a5f8:	f000 fcb4 	bl	800af64 <USBD_GetStatus>
          break;
 800a5fc:	e00e      	b.n	800a61c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a5fe:	6839      	ldr	r1, [r7, #0]
 800a600:	6878      	ldr	r0, [r7, #4]
 800a602:	f000 fce3 	bl	800afcc <USBD_SetFeature>
          break;
 800a606:	e009      	b.n	800a61c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a608:	6839      	ldr	r1, [r7, #0]
 800a60a:	6878      	ldr	r0, [r7, #4]
 800a60c:	f000 fd07 	bl	800b01e <USBD_ClrFeature>
          break;
 800a610:	e004      	b.n	800a61c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a612:	6839      	ldr	r1, [r7, #0]
 800a614:	6878      	ldr	r0, [r7, #4]
 800a616:	f000 fd5e 	bl	800b0d6 <USBD_CtlError>
          break;
 800a61a:	bf00      	nop
      }
      break;
 800a61c:	e004      	b.n	800a628 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a61e:	6839      	ldr	r1, [r7, #0]
 800a620:	6878      	ldr	r0, [r7, #4]
 800a622:	f000 fd58 	bl	800b0d6 <USBD_CtlError>
      break;
 800a626:	bf00      	nop
  }

  return ret;
 800a628:	7bfb      	ldrb	r3, [r7, #15]
}
 800a62a:	4618      	mov	r0, r3
 800a62c:	3710      	adds	r7, #16
 800a62e:	46bd      	mov	sp, r7
 800a630:	bd80      	pop	{r7, pc}
 800a632:	bf00      	nop

0800a634 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a634:	b580      	push	{r7, lr}
 800a636:	b084      	sub	sp, #16
 800a638:	af00      	add	r7, sp, #0
 800a63a:	6078      	str	r0, [r7, #4]
 800a63c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a63e:	2300      	movs	r3, #0
 800a640:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a642:	683b      	ldr	r3, [r7, #0]
 800a644:	781b      	ldrb	r3, [r3, #0]
 800a646:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a64a:	2b40      	cmp	r3, #64	; 0x40
 800a64c:	d005      	beq.n	800a65a <USBD_StdItfReq+0x26>
 800a64e:	2b40      	cmp	r3, #64	; 0x40
 800a650:	d852      	bhi.n	800a6f8 <USBD_StdItfReq+0xc4>
 800a652:	2b00      	cmp	r3, #0
 800a654:	d001      	beq.n	800a65a <USBD_StdItfReq+0x26>
 800a656:	2b20      	cmp	r3, #32
 800a658:	d14e      	bne.n	800a6f8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a660:	b2db      	uxtb	r3, r3
 800a662:	3b01      	subs	r3, #1
 800a664:	2b02      	cmp	r3, #2
 800a666:	d840      	bhi.n	800a6ea <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a668:	683b      	ldr	r3, [r7, #0]
 800a66a:	889b      	ldrh	r3, [r3, #4]
 800a66c:	b2db      	uxtb	r3, r3
 800a66e:	2b01      	cmp	r3, #1
 800a670:	d836      	bhi.n	800a6e0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a672:	683b      	ldr	r3, [r7, #0]
 800a674:	889b      	ldrh	r3, [r3, #4]
 800a676:	b2db      	uxtb	r3, r3
 800a678:	4619      	mov	r1, r3
 800a67a:	6878      	ldr	r0, [r7, #4]
 800a67c:	f7ff fed9 	bl	800a432 <USBD_CoreFindIF>
 800a680:	4603      	mov	r3, r0
 800a682:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a684:	7bbb      	ldrb	r3, [r7, #14]
 800a686:	2bff      	cmp	r3, #255	; 0xff
 800a688:	d01d      	beq.n	800a6c6 <USBD_StdItfReq+0x92>
 800a68a:	7bbb      	ldrb	r3, [r7, #14]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d11a      	bne.n	800a6c6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a690:	7bba      	ldrb	r2, [r7, #14]
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	32ae      	adds	r2, #174	; 0xae
 800a696:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a69a:	689b      	ldr	r3, [r3, #8]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d00f      	beq.n	800a6c0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a6a0:	7bba      	ldrb	r2, [r7, #14]
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a6a8:	7bba      	ldrb	r2, [r7, #14]
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	32ae      	adds	r2, #174	; 0xae
 800a6ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6b2:	689b      	ldr	r3, [r3, #8]
 800a6b4:	6839      	ldr	r1, [r7, #0]
 800a6b6:	6878      	ldr	r0, [r7, #4]
 800a6b8:	4798      	blx	r3
 800a6ba:	4603      	mov	r3, r0
 800a6bc:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a6be:	e004      	b.n	800a6ca <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a6c0:	2303      	movs	r3, #3
 800a6c2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a6c4:	e001      	b.n	800a6ca <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a6c6:	2303      	movs	r3, #3
 800a6c8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a6ca:	683b      	ldr	r3, [r7, #0]
 800a6cc:	88db      	ldrh	r3, [r3, #6]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d110      	bne.n	800a6f4 <USBD_StdItfReq+0xc0>
 800a6d2:	7bfb      	ldrb	r3, [r7, #15]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d10d      	bne.n	800a6f4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a6d8:	6878      	ldr	r0, [r7, #4]
 800a6da:	f000 fdc7 	bl	800b26c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a6de:	e009      	b.n	800a6f4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a6e0:	6839      	ldr	r1, [r7, #0]
 800a6e2:	6878      	ldr	r0, [r7, #4]
 800a6e4:	f000 fcf7 	bl	800b0d6 <USBD_CtlError>
          break;
 800a6e8:	e004      	b.n	800a6f4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a6ea:	6839      	ldr	r1, [r7, #0]
 800a6ec:	6878      	ldr	r0, [r7, #4]
 800a6ee:	f000 fcf2 	bl	800b0d6 <USBD_CtlError>
          break;
 800a6f2:	e000      	b.n	800a6f6 <USBD_StdItfReq+0xc2>
          break;
 800a6f4:	bf00      	nop
      }
      break;
 800a6f6:	e004      	b.n	800a702 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a6f8:	6839      	ldr	r1, [r7, #0]
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f000 fceb 	bl	800b0d6 <USBD_CtlError>
      break;
 800a700:	bf00      	nop
  }

  return ret;
 800a702:	7bfb      	ldrb	r3, [r7, #15]
}
 800a704:	4618      	mov	r0, r3
 800a706:	3710      	adds	r7, #16
 800a708:	46bd      	mov	sp, r7
 800a70a:	bd80      	pop	{r7, pc}

0800a70c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b084      	sub	sp, #16
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
 800a714:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a716:	2300      	movs	r3, #0
 800a718:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a71a:	683b      	ldr	r3, [r7, #0]
 800a71c:	889b      	ldrh	r3, [r3, #4]
 800a71e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	781b      	ldrb	r3, [r3, #0]
 800a724:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a728:	2b40      	cmp	r3, #64	; 0x40
 800a72a:	d007      	beq.n	800a73c <USBD_StdEPReq+0x30>
 800a72c:	2b40      	cmp	r3, #64	; 0x40
 800a72e:	f200 817f 	bhi.w	800aa30 <USBD_StdEPReq+0x324>
 800a732:	2b00      	cmp	r3, #0
 800a734:	d02a      	beq.n	800a78c <USBD_StdEPReq+0x80>
 800a736:	2b20      	cmp	r3, #32
 800a738:	f040 817a 	bne.w	800aa30 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a73c:	7bbb      	ldrb	r3, [r7, #14]
 800a73e:	4619      	mov	r1, r3
 800a740:	6878      	ldr	r0, [r7, #4]
 800a742:	f7ff fe83 	bl	800a44c <USBD_CoreFindEP>
 800a746:	4603      	mov	r3, r0
 800a748:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a74a:	7b7b      	ldrb	r3, [r7, #13]
 800a74c:	2bff      	cmp	r3, #255	; 0xff
 800a74e:	f000 8174 	beq.w	800aa3a <USBD_StdEPReq+0x32e>
 800a752:	7b7b      	ldrb	r3, [r7, #13]
 800a754:	2b00      	cmp	r3, #0
 800a756:	f040 8170 	bne.w	800aa3a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a75a:	7b7a      	ldrb	r2, [r7, #13]
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a762:	7b7a      	ldrb	r2, [r7, #13]
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	32ae      	adds	r2, #174	; 0xae
 800a768:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a76c:	689b      	ldr	r3, [r3, #8]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	f000 8163 	beq.w	800aa3a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a774:	7b7a      	ldrb	r2, [r7, #13]
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	32ae      	adds	r2, #174	; 0xae
 800a77a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a77e:	689b      	ldr	r3, [r3, #8]
 800a780:	6839      	ldr	r1, [r7, #0]
 800a782:	6878      	ldr	r0, [r7, #4]
 800a784:	4798      	blx	r3
 800a786:	4603      	mov	r3, r0
 800a788:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a78a:	e156      	b.n	800aa3a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	785b      	ldrb	r3, [r3, #1]
 800a790:	2b03      	cmp	r3, #3
 800a792:	d008      	beq.n	800a7a6 <USBD_StdEPReq+0x9a>
 800a794:	2b03      	cmp	r3, #3
 800a796:	f300 8145 	bgt.w	800aa24 <USBD_StdEPReq+0x318>
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	f000 809b 	beq.w	800a8d6 <USBD_StdEPReq+0x1ca>
 800a7a0:	2b01      	cmp	r3, #1
 800a7a2:	d03c      	beq.n	800a81e <USBD_StdEPReq+0x112>
 800a7a4:	e13e      	b.n	800aa24 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a7ac:	b2db      	uxtb	r3, r3
 800a7ae:	2b02      	cmp	r3, #2
 800a7b0:	d002      	beq.n	800a7b8 <USBD_StdEPReq+0xac>
 800a7b2:	2b03      	cmp	r3, #3
 800a7b4:	d016      	beq.n	800a7e4 <USBD_StdEPReq+0xd8>
 800a7b6:	e02c      	b.n	800a812 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a7b8:	7bbb      	ldrb	r3, [r7, #14]
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d00d      	beq.n	800a7da <USBD_StdEPReq+0xce>
 800a7be:	7bbb      	ldrb	r3, [r7, #14]
 800a7c0:	2b80      	cmp	r3, #128	; 0x80
 800a7c2:	d00a      	beq.n	800a7da <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a7c4:	7bbb      	ldrb	r3, [r7, #14]
 800a7c6:	4619      	mov	r1, r3
 800a7c8:	6878      	ldr	r0, [r7, #4]
 800a7ca:	f003 ff45 	bl	800e658 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a7ce:	2180      	movs	r1, #128	; 0x80
 800a7d0:	6878      	ldr	r0, [r7, #4]
 800a7d2:	f003 ff41 	bl	800e658 <USBD_LL_StallEP>
 800a7d6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a7d8:	e020      	b.n	800a81c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a7da:	6839      	ldr	r1, [r7, #0]
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f000 fc7a 	bl	800b0d6 <USBD_CtlError>
              break;
 800a7e2:	e01b      	b.n	800a81c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a7e4:	683b      	ldr	r3, [r7, #0]
 800a7e6:	885b      	ldrh	r3, [r3, #2]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d10e      	bne.n	800a80a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a7ec:	7bbb      	ldrb	r3, [r7, #14]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d00b      	beq.n	800a80a <USBD_StdEPReq+0xfe>
 800a7f2:	7bbb      	ldrb	r3, [r7, #14]
 800a7f4:	2b80      	cmp	r3, #128	; 0x80
 800a7f6:	d008      	beq.n	800a80a <USBD_StdEPReq+0xfe>
 800a7f8:	683b      	ldr	r3, [r7, #0]
 800a7fa:	88db      	ldrh	r3, [r3, #6]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d104      	bne.n	800a80a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a800:	7bbb      	ldrb	r3, [r7, #14]
 800a802:	4619      	mov	r1, r3
 800a804:	6878      	ldr	r0, [r7, #4]
 800a806:	f003 ff27 	bl	800e658 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a80a:	6878      	ldr	r0, [r7, #4]
 800a80c:	f000 fd2e 	bl	800b26c <USBD_CtlSendStatus>

              break;
 800a810:	e004      	b.n	800a81c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a812:	6839      	ldr	r1, [r7, #0]
 800a814:	6878      	ldr	r0, [r7, #4]
 800a816:	f000 fc5e 	bl	800b0d6 <USBD_CtlError>
              break;
 800a81a:	bf00      	nop
          }
          break;
 800a81c:	e107      	b.n	800aa2e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a824:	b2db      	uxtb	r3, r3
 800a826:	2b02      	cmp	r3, #2
 800a828:	d002      	beq.n	800a830 <USBD_StdEPReq+0x124>
 800a82a:	2b03      	cmp	r3, #3
 800a82c:	d016      	beq.n	800a85c <USBD_StdEPReq+0x150>
 800a82e:	e04b      	b.n	800a8c8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a830:	7bbb      	ldrb	r3, [r7, #14]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d00d      	beq.n	800a852 <USBD_StdEPReq+0x146>
 800a836:	7bbb      	ldrb	r3, [r7, #14]
 800a838:	2b80      	cmp	r3, #128	; 0x80
 800a83a:	d00a      	beq.n	800a852 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a83c:	7bbb      	ldrb	r3, [r7, #14]
 800a83e:	4619      	mov	r1, r3
 800a840:	6878      	ldr	r0, [r7, #4]
 800a842:	f003 ff09 	bl	800e658 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a846:	2180      	movs	r1, #128	; 0x80
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f003 ff05 	bl	800e658 <USBD_LL_StallEP>
 800a84e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a850:	e040      	b.n	800a8d4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a852:	6839      	ldr	r1, [r7, #0]
 800a854:	6878      	ldr	r0, [r7, #4]
 800a856:	f000 fc3e 	bl	800b0d6 <USBD_CtlError>
              break;
 800a85a:	e03b      	b.n	800a8d4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a85c:	683b      	ldr	r3, [r7, #0]
 800a85e:	885b      	ldrh	r3, [r3, #2]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d136      	bne.n	800a8d2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a864:	7bbb      	ldrb	r3, [r7, #14]
 800a866:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d004      	beq.n	800a878 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a86e:	7bbb      	ldrb	r3, [r7, #14]
 800a870:	4619      	mov	r1, r3
 800a872:	6878      	ldr	r0, [r7, #4]
 800a874:	f003 ff0f 	bl	800e696 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a878:	6878      	ldr	r0, [r7, #4]
 800a87a:	f000 fcf7 	bl	800b26c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a87e:	7bbb      	ldrb	r3, [r7, #14]
 800a880:	4619      	mov	r1, r3
 800a882:	6878      	ldr	r0, [r7, #4]
 800a884:	f7ff fde2 	bl	800a44c <USBD_CoreFindEP>
 800a888:	4603      	mov	r3, r0
 800a88a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a88c:	7b7b      	ldrb	r3, [r7, #13]
 800a88e:	2bff      	cmp	r3, #255	; 0xff
 800a890:	d01f      	beq.n	800a8d2 <USBD_StdEPReq+0x1c6>
 800a892:	7b7b      	ldrb	r3, [r7, #13]
 800a894:	2b00      	cmp	r3, #0
 800a896:	d11c      	bne.n	800a8d2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a898:	7b7a      	ldrb	r2, [r7, #13]
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a8a0:	7b7a      	ldrb	r2, [r7, #13]
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	32ae      	adds	r2, #174	; 0xae
 800a8a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8aa:	689b      	ldr	r3, [r3, #8]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d010      	beq.n	800a8d2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a8b0:	7b7a      	ldrb	r2, [r7, #13]
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	32ae      	adds	r2, #174	; 0xae
 800a8b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8ba:	689b      	ldr	r3, [r3, #8]
 800a8bc:	6839      	ldr	r1, [r7, #0]
 800a8be:	6878      	ldr	r0, [r7, #4]
 800a8c0:	4798      	blx	r3
 800a8c2:	4603      	mov	r3, r0
 800a8c4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a8c6:	e004      	b.n	800a8d2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a8c8:	6839      	ldr	r1, [r7, #0]
 800a8ca:	6878      	ldr	r0, [r7, #4]
 800a8cc:	f000 fc03 	bl	800b0d6 <USBD_CtlError>
              break;
 800a8d0:	e000      	b.n	800a8d4 <USBD_StdEPReq+0x1c8>
              break;
 800a8d2:	bf00      	nop
          }
          break;
 800a8d4:	e0ab      	b.n	800aa2e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a8dc:	b2db      	uxtb	r3, r3
 800a8de:	2b02      	cmp	r3, #2
 800a8e0:	d002      	beq.n	800a8e8 <USBD_StdEPReq+0x1dc>
 800a8e2:	2b03      	cmp	r3, #3
 800a8e4:	d032      	beq.n	800a94c <USBD_StdEPReq+0x240>
 800a8e6:	e097      	b.n	800aa18 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a8e8:	7bbb      	ldrb	r3, [r7, #14]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d007      	beq.n	800a8fe <USBD_StdEPReq+0x1f2>
 800a8ee:	7bbb      	ldrb	r3, [r7, #14]
 800a8f0:	2b80      	cmp	r3, #128	; 0x80
 800a8f2:	d004      	beq.n	800a8fe <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a8f4:	6839      	ldr	r1, [r7, #0]
 800a8f6:	6878      	ldr	r0, [r7, #4]
 800a8f8:	f000 fbed 	bl	800b0d6 <USBD_CtlError>
                break;
 800a8fc:	e091      	b.n	800aa22 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a8fe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a902:	2b00      	cmp	r3, #0
 800a904:	da0b      	bge.n	800a91e <USBD_StdEPReq+0x212>
 800a906:	7bbb      	ldrb	r3, [r7, #14]
 800a908:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a90c:	4613      	mov	r3, r2
 800a90e:	009b      	lsls	r3, r3, #2
 800a910:	4413      	add	r3, r2
 800a912:	009b      	lsls	r3, r3, #2
 800a914:	3310      	adds	r3, #16
 800a916:	687a      	ldr	r2, [r7, #4]
 800a918:	4413      	add	r3, r2
 800a91a:	3304      	adds	r3, #4
 800a91c:	e00b      	b.n	800a936 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a91e:	7bbb      	ldrb	r3, [r7, #14]
 800a920:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a924:	4613      	mov	r3, r2
 800a926:	009b      	lsls	r3, r3, #2
 800a928:	4413      	add	r3, r2
 800a92a:	009b      	lsls	r3, r3, #2
 800a92c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a930:	687a      	ldr	r2, [r7, #4]
 800a932:	4413      	add	r3, r2
 800a934:	3304      	adds	r3, #4
 800a936:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a938:	68bb      	ldr	r3, [r7, #8]
 800a93a:	2200      	movs	r2, #0
 800a93c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a93e:	68bb      	ldr	r3, [r7, #8]
 800a940:	2202      	movs	r2, #2
 800a942:	4619      	mov	r1, r3
 800a944:	6878      	ldr	r0, [r7, #4]
 800a946:	f000 fc37 	bl	800b1b8 <USBD_CtlSendData>
              break;
 800a94a:	e06a      	b.n	800aa22 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a94c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a950:	2b00      	cmp	r3, #0
 800a952:	da11      	bge.n	800a978 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a954:	7bbb      	ldrb	r3, [r7, #14]
 800a956:	f003 020f 	and.w	r2, r3, #15
 800a95a:	6879      	ldr	r1, [r7, #4]
 800a95c:	4613      	mov	r3, r2
 800a95e:	009b      	lsls	r3, r3, #2
 800a960:	4413      	add	r3, r2
 800a962:	009b      	lsls	r3, r3, #2
 800a964:	440b      	add	r3, r1
 800a966:	3324      	adds	r3, #36	; 0x24
 800a968:	881b      	ldrh	r3, [r3, #0]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d117      	bne.n	800a99e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a96e:	6839      	ldr	r1, [r7, #0]
 800a970:	6878      	ldr	r0, [r7, #4]
 800a972:	f000 fbb0 	bl	800b0d6 <USBD_CtlError>
                  break;
 800a976:	e054      	b.n	800aa22 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a978:	7bbb      	ldrb	r3, [r7, #14]
 800a97a:	f003 020f 	and.w	r2, r3, #15
 800a97e:	6879      	ldr	r1, [r7, #4]
 800a980:	4613      	mov	r3, r2
 800a982:	009b      	lsls	r3, r3, #2
 800a984:	4413      	add	r3, r2
 800a986:	009b      	lsls	r3, r3, #2
 800a988:	440b      	add	r3, r1
 800a98a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a98e:	881b      	ldrh	r3, [r3, #0]
 800a990:	2b00      	cmp	r3, #0
 800a992:	d104      	bne.n	800a99e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a994:	6839      	ldr	r1, [r7, #0]
 800a996:	6878      	ldr	r0, [r7, #4]
 800a998:	f000 fb9d 	bl	800b0d6 <USBD_CtlError>
                  break;
 800a99c:	e041      	b.n	800aa22 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a99e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	da0b      	bge.n	800a9be <USBD_StdEPReq+0x2b2>
 800a9a6:	7bbb      	ldrb	r3, [r7, #14]
 800a9a8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a9ac:	4613      	mov	r3, r2
 800a9ae:	009b      	lsls	r3, r3, #2
 800a9b0:	4413      	add	r3, r2
 800a9b2:	009b      	lsls	r3, r3, #2
 800a9b4:	3310      	adds	r3, #16
 800a9b6:	687a      	ldr	r2, [r7, #4]
 800a9b8:	4413      	add	r3, r2
 800a9ba:	3304      	adds	r3, #4
 800a9bc:	e00b      	b.n	800a9d6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a9be:	7bbb      	ldrb	r3, [r7, #14]
 800a9c0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a9c4:	4613      	mov	r3, r2
 800a9c6:	009b      	lsls	r3, r3, #2
 800a9c8:	4413      	add	r3, r2
 800a9ca:	009b      	lsls	r3, r3, #2
 800a9cc:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a9d0:	687a      	ldr	r2, [r7, #4]
 800a9d2:	4413      	add	r3, r2
 800a9d4:	3304      	adds	r3, #4
 800a9d6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a9d8:	7bbb      	ldrb	r3, [r7, #14]
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d002      	beq.n	800a9e4 <USBD_StdEPReq+0x2d8>
 800a9de:	7bbb      	ldrb	r3, [r7, #14]
 800a9e0:	2b80      	cmp	r3, #128	; 0x80
 800a9e2:	d103      	bne.n	800a9ec <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a9e4:	68bb      	ldr	r3, [r7, #8]
 800a9e6:	2200      	movs	r2, #0
 800a9e8:	601a      	str	r2, [r3, #0]
 800a9ea:	e00e      	b.n	800aa0a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a9ec:	7bbb      	ldrb	r3, [r7, #14]
 800a9ee:	4619      	mov	r1, r3
 800a9f0:	6878      	ldr	r0, [r7, #4]
 800a9f2:	f003 fe6f 	bl	800e6d4 <USBD_LL_IsStallEP>
 800a9f6:	4603      	mov	r3, r0
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d003      	beq.n	800aa04 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a9fc:	68bb      	ldr	r3, [r7, #8]
 800a9fe:	2201      	movs	r2, #1
 800aa00:	601a      	str	r2, [r3, #0]
 800aa02:	e002      	b.n	800aa0a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800aa04:	68bb      	ldr	r3, [r7, #8]
 800aa06:	2200      	movs	r2, #0
 800aa08:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800aa0a:	68bb      	ldr	r3, [r7, #8]
 800aa0c:	2202      	movs	r2, #2
 800aa0e:	4619      	mov	r1, r3
 800aa10:	6878      	ldr	r0, [r7, #4]
 800aa12:	f000 fbd1 	bl	800b1b8 <USBD_CtlSendData>
              break;
 800aa16:	e004      	b.n	800aa22 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800aa18:	6839      	ldr	r1, [r7, #0]
 800aa1a:	6878      	ldr	r0, [r7, #4]
 800aa1c:	f000 fb5b 	bl	800b0d6 <USBD_CtlError>
              break;
 800aa20:	bf00      	nop
          }
          break;
 800aa22:	e004      	b.n	800aa2e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800aa24:	6839      	ldr	r1, [r7, #0]
 800aa26:	6878      	ldr	r0, [r7, #4]
 800aa28:	f000 fb55 	bl	800b0d6 <USBD_CtlError>
          break;
 800aa2c:	bf00      	nop
      }
      break;
 800aa2e:	e005      	b.n	800aa3c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800aa30:	6839      	ldr	r1, [r7, #0]
 800aa32:	6878      	ldr	r0, [r7, #4]
 800aa34:	f000 fb4f 	bl	800b0d6 <USBD_CtlError>
      break;
 800aa38:	e000      	b.n	800aa3c <USBD_StdEPReq+0x330>
      break;
 800aa3a:	bf00      	nop
  }

  return ret;
 800aa3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa3e:	4618      	mov	r0, r3
 800aa40:	3710      	adds	r7, #16
 800aa42:	46bd      	mov	sp, r7
 800aa44:	bd80      	pop	{r7, pc}
	...

0800aa48 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa48:	b580      	push	{r7, lr}
 800aa4a:	b084      	sub	sp, #16
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	6078      	str	r0, [r7, #4]
 800aa50:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800aa52:	2300      	movs	r3, #0
 800aa54:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800aa56:	2300      	movs	r3, #0
 800aa58:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	885b      	ldrh	r3, [r3, #2]
 800aa62:	0a1b      	lsrs	r3, r3, #8
 800aa64:	b29b      	uxth	r3, r3
 800aa66:	3b01      	subs	r3, #1
 800aa68:	2b06      	cmp	r3, #6
 800aa6a:	f200 8128 	bhi.w	800acbe <USBD_GetDescriptor+0x276>
 800aa6e:	a201      	add	r2, pc, #4	; (adr r2, 800aa74 <USBD_GetDescriptor+0x2c>)
 800aa70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa74:	0800aa91 	.word	0x0800aa91
 800aa78:	0800aaa9 	.word	0x0800aaa9
 800aa7c:	0800aae9 	.word	0x0800aae9
 800aa80:	0800acbf 	.word	0x0800acbf
 800aa84:	0800acbf 	.word	0x0800acbf
 800aa88:	0800ac5f 	.word	0x0800ac5f
 800aa8c:	0800ac8b 	.word	0x0800ac8b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	687a      	ldr	r2, [r7, #4]
 800aa9a:	7c12      	ldrb	r2, [r2, #16]
 800aa9c:	f107 0108 	add.w	r1, r7, #8
 800aaa0:	4610      	mov	r0, r2
 800aaa2:	4798      	blx	r3
 800aaa4:	60f8      	str	r0, [r7, #12]
      break;
 800aaa6:	e112      	b.n	800acce <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	7c1b      	ldrb	r3, [r3, #16]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d10d      	bne.n	800aacc <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aab8:	f107 0208 	add.w	r2, r7, #8
 800aabc:	4610      	mov	r0, r2
 800aabe:	4798      	blx	r3
 800aac0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	3301      	adds	r3, #1
 800aac6:	2202      	movs	r2, #2
 800aac8:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800aaca:	e100      	b.n	800acce <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aad4:	f107 0208 	add.w	r2, r7, #8
 800aad8:	4610      	mov	r0, r2
 800aada:	4798      	blx	r3
 800aadc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	3301      	adds	r3, #1
 800aae2:	2202      	movs	r2, #2
 800aae4:	701a      	strb	r2, [r3, #0]
      break;
 800aae6:	e0f2      	b.n	800acce <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	885b      	ldrh	r3, [r3, #2]
 800aaec:	b2db      	uxtb	r3, r3
 800aaee:	2b05      	cmp	r3, #5
 800aaf0:	f200 80ac 	bhi.w	800ac4c <USBD_GetDescriptor+0x204>
 800aaf4:	a201      	add	r2, pc, #4	; (adr r2, 800aafc <USBD_GetDescriptor+0xb4>)
 800aaf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aafa:	bf00      	nop
 800aafc:	0800ab15 	.word	0x0800ab15
 800ab00:	0800ab49 	.word	0x0800ab49
 800ab04:	0800ab7d 	.word	0x0800ab7d
 800ab08:	0800abb1 	.word	0x0800abb1
 800ab0c:	0800abe5 	.word	0x0800abe5
 800ab10:	0800ac19 	.word	0x0800ac19
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab1a:	685b      	ldr	r3, [r3, #4]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d00b      	beq.n	800ab38 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab26:	685b      	ldr	r3, [r3, #4]
 800ab28:	687a      	ldr	r2, [r7, #4]
 800ab2a:	7c12      	ldrb	r2, [r2, #16]
 800ab2c:	f107 0108 	add.w	r1, r7, #8
 800ab30:	4610      	mov	r0, r2
 800ab32:	4798      	blx	r3
 800ab34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ab36:	e091      	b.n	800ac5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ab38:	6839      	ldr	r1, [r7, #0]
 800ab3a:	6878      	ldr	r0, [r7, #4]
 800ab3c:	f000 facb 	bl	800b0d6 <USBD_CtlError>
            err++;
 800ab40:	7afb      	ldrb	r3, [r7, #11]
 800ab42:	3301      	adds	r3, #1
 800ab44:	72fb      	strb	r3, [r7, #11]
          break;
 800ab46:	e089      	b.n	800ac5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab4e:	689b      	ldr	r3, [r3, #8]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d00b      	beq.n	800ab6c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab5a:	689b      	ldr	r3, [r3, #8]
 800ab5c:	687a      	ldr	r2, [r7, #4]
 800ab5e:	7c12      	ldrb	r2, [r2, #16]
 800ab60:	f107 0108 	add.w	r1, r7, #8
 800ab64:	4610      	mov	r0, r2
 800ab66:	4798      	blx	r3
 800ab68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ab6a:	e077      	b.n	800ac5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ab6c:	6839      	ldr	r1, [r7, #0]
 800ab6e:	6878      	ldr	r0, [r7, #4]
 800ab70:	f000 fab1 	bl	800b0d6 <USBD_CtlError>
            err++;
 800ab74:	7afb      	ldrb	r3, [r7, #11]
 800ab76:	3301      	adds	r3, #1
 800ab78:	72fb      	strb	r3, [r7, #11]
          break;
 800ab7a:	e06f      	b.n	800ac5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab82:	68db      	ldr	r3, [r3, #12]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d00b      	beq.n	800aba0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab8e:	68db      	ldr	r3, [r3, #12]
 800ab90:	687a      	ldr	r2, [r7, #4]
 800ab92:	7c12      	ldrb	r2, [r2, #16]
 800ab94:	f107 0108 	add.w	r1, r7, #8
 800ab98:	4610      	mov	r0, r2
 800ab9a:	4798      	blx	r3
 800ab9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ab9e:	e05d      	b.n	800ac5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aba0:	6839      	ldr	r1, [r7, #0]
 800aba2:	6878      	ldr	r0, [r7, #4]
 800aba4:	f000 fa97 	bl	800b0d6 <USBD_CtlError>
            err++;
 800aba8:	7afb      	ldrb	r3, [r7, #11]
 800abaa:	3301      	adds	r3, #1
 800abac:	72fb      	strb	r3, [r7, #11]
          break;
 800abae:	e055      	b.n	800ac5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800abb6:	691b      	ldr	r3, [r3, #16]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d00b      	beq.n	800abd4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800abc2:	691b      	ldr	r3, [r3, #16]
 800abc4:	687a      	ldr	r2, [r7, #4]
 800abc6:	7c12      	ldrb	r2, [r2, #16]
 800abc8:	f107 0108 	add.w	r1, r7, #8
 800abcc:	4610      	mov	r0, r2
 800abce:	4798      	blx	r3
 800abd0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800abd2:	e043      	b.n	800ac5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800abd4:	6839      	ldr	r1, [r7, #0]
 800abd6:	6878      	ldr	r0, [r7, #4]
 800abd8:	f000 fa7d 	bl	800b0d6 <USBD_CtlError>
            err++;
 800abdc:	7afb      	ldrb	r3, [r7, #11]
 800abde:	3301      	adds	r3, #1
 800abe0:	72fb      	strb	r3, [r7, #11]
          break;
 800abe2:	e03b      	b.n	800ac5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800abea:	695b      	ldr	r3, [r3, #20]
 800abec:	2b00      	cmp	r3, #0
 800abee:	d00b      	beq.n	800ac08 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800abf6:	695b      	ldr	r3, [r3, #20]
 800abf8:	687a      	ldr	r2, [r7, #4]
 800abfa:	7c12      	ldrb	r2, [r2, #16]
 800abfc:	f107 0108 	add.w	r1, r7, #8
 800ac00:	4610      	mov	r0, r2
 800ac02:	4798      	blx	r3
 800ac04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac06:	e029      	b.n	800ac5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ac08:	6839      	ldr	r1, [r7, #0]
 800ac0a:	6878      	ldr	r0, [r7, #4]
 800ac0c:	f000 fa63 	bl	800b0d6 <USBD_CtlError>
            err++;
 800ac10:	7afb      	ldrb	r3, [r7, #11]
 800ac12:	3301      	adds	r3, #1
 800ac14:	72fb      	strb	r3, [r7, #11]
          break;
 800ac16:	e021      	b.n	800ac5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac1e:	699b      	ldr	r3, [r3, #24]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d00b      	beq.n	800ac3c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac2a:	699b      	ldr	r3, [r3, #24]
 800ac2c:	687a      	ldr	r2, [r7, #4]
 800ac2e:	7c12      	ldrb	r2, [r2, #16]
 800ac30:	f107 0108 	add.w	r1, r7, #8
 800ac34:	4610      	mov	r0, r2
 800ac36:	4798      	blx	r3
 800ac38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac3a:	e00f      	b.n	800ac5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ac3c:	6839      	ldr	r1, [r7, #0]
 800ac3e:	6878      	ldr	r0, [r7, #4]
 800ac40:	f000 fa49 	bl	800b0d6 <USBD_CtlError>
            err++;
 800ac44:	7afb      	ldrb	r3, [r7, #11]
 800ac46:	3301      	adds	r3, #1
 800ac48:	72fb      	strb	r3, [r7, #11]
          break;
 800ac4a:	e007      	b.n	800ac5c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ac4c:	6839      	ldr	r1, [r7, #0]
 800ac4e:	6878      	ldr	r0, [r7, #4]
 800ac50:	f000 fa41 	bl	800b0d6 <USBD_CtlError>
          err++;
 800ac54:	7afb      	ldrb	r3, [r7, #11]
 800ac56:	3301      	adds	r3, #1
 800ac58:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800ac5a:	bf00      	nop
      }
      break;
 800ac5c:	e037      	b.n	800acce <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	7c1b      	ldrb	r3, [r3, #16]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d109      	bne.n	800ac7a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ac6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac6e:	f107 0208 	add.w	r2, r7, #8
 800ac72:	4610      	mov	r0, r2
 800ac74:	4798      	blx	r3
 800ac76:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ac78:	e029      	b.n	800acce <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ac7a:	6839      	ldr	r1, [r7, #0]
 800ac7c:	6878      	ldr	r0, [r7, #4]
 800ac7e:	f000 fa2a 	bl	800b0d6 <USBD_CtlError>
        err++;
 800ac82:	7afb      	ldrb	r3, [r7, #11]
 800ac84:	3301      	adds	r3, #1
 800ac86:	72fb      	strb	r3, [r7, #11]
      break;
 800ac88:	e021      	b.n	800acce <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	7c1b      	ldrb	r3, [r3, #16]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d10d      	bne.n	800acae <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ac98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac9a:	f107 0208 	add.w	r2, r7, #8
 800ac9e:	4610      	mov	r0, r2
 800aca0:	4798      	blx	r3
 800aca2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	3301      	adds	r3, #1
 800aca8:	2207      	movs	r2, #7
 800acaa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800acac:	e00f      	b.n	800acce <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800acae:	6839      	ldr	r1, [r7, #0]
 800acb0:	6878      	ldr	r0, [r7, #4]
 800acb2:	f000 fa10 	bl	800b0d6 <USBD_CtlError>
        err++;
 800acb6:	7afb      	ldrb	r3, [r7, #11]
 800acb8:	3301      	adds	r3, #1
 800acba:	72fb      	strb	r3, [r7, #11]
      break;
 800acbc:	e007      	b.n	800acce <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800acbe:	6839      	ldr	r1, [r7, #0]
 800acc0:	6878      	ldr	r0, [r7, #4]
 800acc2:	f000 fa08 	bl	800b0d6 <USBD_CtlError>
      err++;
 800acc6:	7afb      	ldrb	r3, [r7, #11]
 800acc8:	3301      	adds	r3, #1
 800acca:	72fb      	strb	r3, [r7, #11]
      break;
 800accc:	bf00      	nop
  }

  if (err != 0U)
 800acce:	7afb      	ldrb	r3, [r7, #11]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d11e      	bne.n	800ad12 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	88db      	ldrh	r3, [r3, #6]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d016      	beq.n	800ad0a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800acdc:	893b      	ldrh	r3, [r7, #8]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d00e      	beq.n	800ad00 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800ace2:	683b      	ldr	r3, [r7, #0]
 800ace4:	88da      	ldrh	r2, [r3, #6]
 800ace6:	893b      	ldrh	r3, [r7, #8]
 800ace8:	4293      	cmp	r3, r2
 800acea:	bf28      	it	cs
 800acec:	4613      	movcs	r3, r2
 800acee:	b29b      	uxth	r3, r3
 800acf0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800acf2:	893b      	ldrh	r3, [r7, #8]
 800acf4:	461a      	mov	r2, r3
 800acf6:	68f9      	ldr	r1, [r7, #12]
 800acf8:	6878      	ldr	r0, [r7, #4]
 800acfa:	f000 fa5d 	bl	800b1b8 <USBD_CtlSendData>
 800acfe:	e009      	b.n	800ad14 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ad00:	6839      	ldr	r1, [r7, #0]
 800ad02:	6878      	ldr	r0, [r7, #4]
 800ad04:	f000 f9e7 	bl	800b0d6 <USBD_CtlError>
 800ad08:	e004      	b.n	800ad14 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ad0a:	6878      	ldr	r0, [r7, #4]
 800ad0c:	f000 faae 	bl	800b26c <USBD_CtlSendStatus>
 800ad10:	e000      	b.n	800ad14 <USBD_GetDescriptor+0x2cc>
    return;
 800ad12:	bf00      	nop
  }
}
 800ad14:	3710      	adds	r7, #16
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bd80      	pop	{r7, pc}
 800ad1a:	bf00      	nop

0800ad1c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b084      	sub	sp, #16
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]
 800ad24:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ad26:	683b      	ldr	r3, [r7, #0]
 800ad28:	889b      	ldrh	r3, [r3, #4]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d131      	bne.n	800ad92 <USBD_SetAddress+0x76>
 800ad2e:	683b      	ldr	r3, [r7, #0]
 800ad30:	88db      	ldrh	r3, [r3, #6]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d12d      	bne.n	800ad92 <USBD_SetAddress+0x76>
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	885b      	ldrh	r3, [r3, #2]
 800ad3a:	2b7f      	cmp	r3, #127	; 0x7f
 800ad3c:	d829      	bhi.n	800ad92 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ad3e:	683b      	ldr	r3, [r7, #0]
 800ad40:	885b      	ldrh	r3, [r3, #2]
 800ad42:	b2db      	uxtb	r3, r3
 800ad44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad48:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad50:	b2db      	uxtb	r3, r3
 800ad52:	2b03      	cmp	r3, #3
 800ad54:	d104      	bne.n	800ad60 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ad56:	6839      	ldr	r1, [r7, #0]
 800ad58:	6878      	ldr	r0, [r7, #4]
 800ad5a:	f000 f9bc 	bl	800b0d6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad5e:	e01d      	b.n	800ad9c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	7bfa      	ldrb	r2, [r7, #15]
 800ad64:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ad68:	7bfb      	ldrb	r3, [r7, #15]
 800ad6a:	4619      	mov	r1, r3
 800ad6c:	6878      	ldr	r0, [r7, #4]
 800ad6e:	f003 fcdd 	bl	800e72c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ad72:	6878      	ldr	r0, [r7, #4]
 800ad74:	f000 fa7a 	bl	800b26c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ad78:	7bfb      	ldrb	r3, [r7, #15]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d004      	beq.n	800ad88 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	2202      	movs	r2, #2
 800ad82:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad86:	e009      	b.n	800ad9c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	2201      	movs	r2, #1
 800ad8c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad90:	e004      	b.n	800ad9c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ad92:	6839      	ldr	r1, [r7, #0]
 800ad94:	6878      	ldr	r0, [r7, #4]
 800ad96:	f000 f99e 	bl	800b0d6 <USBD_CtlError>
  }
}
 800ad9a:	bf00      	nop
 800ad9c:	bf00      	nop
 800ad9e:	3710      	adds	r7, #16
 800ada0:	46bd      	mov	sp, r7
 800ada2:	bd80      	pop	{r7, pc}

0800ada4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ada4:	b580      	push	{r7, lr}
 800ada6:	b084      	sub	sp, #16
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	6078      	str	r0, [r7, #4]
 800adac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800adae:	2300      	movs	r3, #0
 800adb0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800adb2:	683b      	ldr	r3, [r7, #0]
 800adb4:	885b      	ldrh	r3, [r3, #2]
 800adb6:	b2da      	uxtb	r2, r3
 800adb8:	4b4e      	ldr	r3, [pc, #312]	; (800aef4 <USBD_SetConfig+0x150>)
 800adba:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800adbc:	4b4d      	ldr	r3, [pc, #308]	; (800aef4 <USBD_SetConfig+0x150>)
 800adbe:	781b      	ldrb	r3, [r3, #0]
 800adc0:	2b01      	cmp	r3, #1
 800adc2:	d905      	bls.n	800add0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800adc4:	6839      	ldr	r1, [r7, #0]
 800adc6:	6878      	ldr	r0, [r7, #4]
 800adc8:	f000 f985 	bl	800b0d6 <USBD_CtlError>
    return USBD_FAIL;
 800adcc:	2303      	movs	r3, #3
 800adce:	e08c      	b.n	800aeea <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800add6:	b2db      	uxtb	r3, r3
 800add8:	2b02      	cmp	r3, #2
 800adda:	d002      	beq.n	800ade2 <USBD_SetConfig+0x3e>
 800addc:	2b03      	cmp	r3, #3
 800adde:	d029      	beq.n	800ae34 <USBD_SetConfig+0x90>
 800ade0:	e075      	b.n	800aece <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ade2:	4b44      	ldr	r3, [pc, #272]	; (800aef4 <USBD_SetConfig+0x150>)
 800ade4:	781b      	ldrb	r3, [r3, #0]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d020      	beq.n	800ae2c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800adea:	4b42      	ldr	r3, [pc, #264]	; (800aef4 <USBD_SetConfig+0x150>)
 800adec:	781b      	ldrb	r3, [r3, #0]
 800adee:	461a      	mov	r2, r3
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800adf4:	4b3f      	ldr	r3, [pc, #252]	; (800aef4 <USBD_SetConfig+0x150>)
 800adf6:	781b      	ldrb	r3, [r3, #0]
 800adf8:	4619      	mov	r1, r3
 800adfa:	6878      	ldr	r0, [r7, #4]
 800adfc:	f7fe ffe7 	bl	8009dce <USBD_SetClassConfig>
 800ae00:	4603      	mov	r3, r0
 800ae02:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ae04:	7bfb      	ldrb	r3, [r7, #15]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d008      	beq.n	800ae1c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800ae0a:	6839      	ldr	r1, [r7, #0]
 800ae0c:	6878      	ldr	r0, [r7, #4]
 800ae0e:	f000 f962 	bl	800b0d6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	2202      	movs	r2, #2
 800ae16:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ae1a:	e065      	b.n	800aee8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ae1c:	6878      	ldr	r0, [r7, #4]
 800ae1e:	f000 fa25 	bl	800b26c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	2203      	movs	r2, #3
 800ae26:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800ae2a:	e05d      	b.n	800aee8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ae2c:	6878      	ldr	r0, [r7, #4]
 800ae2e:	f000 fa1d 	bl	800b26c <USBD_CtlSendStatus>
      break;
 800ae32:	e059      	b.n	800aee8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ae34:	4b2f      	ldr	r3, [pc, #188]	; (800aef4 <USBD_SetConfig+0x150>)
 800ae36:	781b      	ldrb	r3, [r3, #0]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d112      	bne.n	800ae62 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	2202      	movs	r2, #2
 800ae40:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800ae44:	4b2b      	ldr	r3, [pc, #172]	; (800aef4 <USBD_SetConfig+0x150>)
 800ae46:	781b      	ldrb	r3, [r3, #0]
 800ae48:	461a      	mov	r2, r3
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ae4e:	4b29      	ldr	r3, [pc, #164]	; (800aef4 <USBD_SetConfig+0x150>)
 800ae50:	781b      	ldrb	r3, [r3, #0]
 800ae52:	4619      	mov	r1, r3
 800ae54:	6878      	ldr	r0, [r7, #4]
 800ae56:	f7fe ffd6 	bl	8009e06 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	f000 fa06 	bl	800b26c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ae60:	e042      	b.n	800aee8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800ae62:	4b24      	ldr	r3, [pc, #144]	; (800aef4 <USBD_SetConfig+0x150>)
 800ae64:	781b      	ldrb	r3, [r3, #0]
 800ae66:	461a      	mov	r2, r3
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	685b      	ldr	r3, [r3, #4]
 800ae6c:	429a      	cmp	r2, r3
 800ae6e:	d02a      	beq.n	800aec6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	685b      	ldr	r3, [r3, #4]
 800ae74:	b2db      	uxtb	r3, r3
 800ae76:	4619      	mov	r1, r3
 800ae78:	6878      	ldr	r0, [r7, #4]
 800ae7a:	f7fe ffc4 	bl	8009e06 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800ae7e:	4b1d      	ldr	r3, [pc, #116]	; (800aef4 <USBD_SetConfig+0x150>)
 800ae80:	781b      	ldrb	r3, [r3, #0]
 800ae82:	461a      	mov	r2, r3
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ae88:	4b1a      	ldr	r3, [pc, #104]	; (800aef4 <USBD_SetConfig+0x150>)
 800ae8a:	781b      	ldrb	r3, [r3, #0]
 800ae8c:	4619      	mov	r1, r3
 800ae8e:	6878      	ldr	r0, [r7, #4]
 800ae90:	f7fe ff9d 	bl	8009dce <USBD_SetClassConfig>
 800ae94:	4603      	mov	r3, r0
 800ae96:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800ae98:	7bfb      	ldrb	r3, [r7, #15]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d00f      	beq.n	800aebe <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800ae9e:	6839      	ldr	r1, [r7, #0]
 800aea0:	6878      	ldr	r0, [r7, #4]
 800aea2:	f000 f918 	bl	800b0d6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	685b      	ldr	r3, [r3, #4]
 800aeaa:	b2db      	uxtb	r3, r3
 800aeac:	4619      	mov	r1, r3
 800aeae:	6878      	ldr	r0, [r7, #4]
 800aeb0:	f7fe ffa9 	bl	8009e06 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	2202      	movs	r2, #2
 800aeb8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800aebc:	e014      	b.n	800aee8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800aebe:	6878      	ldr	r0, [r7, #4]
 800aec0:	f000 f9d4 	bl	800b26c <USBD_CtlSendStatus>
      break;
 800aec4:	e010      	b.n	800aee8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800aec6:	6878      	ldr	r0, [r7, #4]
 800aec8:	f000 f9d0 	bl	800b26c <USBD_CtlSendStatus>
      break;
 800aecc:	e00c      	b.n	800aee8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800aece:	6839      	ldr	r1, [r7, #0]
 800aed0:	6878      	ldr	r0, [r7, #4]
 800aed2:	f000 f900 	bl	800b0d6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800aed6:	4b07      	ldr	r3, [pc, #28]	; (800aef4 <USBD_SetConfig+0x150>)
 800aed8:	781b      	ldrb	r3, [r3, #0]
 800aeda:	4619      	mov	r1, r3
 800aedc:	6878      	ldr	r0, [r7, #4]
 800aede:	f7fe ff92 	bl	8009e06 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800aee2:	2303      	movs	r3, #3
 800aee4:	73fb      	strb	r3, [r7, #15]
      break;
 800aee6:	bf00      	nop
  }

  return ret;
 800aee8:	7bfb      	ldrb	r3, [r7, #15]
}
 800aeea:	4618      	mov	r0, r3
 800aeec:	3710      	adds	r7, #16
 800aeee:	46bd      	mov	sp, r7
 800aef0:	bd80      	pop	{r7, pc}
 800aef2:	bf00      	nop
 800aef4:	20000478 	.word	0x20000478

0800aef8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b082      	sub	sp, #8
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
 800af00:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800af02:	683b      	ldr	r3, [r7, #0]
 800af04:	88db      	ldrh	r3, [r3, #6]
 800af06:	2b01      	cmp	r3, #1
 800af08:	d004      	beq.n	800af14 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800af0a:	6839      	ldr	r1, [r7, #0]
 800af0c:	6878      	ldr	r0, [r7, #4]
 800af0e:	f000 f8e2 	bl	800b0d6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800af12:	e023      	b.n	800af5c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800af1a:	b2db      	uxtb	r3, r3
 800af1c:	2b02      	cmp	r3, #2
 800af1e:	dc02      	bgt.n	800af26 <USBD_GetConfig+0x2e>
 800af20:	2b00      	cmp	r3, #0
 800af22:	dc03      	bgt.n	800af2c <USBD_GetConfig+0x34>
 800af24:	e015      	b.n	800af52 <USBD_GetConfig+0x5a>
 800af26:	2b03      	cmp	r3, #3
 800af28:	d00b      	beq.n	800af42 <USBD_GetConfig+0x4a>
 800af2a:	e012      	b.n	800af52 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	2200      	movs	r2, #0
 800af30:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	3308      	adds	r3, #8
 800af36:	2201      	movs	r2, #1
 800af38:	4619      	mov	r1, r3
 800af3a:	6878      	ldr	r0, [r7, #4]
 800af3c:	f000 f93c 	bl	800b1b8 <USBD_CtlSendData>
        break;
 800af40:	e00c      	b.n	800af5c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	3304      	adds	r3, #4
 800af46:	2201      	movs	r2, #1
 800af48:	4619      	mov	r1, r3
 800af4a:	6878      	ldr	r0, [r7, #4]
 800af4c:	f000 f934 	bl	800b1b8 <USBD_CtlSendData>
        break;
 800af50:	e004      	b.n	800af5c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800af52:	6839      	ldr	r1, [r7, #0]
 800af54:	6878      	ldr	r0, [r7, #4]
 800af56:	f000 f8be 	bl	800b0d6 <USBD_CtlError>
        break;
 800af5a:	bf00      	nop
}
 800af5c:	bf00      	nop
 800af5e:	3708      	adds	r7, #8
 800af60:	46bd      	mov	sp, r7
 800af62:	bd80      	pop	{r7, pc}

0800af64 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af64:	b580      	push	{r7, lr}
 800af66:	b082      	sub	sp, #8
 800af68:	af00      	add	r7, sp, #0
 800af6a:	6078      	str	r0, [r7, #4]
 800af6c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800af74:	b2db      	uxtb	r3, r3
 800af76:	3b01      	subs	r3, #1
 800af78:	2b02      	cmp	r3, #2
 800af7a:	d81e      	bhi.n	800afba <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	88db      	ldrh	r3, [r3, #6]
 800af80:	2b02      	cmp	r3, #2
 800af82:	d004      	beq.n	800af8e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800af84:	6839      	ldr	r1, [r7, #0]
 800af86:	6878      	ldr	r0, [r7, #4]
 800af88:	f000 f8a5 	bl	800b0d6 <USBD_CtlError>
        break;
 800af8c:	e01a      	b.n	800afc4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	2201      	movs	r2, #1
 800af92:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d005      	beq.n	800afaa <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	68db      	ldr	r3, [r3, #12]
 800afa2:	f043 0202 	orr.w	r2, r3, #2
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	330c      	adds	r3, #12
 800afae:	2202      	movs	r2, #2
 800afb0:	4619      	mov	r1, r3
 800afb2:	6878      	ldr	r0, [r7, #4]
 800afb4:	f000 f900 	bl	800b1b8 <USBD_CtlSendData>
      break;
 800afb8:	e004      	b.n	800afc4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800afba:	6839      	ldr	r1, [r7, #0]
 800afbc:	6878      	ldr	r0, [r7, #4]
 800afbe:	f000 f88a 	bl	800b0d6 <USBD_CtlError>
      break;
 800afc2:	bf00      	nop
  }
}
 800afc4:	bf00      	nop
 800afc6:	3708      	adds	r7, #8
 800afc8:	46bd      	mov	sp, r7
 800afca:	bd80      	pop	{r7, pc}

0800afcc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800afcc:	b580      	push	{r7, lr}
 800afce:	b082      	sub	sp, #8
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	6078      	str	r0, [r7, #4]
 800afd4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800afd6:	683b      	ldr	r3, [r7, #0]
 800afd8:	885b      	ldrh	r3, [r3, #2]
 800afda:	2b01      	cmp	r3, #1
 800afdc:	d107      	bne.n	800afee <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	2201      	movs	r2, #1
 800afe2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800afe6:	6878      	ldr	r0, [r7, #4]
 800afe8:	f000 f940 	bl	800b26c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800afec:	e013      	b.n	800b016 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800afee:	683b      	ldr	r3, [r7, #0]
 800aff0:	885b      	ldrh	r3, [r3, #2]
 800aff2:	2b02      	cmp	r3, #2
 800aff4:	d10b      	bne.n	800b00e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800aff6:	683b      	ldr	r3, [r7, #0]
 800aff8:	889b      	ldrh	r3, [r3, #4]
 800affa:	0a1b      	lsrs	r3, r3, #8
 800affc:	b29b      	uxth	r3, r3
 800affe:	b2da      	uxtb	r2, r3
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b006:	6878      	ldr	r0, [r7, #4]
 800b008:	f000 f930 	bl	800b26c <USBD_CtlSendStatus>
}
 800b00c:	e003      	b.n	800b016 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b00e:	6839      	ldr	r1, [r7, #0]
 800b010:	6878      	ldr	r0, [r7, #4]
 800b012:	f000 f860 	bl	800b0d6 <USBD_CtlError>
}
 800b016:	bf00      	nop
 800b018:	3708      	adds	r7, #8
 800b01a:	46bd      	mov	sp, r7
 800b01c:	bd80      	pop	{r7, pc}

0800b01e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b01e:	b580      	push	{r7, lr}
 800b020:	b082      	sub	sp, #8
 800b022:	af00      	add	r7, sp, #0
 800b024:	6078      	str	r0, [r7, #4]
 800b026:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b02e:	b2db      	uxtb	r3, r3
 800b030:	3b01      	subs	r3, #1
 800b032:	2b02      	cmp	r3, #2
 800b034:	d80b      	bhi.n	800b04e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	885b      	ldrh	r3, [r3, #2]
 800b03a:	2b01      	cmp	r3, #1
 800b03c:	d10c      	bne.n	800b058 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	2200      	movs	r2, #0
 800b042:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b046:	6878      	ldr	r0, [r7, #4]
 800b048:	f000 f910 	bl	800b26c <USBD_CtlSendStatus>
      }
      break;
 800b04c:	e004      	b.n	800b058 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b04e:	6839      	ldr	r1, [r7, #0]
 800b050:	6878      	ldr	r0, [r7, #4]
 800b052:	f000 f840 	bl	800b0d6 <USBD_CtlError>
      break;
 800b056:	e000      	b.n	800b05a <USBD_ClrFeature+0x3c>
      break;
 800b058:	bf00      	nop
  }
}
 800b05a:	bf00      	nop
 800b05c:	3708      	adds	r7, #8
 800b05e:	46bd      	mov	sp, r7
 800b060:	bd80      	pop	{r7, pc}

0800b062 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b062:	b580      	push	{r7, lr}
 800b064:	b084      	sub	sp, #16
 800b066:	af00      	add	r7, sp, #0
 800b068:	6078      	str	r0, [r7, #4]
 800b06a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b06c:	683b      	ldr	r3, [r7, #0]
 800b06e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	781a      	ldrb	r2, [r3, #0]
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	3301      	adds	r3, #1
 800b07c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	781a      	ldrb	r2, [r3, #0]
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	3301      	adds	r3, #1
 800b08a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b08c:	68f8      	ldr	r0, [r7, #12]
 800b08e:	f7ff fa41 	bl	800a514 <SWAPBYTE>
 800b092:	4603      	mov	r3, r0
 800b094:	461a      	mov	r2, r3
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	3301      	adds	r3, #1
 800b09e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	3301      	adds	r3, #1
 800b0a4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b0a6:	68f8      	ldr	r0, [r7, #12]
 800b0a8:	f7ff fa34 	bl	800a514 <SWAPBYTE>
 800b0ac:	4603      	mov	r3, r0
 800b0ae:	461a      	mov	r2, r3
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	3301      	adds	r3, #1
 800b0b8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	3301      	adds	r3, #1
 800b0be:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b0c0:	68f8      	ldr	r0, [r7, #12]
 800b0c2:	f7ff fa27 	bl	800a514 <SWAPBYTE>
 800b0c6:	4603      	mov	r3, r0
 800b0c8:	461a      	mov	r2, r3
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	80da      	strh	r2, [r3, #6]
}
 800b0ce:	bf00      	nop
 800b0d0:	3710      	adds	r7, #16
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	bd80      	pop	{r7, pc}

0800b0d6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0d6:	b580      	push	{r7, lr}
 800b0d8:	b082      	sub	sp, #8
 800b0da:	af00      	add	r7, sp, #0
 800b0dc:	6078      	str	r0, [r7, #4]
 800b0de:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b0e0:	2180      	movs	r1, #128	; 0x80
 800b0e2:	6878      	ldr	r0, [r7, #4]
 800b0e4:	f003 fab8 	bl	800e658 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b0e8:	2100      	movs	r1, #0
 800b0ea:	6878      	ldr	r0, [r7, #4]
 800b0ec:	f003 fab4 	bl	800e658 <USBD_LL_StallEP>
}
 800b0f0:	bf00      	nop
 800b0f2:	3708      	adds	r7, #8
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	bd80      	pop	{r7, pc}

0800b0f8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b0f8:	b580      	push	{r7, lr}
 800b0fa:	b086      	sub	sp, #24
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	60f8      	str	r0, [r7, #12]
 800b100:	60b9      	str	r1, [r7, #8]
 800b102:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b104:	2300      	movs	r3, #0
 800b106:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d036      	beq.n	800b17c <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b112:	6938      	ldr	r0, [r7, #16]
 800b114:	f000 f836 	bl	800b184 <USBD_GetLen>
 800b118:	4603      	mov	r3, r0
 800b11a:	3301      	adds	r3, #1
 800b11c:	b29b      	uxth	r3, r3
 800b11e:	005b      	lsls	r3, r3, #1
 800b120:	b29a      	uxth	r2, r3
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b126:	7dfb      	ldrb	r3, [r7, #23]
 800b128:	68ba      	ldr	r2, [r7, #8]
 800b12a:	4413      	add	r3, r2
 800b12c:	687a      	ldr	r2, [r7, #4]
 800b12e:	7812      	ldrb	r2, [r2, #0]
 800b130:	701a      	strb	r2, [r3, #0]
  idx++;
 800b132:	7dfb      	ldrb	r3, [r7, #23]
 800b134:	3301      	adds	r3, #1
 800b136:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b138:	7dfb      	ldrb	r3, [r7, #23]
 800b13a:	68ba      	ldr	r2, [r7, #8]
 800b13c:	4413      	add	r3, r2
 800b13e:	2203      	movs	r2, #3
 800b140:	701a      	strb	r2, [r3, #0]
  idx++;
 800b142:	7dfb      	ldrb	r3, [r7, #23]
 800b144:	3301      	adds	r3, #1
 800b146:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b148:	e013      	b.n	800b172 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b14a:	7dfb      	ldrb	r3, [r7, #23]
 800b14c:	68ba      	ldr	r2, [r7, #8]
 800b14e:	4413      	add	r3, r2
 800b150:	693a      	ldr	r2, [r7, #16]
 800b152:	7812      	ldrb	r2, [r2, #0]
 800b154:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b156:	693b      	ldr	r3, [r7, #16]
 800b158:	3301      	adds	r3, #1
 800b15a:	613b      	str	r3, [r7, #16]
    idx++;
 800b15c:	7dfb      	ldrb	r3, [r7, #23]
 800b15e:	3301      	adds	r3, #1
 800b160:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b162:	7dfb      	ldrb	r3, [r7, #23]
 800b164:	68ba      	ldr	r2, [r7, #8]
 800b166:	4413      	add	r3, r2
 800b168:	2200      	movs	r2, #0
 800b16a:	701a      	strb	r2, [r3, #0]
    idx++;
 800b16c:	7dfb      	ldrb	r3, [r7, #23]
 800b16e:	3301      	adds	r3, #1
 800b170:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b172:	693b      	ldr	r3, [r7, #16]
 800b174:	781b      	ldrb	r3, [r3, #0]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d1e7      	bne.n	800b14a <USBD_GetString+0x52>
 800b17a:	e000      	b.n	800b17e <USBD_GetString+0x86>
    return;
 800b17c:	bf00      	nop
  }
}
 800b17e:	3718      	adds	r7, #24
 800b180:	46bd      	mov	sp, r7
 800b182:	bd80      	pop	{r7, pc}

0800b184 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b184:	b480      	push	{r7}
 800b186:	b085      	sub	sp, #20
 800b188:	af00      	add	r7, sp, #0
 800b18a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b18c:	2300      	movs	r3, #0
 800b18e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b194:	e005      	b.n	800b1a2 <USBD_GetLen+0x1e>
  {
    len++;
 800b196:	7bfb      	ldrb	r3, [r7, #15]
 800b198:	3301      	adds	r3, #1
 800b19a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b19c:	68bb      	ldr	r3, [r7, #8]
 800b19e:	3301      	adds	r3, #1
 800b1a0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b1a2:	68bb      	ldr	r3, [r7, #8]
 800b1a4:	781b      	ldrb	r3, [r3, #0]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d1f5      	bne.n	800b196 <USBD_GetLen+0x12>
  }

  return len;
 800b1aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1ac:	4618      	mov	r0, r3
 800b1ae:	3714      	adds	r7, #20
 800b1b0:	46bd      	mov	sp, r7
 800b1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b6:	4770      	bx	lr

0800b1b8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b1b8:	b580      	push	{r7, lr}
 800b1ba:	b084      	sub	sp, #16
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	60f8      	str	r0, [r7, #12]
 800b1c0:	60b9      	str	r1, [r7, #8]
 800b1c2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	2202      	movs	r2, #2
 800b1c8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	687a      	ldr	r2, [r7, #4]
 800b1d0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	687a      	ldr	r2, [r7, #4]
 800b1d6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	68ba      	ldr	r2, [r7, #8]
 800b1dc:	2100      	movs	r1, #0
 800b1de:	68f8      	ldr	r0, [r7, #12]
 800b1e0:	f003 fac3 	bl	800e76a <USBD_LL_Transmit>

  return USBD_OK;
 800b1e4:	2300      	movs	r3, #0
}
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	3710      	adds	r7, #16
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	bd80      	pop	{r7, pc}

0800b1ee <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b1ee:	b580      	push	{r7, lr}
 800b1f0:	b084      	sub	sp, #16
 800b1f2:	af00      	add	r7, sp, #0
 800b1f4:	60f8      	str	r0, [r7, #12]
 800b1f6:	60b9      	str	r1, [r7, #8]
 800b1f8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	68ba      	ldr	r2, [r7, #8]
 800b1fe:	2100      	movs	r1, #0
 800b200:	68f8      	ldr	r0, [r7, #12]
 800b202:	f003 fab2 	bl	800e76a <USBD_LL_Transmit>

  return USBD_OK;
 800b206:	2300      	movs	r3, #0
}
 800b208:	4618      	mov	r0, r3
 800b20a:	3710      	adds	r7, #16
 800b20c:	46bd      	mov	sp, r7
 800b20e:	bd80      	pop	{r7, pc}

0800b210 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b210:	b580      	push	{r7, lr}
 800b212:	b084      	sub	sp, #16
 800b214:	af00      	add	r7, sp, #0
 800b216:	60f8      	str	r0, [r7, #12]
 800b218:	60b9      	str	r1, [r7, #8]
 800b21a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	2203      	movs	r2, #3
 800b220:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	687a      	ldr	r2, [r7, #4]
 800b228:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	687a      	ldr	r2, [r7, #4]
 800b230:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	68ba      	ldr	r2, [r7, #8]
 800b238:	2100      	movs	r1, #0
 800b23a:	68f8      	ldr	r0, [r7, #12]
 800b23c:	f003 fab6 	bl	800e7ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b240:	2300      	movs	r3, #0
}
 800b242:	4618      	mov	r0, r3
 800b244:	3710      	adds	r7, #16
 800b246:	46bd      	mov	sp, r7
 800b248:	bd80      	pop	{r7, pc}

0800b24a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b24a:	b580      	push	{r7, lr}
 800b24c:	b084      	sub	sp, #16
 800b24e:	af00      	add	r7, sp, #0
 800b250:	60f8      	str	r0, [r7, #12]
 800b252:	60b9      	str	r1, [r7, #8]
 800b254:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	68ba      	ldr	r2, [r7, #8]
 800b25a:	2100      	movs	r1, #0
 800b25c:	68f8      	ldr	r0, [r7, #12]
 800b25e:	f003 faa5 	bl	800e7ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b262:	2300      	movs	r3, #0
}
 800b264:	4618      	mov	r0, r3
 800b266:	3710      	adds	r7, #16
 800b268:	46bd      	mov	sp, r7
 800b26a:	bd80      	pop	{r7, pc}

0800b26c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b082      	sub	sp, #8
 800b270:	af00      	add	r7, sp, #0
 800b272:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2204      	movs	r2, #4
 800b278:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b27c:	2300      	movs	r3, #0
 800b27e:	2200      	movs	r2, #0
 800b280:	2100      	movs	r1, #0
 800b282:	6878      	ldr	r0, [r7, #4]
 800b284:	f003 fa71 	bl	800e76a <USBD_LL_Transmit>

  return USBD_OK;
 800b288:	2300      	movs	r3, #0
}
 800b28a:	4618      	mov	r0, r3
 800b28c:	3708      	adds	r7, #8
 800b28e:	46bd      	mov	sp, r7
 800b290:	bd80      	pop	{r7, pc}

0800b292 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b292:	b580      	push	{r7, lr}
 800b294:	b082      	sub	sp, #8
 800b296:	af00      	add	r7, sp, #0
 800b298:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	2205      	movs	r2, #5
 800b29e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	2100      	movs	r1, #0
 800b2a8:	6878      	ldr	r0, [r7, #4]
 800b2aa:	f003 fa7f 	bl	800e7ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b2ae:	2300      	movs	r3, #0
}
 800b2b0:	4618      	mov	r0, r3
 800b2b2:	3708      	adds	r7, #8
 800b2b4:	46bd      	mov	sp, r7
 800b2b6:	bd80      	pop	{r7, pc}

0800b2b8 <__NVIC_SetPriority>:
{
 800b2b8:	b480      	push	{r7}
 800b2ba:	b083      	sub	sp, #12
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	4603      	mov	r3, r0
 800b2c0:	6039      	str	r1, [r7, #0]
 800b2c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b2c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	db0a      	blt.n	800b2e2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b2cc:	683b      	ldr	r3, [r7, #0]
 800b2ce:	b2da      	uxtb	r2, r3
 800b2d0:	490c      	ldr	r1, [pc, #48]	; (800b304 <__NVIC_SetPriority+0x4c>)
 800b2d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b2d6:	0112      	lsls	r2, r2, #4
 800b2d8:	b2d2      	uxtb	r2, r2
 800b2da:	440b      	add	r3, r1
 800b2dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800b2e0:	e00a      	b.n	800b2f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b2e2:	683b      	ldr	r3, [r7, #0]
 800b2e4:	b2da      	uxtb	r2, r3
 800b2e6:	4908      	ldr	r1, [pc, #32]	; (800b308 <__NVIC_SetPriority+0x50>)
 800b2e8:	79fb      	ldrb	r3, [r7, #7]
 800b2ea:	f003 030f 	and.w	r3, r3, #15
 800b2ee:	3b04      	subs	r3, #4
 800b2f0:	0112      	lsls	r2, r2, #4
 800b2f2:	b2d2      	uxtb	r2, r2
 800b2f4:	440b      	add	r3, r1
 800b2f6:	761a      	strb	r2, [r3, #24]
}
 800b2f8:	bf00      	nop
 800b2fa:	370c      	adds	r7, #12
 800b2fc:	46bd      	mov	sp, r7
 800b2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b302:	4770      	bx	lr
 800b304:	e000e100 	.word	0xe000e100
 800b308:	e000ed00 	.word	0xe000ed00

0800b30c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800b30c:	b580      	push	{r7, lr}
 800b30e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800b310:	4b05      	ldr	r3, [pc, #20]	; (800b328 <SysTick_Handler+0x1c>)
 800b312:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800b314:	f001 fd4c 	bl	800cdb0 <xTaskGetSchedulerState>
 800b318:	4603      	mov	r3, r0
 800b31a:	2b01      	cmp	r3, #1
 800b31c:	d001      	beq.n	800b322 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800b31e:	f002 fb33 	bl	800d988 <xPortSysTickHandler>
  }
}
 800b322:	bf00      	nop
 800b324:	bd80      	pop	{r7, pc}
 800b326:	bf00      	nop
 800b328:	e000e010 	.word	0xe000e010

0800b32c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b32c:	b580      	push	{r7, lr}
 800b32e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800b330:	2100      	movs	r1, #0
 800b332:	f06f 0004 	mvn.w	r0, #4
 800b336:	f7ff ffbf 	bl	800b2b8 <__NVIC_SetPriority>
#endif
}
 800b33a:	bf00      	nop
 800b33c:	bd80      	pop	{r7, pc}
	...

0800b340 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b340:	b480      	push	{r7}
 800b342:	b083      	sub	sp, #12
 800b344:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b346:	f3ef 8305 	mrs	r3, IPSR
 800b34a:	603b      	str	r3, [r7, #0]
  return(result);
 800b34c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d003      	beq.n	800b35a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800b352:	f06f 0305 	mvn.w	r3, #5
 800b356:	607b      	str	r3, [r7, #4]
 800b358:	e00c      	b.n	800b374 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b35a:	4b0a      	ldr	r3, [pc, #40]	; (800b384 <osKernelInitialize+0x44>)
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d105      	bne.n	800b36e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b362:	4b08      	ldr	r3, [pc, #32]	; (800b384 <osKernelInitialize+0x44>)
 800b364:	2201      	movs	r2, #1
 800b366:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b368:	2300      	movs	r3, #0
 800b36a:	607b      	str	r3, [r7, #4]
 800b36c:	e002      	b.n	800b374 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800b36e:	f04f 33ff 	mov.w	r3, #4294967295
 800b372:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b374:	687b      	ldr	r3, [r7, #4]
}
 800b376:	4618      	mov	r0, r3
 800b378:	370c      	adds	r7, #12
 800b37a:	46bd      	mov	sp, r7
 800b37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b380:	4770      	bx	lr
 800b382:	bf00      	nop
 800b384:	2000047c 	.word	0x2000047c

0800b388 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b388:	b580      	push	{r7, lr}
 800b38a:	b082      	sub	sp, #8
 800b38c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b38e:	f3ef 8305 	mrs	r3, IPSR
 800b392:	603b      	str	r3, [r7, #0]
  return(result);
 800b394:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b396:	2b00      	cmp	r3, #0
 800b398:	d003      	beq.n	800b3a2 <osKernelStart+0x1a>
    stat = osErrorISR;
 800b39a:	f06f 0305 	mvn.w	r3, #5
 800b39e:	607b      	str	r3, [r7, #4]
 800b3a0:	e010      	b.n	800b3c4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b3a2:	4b0b      	ldr	r3, [pc, #44]	; (800b3d0 <osKernelStart+0x48>)
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	2b01      	cmp	r3, #1
 800b3a8:	d109      	bne.n	800b3be <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b3aa:	f7ff ffbf 	bl	800b32c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b3ae:	4b08      	ldr	r3, [pc, #32]	; (800b3d0 <osKernelStart+0x48>)
 800b3b0:	2202      	movs	r2, #2
 800b3b2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b3b4:	f001 f880 	bl	800c4b8 <vTaskStartScheduler>
      stat = osOK;
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	607b      	str	r3, [r7, #4]
 800b3bc:	e002      	b.n	800b3c4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b3be:	f04f 33ff 	mov.w	r3, #4294967295
 800b3c2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b3c4:	687b      	ldr	r3, [r7, #4]
}
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	3708      	adds	r7, #8
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	bd80      	pop	{r7, pc}
 800b3ce:	bf00      	nop
 800b3d0:	2000047c 	.word	0x2000047c

0800b3d4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b3d4:	b580      	push	{r7, lr}
 800b3d6:	b08e      	sub	sp, #56	; 0x38
 800b3d8:	af04      	add	r7, sp, #16
 800b3da:	60f8      	str	r0, [r7, #12]
 800b3dc:	60b9      	str	r1, [r7, #8]
 800b3de:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b3e4:	f3ef 8305 	mrs	r3, IPSR
 800b3e8:	617b      	str	r3, [r7, #20]
  return(result);
 800b3ea:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d17e      	bne.n	800b4ee <osThreadNew+0x11a>
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d07b      	beq.n	800b4ee <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800b3f6:	2380      	movs	r3, #128	; 0x80
 800b3f8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b3fa:	2318      	movs	r3, #24
 800b3fc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b3fe:	2300      	movs	r3, #0
 800b400:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800b402:	f04f 33ff 	mov.w	r3, #4294967295
 800b406:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d045      	beq.n	800b49a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	2b00      	cmp	r3, #0
 800b414:	d002      	beq.n	800b41c <osThreadNew+0x48>
        name = attr->name;
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	699b      	ldr	r3, [r3, #24]
 800b420:	2b00      	cmp	r3, #0
 800b422:	d002      	beq.n	800b42a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	699b      	ldr	r3, [r3, #24]
 800b428:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b42a:	69fb      	ldr	r3, [r7, #28]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d008      	beq.n	800b442 <osThreadNew+0x6e>
 800b430:	69fb      	ldr	r3, [r7, #28]
 800b432:	2b38      	cmp	r3, #56	; 0x38
 800b434:	d805      	bhi.n	800b442 <osThreadNew+0x6e>
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	685b      	ldr	r3, [r3, #4]
 800b43a:	f003 0301 	and.w	r3, r3, #1
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d001      	beq.n	800b446 <osThreadNew+0x72>
        return (NULL);
 800b442:	2300      	movs	r3, #0
 800b444:	e054      	b.n	800b4f0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	695b      	ldr	r3, [r3, #20]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d003      	beq.n	800b456 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	695b      	ldr	r3, [r3, #20]
 800b452:	089b      	lsrs	r3, r3, #2
 800b454:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	689b      	ldr	r3, [r3, #8]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d00e      	beq.n	800b47c <osThreadNew+0xa8>
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	68db      	ldr	r3, [r3, #12]
 800b462:	2bbf      	cmp	r3, #191	; 0xbf
 800b464:	d90a      	bls.n	800b47c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d006      	beq.n	800b47c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	695b      	ldr	r3, [r3, #20]
 800b472:	2b00      	cmp	r3, #0
 800b474:	d002      	beq.n	800b47c <osThreadNew+0xa8>
        mem = 1;
 800b476:	2301      	movs	r3, #1
 800b478:	61bb      	str	r3, [r7, #24]
 800b47a:	e010      	b.n	800b49e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	689b      	ldr	r3, [r3, #8]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d10c      	bne.n	800b49e <osThreadNew+0xca>
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	68db      	ldr	r3, [r3, #12]
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d108      	bne.n	800b49e <osThreadNew+0xca>
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	691b      	ldr	r3, [r3, #16]
 800b490:	2b00      	cmp	r3, #0
 800b492:	d104      	bne.n	800b49e <osThreadNew+0xca>
          mem = 0;
 800b494:	2300      	movs	r3, #0
 800b496:	61bb      	str	r3, [r7, #24]
 800b498:	e001      	b.n	800b49e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b49a:	2300      	movs	r3, #0
 800b49c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b49e:	69bb      	ldr	r3, [r7, #24]
 800b4a0:	2b01      	cmp	r3, #1
 800b4a2:	d110      	bne.n	800b4c6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b4a8:	687a      	ldr	r2, [r7, #4]
 800b4aa:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b4ac:	9202      	str	r2, [sp, #8]
 800b4ae:	9301      	str	r3, [sp, #4]
 800b4b0:	69fb      	ldr	r3, [r7, #28]
 800b4b2:	9300      	str	r3, [sp, #0]
 800b4b4:	68bb      	ldr	r3, [r7, #8]
 800b4b6:	6a3a      	ldr	r2, [r7, #32]
 800b4b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b4ba:	68f8      	ldr	r0, [r7, #12]
 800b4bc:	f000 fe0c 	bl	800c0d8 <xTaskCreateStatic>
 800b4c0:	4603      	mov	r3, r0
 800b4c2:	613b      	str	r3, [r7, #16]
 800b4c4:	e013      	b.n	800b4ee <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b4c6:	69bb      	ldr	r3, [r7, #24]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d110      	bne.n	800b4ee <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b4cc:	6a3b      	ldr	r3, [r7, #32]
 800b4ce:	b29a      	uxth	r2, r3
 800b4d0:	f107 0310 	add.w	r3, r7, #16
 800b4d4:	9301      	str	r3, [sp, #4]
 800b4d6:	69fb      	ldr	r3, [r7, #28]
 800b4d8:	9300      	str	r3, [sp, #0]
 800b4da:	68bb      	ldr	r3, [r7, #8]
 800b4dc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b4de:	68f8      	ldr	r0, [r7, #12]
 800b4e0:	f000 fe57 	bl	800c192 <xTaskCreate>
 800b4e4:	4603      	mov	r3, r0
 800b4e6:	2b01      	cmp	r3, #1
 800b4e8:	d001      	beq.n	800b4ee <osThreadNew+0x11a>
            hTask = NULL;
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b4ee:	693b      	ldr	r3, [r7, #16]
}
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	3728      	adds	r7, #40	; 0x28
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	bd80      	pop	{r7, pc}

0800b4f8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b4f8:	b580      	push	{r7, lr}
 800b4fa:	b084      	sub	sp, #16
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b500:	f3ef 8305 	mrs	r3, IPSR
 800b504:	60bb      	str	r3, [r7, #8]
  return(result);
 800b506:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d003      	beq.n	800b514 <osDelay+0x1c>
    stat = osErrorISR;
 800b50c:	f06f 0305 	mvn.w	r3, #5
 800b510:	60fb      	str	r3, [r7, #12]
 800b512:	e007      	b.n	800b524 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b514:	2300      	movs	r3, #0
 800b516:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d002      	beq.n	800b524 <osDelay+0x2c>
      vTaskDelay(ticks);
 800b51e:	6878      	ldr	r0, [r7, #4]
 800b520:	f000 ff96 	bl	800c450 <vTaskDelay>
    }
  }

  return (stat);
 800b524:	68fb      	ldr	r3, [r7, #12]
}
 800b526:	4618      	mov	r0, r3
 800b528:	3710      	adds	r7, #16
 800b52a:	46bd      	mov	sp, r7
 800b52c:	bd80      	pop	{r7, pc}
	...

0800b530 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b530:	b480      	push	{r7}
 800b532:	b085      	sub	sp, #20
 800b534:	af00      	add	r7, sp, #0
 800b536:	60f8      	str	r0, [r7, #12]
 800b538:	60b9      	str	r1, [r7, #8]
 800b53a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	4a07      	ldr	r2, [pc, #28]	; (800b55c <vApplicationGetIdleTaskMemory+0x2c>)
 800b540:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b542:	68bb      	ldr	r3, [r7, #8]
 800b544:	4a06      	ldr	r2, [pc, #24]	; (800b560 <vApplicationGetIdleTaskMemory+0x30>)
 800b546:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	2280      	movs	r2, #128	; 0x80
 800b54c:	601a      	str	r2, [r3, #0]
}
 800b54e:	bf00      	nop
 800b550:	3714      	adds	r7, #20
 800b552:	46bd      	mov	sp, r7
 800b554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b558:	4770      	bx	lr
 800b55a:	bf00      	nop
 800b55c:	20000480 	.word	0x20000480
 800b560:	20000540 	.word	0x20000540

0800b564 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b564:	b480      	push	{r7}
 800b566:	b085      	sub	sp, #20
 800b568:	af00      	add	r7, sp, #0
 800b56a:	60f8      	str	r0, [r7, #12]
 800b56c:	60b9      	str	r1, [r7, #8]
 800b56e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	4a07      	ldr	r2, [pc, #28]	; (800b590 <vApplicationGetTimerTaskMemory+0x2c>)
 800b574:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b576:	68bb      	ldr	r3, [r7, #8]
 800b578:	4a06      	ldr	r2, [pc, #24]	; (800b594 <vApplicationGetTimerTaskMemory+0x30>)
 800b57a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b582:	601a      	str	r2, [r3, #0]
}
 800b584:	bf00      	nop
 800b586:	3714      	adds	r7, #20
 800b588:	46bd      	mov	sp, r7
 800b58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58e:	4770      	bx	lr
 800b590:	20000740 	.word	0x20000740
 800b594:	20000800 	.word	0x20000800

0800b598 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b598:	b480      	push	{r7}
 800b59a:	b083      	sub	sp, #12
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	f103 0208 	add.w	r2, r3, #8
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	f04f 32ff 	mov.w	r2, #4294967295
 800b5b0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	f103 0208 	add.w	r2, r3, #8
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	f103 0208 	add.w	r2, r3, #8
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	2200      	movs	r2, #0
 800b5ca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b5cc:	bf00      	nop
 800b5ce:	370c      	adds	r7, #12
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d6:	4770      	bx	lr

0800b5d8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b5d8:	b480      	push	{r7}
 800b5da:	b083      	sub	sp, #12
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	2200      	movs	r2, #0
 800b5e4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b5e6:	bf00      	nop
 800b5e8:	370c      	adds	r7, #12
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f0:	4770      	bx	lr

0800b5f2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b5f2:	b480      	push	{r7}
 800b5f4:	b085      	sub	sp, #20
 800b5f6:	af00      	add	r7, sp, #0
 800b5f8:	6078      	str	r0, [r7, #4]
 800b5fa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	685b      	ldr	r3, [r3, #4]
 800b600:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b602:	683b      	ldr	r3, [r7, #0]
 800b604:	68fa      	ldr	r2, [r7, #12]
 800b606:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	689a      	ldr	r2, [r3, #8]
 800b60c:	683b      	ldr	r3, [r7, #0]
 800b60e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	689b      	ldr	r3, [r3, #8]
 800b614:	683a      	ldr	r2, [r7, #0]
 800b616:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	683a      	ldr	r2, [r7, #0]
 800b61c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b61e:	683b      	ldr	r3, [r7, #0]
 800b620:	687a      	ldr	r2, [r7, #4]
 800b622:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	1c5a      	adds	r2, r3, #1
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	601a      	str	r2, [r3, #0]
}
 800b62e:	bf00      	nop
 800b630:	3714      	adds	r7, #20
 800b632:	46bd      	mov	sp, r7
 800b634:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b638:	4770      	bx	lr

0800b63a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b63a:	b480      	push	{r7}
 800b63c:	b085      	sub	sp, #20
 800b63e:	af00      	add	r7, sp, #0
 800b640:	6078      	str	r0, [r7, #4]
 800b642:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b644:	683b      	ldr	r3, [r7, #0]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b64a:	68bb      	ldr	r3, [r7, #8]
 800b64c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b650:	d103      	bne.n	800b65a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	691b      	ldr	r3, [r3, #16]
 800b656:	60fb      	str	r3, [r7, #12]
 800b658:	e00c      	b.n	800b674 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	3308      	adds	r3, #8
 800b65e:	60fb      	str	r3, [r7, #12]
 800b660:	e002      	b.n	800b668 <vListInsert+0x2e>
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	685b      	ldr	r3, [r3, #4]
 800b666:	60fb      	str	r3, [r7, #12]
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	685b      	ldr	r3, [r3, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	68ba      	ldr	r2, [r7, #8]
 800b670:	429a      	cmp	r2, r3
 800b672:	d2f6      	bcs.n	800b662 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	685a      	ldr	r2, [r3, #4]
 800b678:	683b      	ldr	r3, [r7, #0]
 800b67a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	685b      	ldr	r3, [r3, #4]
 800b680:	683a      	ldr	r2, [r7, #0]
 800b682:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	68fa      	ldr	r2, [r7, #12]
 800b688:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	683a      	ldr	r2, [r7, #0]
 800b68e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b690:	683b      	ldr	r3, [r7, #0]
 800b692:	687a      	ldr	r2, [r7, #4]
 800b694:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	1c5a      	adds	r2, r3, #1
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	601a      	str	r2, [r3, #0]
}
 800b6a0:	bf00      	nop
 800b6a2:	3714      	adds	r7, #20
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6aa:	4770      	bx	lr

0800b6ac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b6ac:	b480      	push	{r7}
 800b6ae:	b085      	sub	sp, #20
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	691b      	ldr	r3, [r3, #16]
 800b6b8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	685b      	ldr	r3, [r3, #4]
 800b6be:	687a      	ldr	r2, [r7, #4]
 800b6c0:	6892      	ldr	r2, [r2, #8]
 800b6c2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	689b      	ldr	r3, [r3, #8]
 800b6c8:	687a      	ldr	r2, [r7, #4]
 800b6ca:	6852      	ldr	r2, [r2, #4]
 800b6cc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	685b      	ldr	r3, [r3, #4]
 800b6d2:	687a      	ldr	r2, [r7, #4]
 800b6d4:	429a      	cmp	r2, r3
 800b6d6:	d103      	bne.n	800b6e0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	689a      	ldr	r2, [r3, #8]
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	2200      	movs	r2, #0
 800b6e4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	1e5a      	subs	r2, r3, #1
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	681b      	ldr	r3, [r3, #0]
}
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	3714      	adds	r7, #20
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6fe:	4770      	bx	lr

0800b700 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b084      	sub	sp, #16
 800b704:	af00      	add	r7, sp, #0
 800b706:	6078      	str	r0, [r7, #4]
 800b708:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	2b00      	cmp	r3, #0
 800b712:	d10a      	bne.n	800b72a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b714:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b718:	f383 8811 	msr	BASEPRI, r3
 800b71c:	f3bf 8f6f 	isb	sy
 800b720:	f3bf 8f4f 	dsb	sy
 800b724:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b726:	bf00      	nop
 800b728:	e7fe      	b.n	800b728 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b72a:	f002 f89b 	bl	800d864 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	681a      	ldr	r2, [r3, #0]
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b736:	68f9      	ldr	r1, [r7, #12]
 800b738:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b73a:	fb01 f303 	mul.w	r3, r1, r3
 800b73e:	441a      	add	r2, r3
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	2200      	movs	r2, #0
 800b748:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	681a      	ldr	r2, [r3, #0]
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	681a      	ldr	r2, [r3, #0]
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b75a:	3b01      	subs	r3, #1
 800b75c:	68f9      	ldr	r1, [r7, #12]
 800b75e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b760:	fb01 f303 	mul.w	r3, r1, r3
 800b764:	441a      	add	r2, r3
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	22ff      	movs	r2, #255	; 0xff
 800b76e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	22ff      	movs	r2, #255	; 0xff
 800b776:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b77a:	683b      	ldr	r3, [r7, #0]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d114      	bne.n	800b7aa <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	691b      	ldr	r3, [r3, #16]
 800b784:	2b00      	cmp	r3, #0
 800b786:	d01a      	beq.n	800b7be <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	3310      	adds	r3, #16
 800b78c:	4618      	mov	r0, r3
 800b78e:	f001 f94b 	bl	800ca28 <xTaskRemoveFromEventList>
 800b792:	4603      	mov	r3, r0
 800b794:	2b00      	cmp	r3, #0
 800b796:	d012      	beq.n	800b7be <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b798:	4b0c      	ldr	r3, [pc, #48]	; (800b7cc <xQueueGenericReset+0xcc>)
 800b79a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b79e:	601a      	str	r2, [r3, #0]
 800b7a0:	f3bf 8f4f 	dsb	sy
 800b7a4:	f3bf 8f6f 	isb	sy
 800b7a8:	e009      	b.n	800b7be <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	3310      	adds	r3, #16
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	f7ff fef2 	bl	800b598 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	3324      	adds	r3, #36	; 0x24
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	f7ff feed 	bl	800b598 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b7be:	f002 f881 	bl	800d8c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b7c2:	2301      	movs	r3, #1
}
 800b7c4:	4618      	mov	r0, r3
 800b7c6:	3710      	adds	r7, #16
 800b7c8:	46bd      	mov	sp, r7
 800b7ca:	bd80      	pop	{r7, pc}
 800b7cc:	e000ed04 	.word	0xe000ed04

0800b7d0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b7d0:	b580      	push	{r7, lr}
 800b7d2:	b08e      	sub	sp, #56	; 0x38
 800b7d4:	af02      	add	r7, sp, #8
 800b7d6:	60f8      	str	r0, [r7, #12]
 800b7d8:	60b9      	str	r1, [r7, #8]
 800b7da:	607a      	str	r2, [r7, #4]
 800b7dc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d10a      	bne.n	800b7fa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b7e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7e8:	f383 8811 	msr	BASEPRI, r3
 800b7ec:	f3bf 8f6f 	isb	sy
 800b7f0:	f3bf 8f4f 	dsb	sy
 800b7f4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b7f6:	bf00      	nop
 800b7f8:	e7fe      	b.n	800b7f8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b7fa:	683b      	ldr	r3, [r7, #0]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d10a      	bne.n	800b816 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b800:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b804:	f383 8811 	msr	BASEPRI, r3
 800b808:	f3bf 8f6f 	isb	sy
 800b80c:	f3bf 8f4f 	dsb	sy
 800b810:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b812:	bf00      	nop
 800b814:	e7fe      	b.n	800b814 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d002      	beq.n	800b822 <xQueueGenericCreateStatic+0x52>
 800b81c:	68bb      	ldr	r3, [r7, #8]
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d001      	beq.n	800b826 <xQueueGenericCreateStatic+0x56>
 800b822:	2301      	movs	r3, #1
 800b824:	e000      	b.n	800b828 <xQueueGenericCreateStatic+0x58>
 800b826:	2300      	movs	r3, #0
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d10a      	bne.n	800b842 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b82c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b830:	f383 8811 	msr	BASEPRI, r3
 800b834:	f3bf 8f6f 	isb	sy
 800b838:	f3bf 8f4f 	dsb	sy
 800b83c:	623b      	str	r3, [r7, #32]
}
 800b83e:	bf00      	nop
 800b840:	e7fe      	b.n	800b840 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	2b00      	cmp	r3, #0
 800b846:	d102      	bne.n	800b84e <xQueueGenericCreateStatic+0x7e>
 800b848:	68bb      	ldr	r3, [r7, #8]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d101      	bne.n	800b852 <xQueueGenericCreateStatic+0x82>
 800b84e:	2301      	movs	r3, #1
 800b850:	e000      	b.n	800b854 <xQueueGenericCreateStatic+0x84>
 800b852:	2300      	movs	r3, #0
 800b854:	2b00      	cmp	r3, #0
 800b856:	d10a      	bne.n	800b86e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b85c:	f383 8811 	msr	BASEPRI, r3
 800b860:	f3bf 8f6f 	isb	sy
 800b864:	f3bf 8f4f 	dsb	sy
 800b868:	61fb      	str	r3, [r7, #28]
}
 800b86a:	bf00      	nop
 800b86c:	e7fe      	b.n	800b86c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b86e:	2350      	movs	r3, #80	; 0x50
 800b870:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b872:	697b      	ldr	r3, [r7, #20]
 800b874:	2b50      	cmp	r3, #80	; 0x50
 800b876:	d00a      	beq.n	800b88e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b878:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b87c:	f383 8811 	msr	BASEPRI, r3
 800b880:	f3bf 8f6f 	isb	sy
 800b884:	f3bf 8f4f 	dsb	sy
 800b888:	61bb      	str	r3, [r7, #24]
}
 800b88a:	bf00      	nop
 800b88c:	e7fe      	b.n	800b88c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b88e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b890:	683b      	ldr	r3, [r7, #0]
 800b892:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b896:	2b00      	cmp	r3, #0
 800b898:	d00d      	beq.n	800b8b6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b89a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b89c:	2201      	movs	r2, #1
 800b89e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b8a2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b8a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8a8:	9300      	str	r3, [sp, #0]
 800b8aa:	4613      	mov	r3, r2
 800b8ac:	687a      	ldr	r2, [r7, #4]
 800b8ae:	68b9      	ldr	r1, [r7, #8]
 800b8b0:	68f8      	ldr	r0, [r7, #12]
 800b8b2:	f000 f805 	bl	800b8c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b8b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b8b8:	4618      	mov	r0, r3
 800b8ba:	3730      	adds	r7, #48	; 0x30
 800b8bc:	46bd      	mov	sp, r7
 800b8be:	bd80      	pop	{r7, pc}

0800b8c0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b084      	sub	sp, #16
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	60f8      	str	r0, [r7, #12]
 800b8c8:	60b9      	str	r1, [r7, #8]
 800b8ca:	607a      	str	r2, [r7, #4]
 800b8cc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b8ce:	68bb      	ldr	r3, [r7, #8]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d103      	bne.n	800b8dc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b8d4:	69bb      	ldr	r3, [r7, #24]
 800b8d6:	69ba      	ldr	r2, [r7, #24]
 800b8d8:	601a      	str	r2, [r3, #0]
 800b8da:	e002      	b.n	800b8e2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b8dc:	69bb      	ldr	r3, [r7, #24]
 800b8de:	687a      	ldr	r2, [r7, #4]
 800b8e0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b8e2:	69bb      	ldr	r3, [r7, #24]
 800b8e4:	68fa      	ldr	r2, [r7, #12]
 800b8e6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b8e8:	69bb      	ldr	r3, [r7, #24]
 800b8ea:	68ba      	ldr	r2, [r7, #8]
 800b8ec:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b8ee:	2101      	movs	r1, #1
 800b8f0:	69b8      	ldr	r0, [r7, #24]
 800b8f2:	f7ff ff05 	bl	800b700 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b8f6:	69bb      	ldr	r3, [r7, #24]
 800b8f8:	78fa      	ldrb	r2, [r7, #3]
 800b8fa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b8fe:	bf00      	nop
 800b900:	3710      	adds	r7, #16
 800b902:	46bd      	mov	sp, r7
 800b904:	bd80      	pop	{r7, pc}
	...

0800b908 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b908:	b580      	push	{r7, lr}
 800b90a:	b08e      	sub	sp, #56	; 0x38
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	60f8      	str	r0, [r7, #12]
 800b910:	60b9      	str	r1, [r7, #8]
 800b912:	607a      	str	r2, [r7, #4]
 800b914:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b916:	2300      	movs	r3, #0
 800b918:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b91e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b920:	2b00      	cmp	r3, #0
 800b922:	d10a      	bne.n	800b93a <xQueueGenericSend+0x32>
	__asm volatile
 800b924:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b928:	f383 8811 	msr	BASEPRI, r3
 800b92c:	f3bf 8f6f 	isb	sy
 800b930:	f3bf 8f4f 	dsb	sy
 800b934:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b936:	bf00      	nop
 800b938:	e7fe      	b.n	800b938 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b93a:	68bb      	ldr	r3, [r7, #8]
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d103      	bne.n	800b948 <xQueueGenericSend+0x40>
 800b940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b944:	2b00      	cmp	r3, #0
 800b946:	d101      	bne.n	800b94c <xQueueGenericSend+0x44>
 800b948:	2301      	movs	r3, #1
 800b94a:	e000      	b.n	800b94e <xQueueGenericSend+0x46>
 800b94c:	2300      	movs	r3, #0
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d10a      	bne.n	800b968 <xQueueGenericSend+0x60>
	__asm volatile
 800b952:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b956:	f383 8811 	msr	BASEPRI, r3
 800b95a:	f3bf 8f6f 	isb	sy
 800b95e:	f3bf 8f4f 	dsb	sy
 800b962:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b964:	bf00      	nop
 800b966:	e7fe      	b.n	800b966 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b968:	683b      	ldr	r3, [r7, #0]
 800b96a:	2b02      	cmp	r3, #2
 800b96c:	d103      	bne.n	800b976 <xQueueGenericSend+0x6e>
 800b96e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b970:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b972:	2b01      	cmp	r3, #1
 800b974:	d101      	bne.n	800b97a <xQueueGenericSend+0x72>
 800b976:	2301      	movs	r3, #1
 800b978:	e000      	b.n	800b97c <xQueueGenericSend+0x74>
 800b97a:	2300      	movs	r3, #0
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d10a      	bne.n	800b996 <xQueueGenericSend+0x8e>
	__asm volatile
 800b980:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b984:	f383 8811 	msr	BASEPRI, r3
 800b988:	f3bf 8f6f 	isb	sy
 800b98c:	f3bf 8f4f 	dsb	sy
 800b990:	623b      	str	r3, [r7, #32]
}
 800b992:	bf00      	nop
 800b994:	e7fe      	b.n	800b994 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b996:	f001 fa0b 	bl	800cdb0 <xTaskGetSchedulerState>
 800b99a:	4603      	mov	r3, r0
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d102      	bne.n	800b9a6 <xQueueGenericSend+0x9e>
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d101      	bne.n	800b9aa <xQueueGenericSend+0xa2>
 800b9a6:	2301      	movs	r3, #1
 800b9a8:	e000      	b.n	800b9ac <xQueueGenericSend+0xa4>
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d10a      	bne.n	800b9c6 <xQueueGenericSend+0xbe>
	__asm volatile
 800b9b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9b4:	f383 8811 	msr	BASEPRI, r3
 800b9b8:	f3bf 8f6f 	isb	sy
 800b9bc:	f3bf 8f4f 	dsb	sy
 800b9c0:	61fb      	str	r3, [r7, #28]
}
 800b9c2:	bf00      	nop
 800b9c4:	e7fe      	b.n	800b9c4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b9c6:	f001 ff4d 	bl	800d864 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b9ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b9ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9d2:	429a      	cmp	r2, r3
 800b9d4:	d302      	bcc.n	800b9dc <xQueueGenericSend+0xd4>
 800b9d6:	683b      	ldr	r3, [r7, #0]
 800b9d8:	2b02      	cmp	r3, #2
 800b9da:	d129      	bne.n	800ba30 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b9dc:	683a      	ldr	r2, [r7, #0]
 800b9de:	68b9      	ldr	r1, [r7, #8]
 800b9e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b9e2:	f000 fa0b 	bl	800bdfc <prvCopyDataToQueue>
 800b9e6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b9e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d010      	beq.n	800ba12 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b9f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9f2:	3324      	adds	r3, #36	; 0x24
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	f001 f817 	bl	800ca28 <xTaskRemoveFromEventList>
 800b9fa:	4603      	mov	r3, r0
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d013      	beq.n	800ba28 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ba00:	4b3f      	ldr	r3, [pc, #252]	; (800bb00 <xQueueGenericSend+0x1f8>)
 800ba02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba06:	601a      	str	r2, [r3, #0]
 800ba08:	f3bf 8f4f 	dsb	sy
 800ba0c:	f3bf 8f6f 	isb	sy
 800ba10:	e00a      	b.n	800ba28 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ba12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d007      	beq.n	800ba28 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ba18:	4b39      	ldr	r3, [pc, #228]	; (800bb00 <xQueueGenericSend+0x1f8>)
 800ba1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba1e:	601a      	str	r2, [r3, #0]
 800ba20:	f3bf 8f4f 	dsb	sy
 800ba24:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ba28:	f001 ff4c 	bl	800d8c4 <vPortExitCritical>
				return pdPASS;
 800ba2c:	2301      	movs	r3, #1
 800ba2e:	e063      	b.n	800baf8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d103      	bne.n	800ba3e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ba36:	f001 ff45 	bl	800d8c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	e05c      	b.n	800baf8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ba3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d106      	bne.n	800ba52 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ba44:	f107 0314 	add.w	r3, r7, #20
 800ba48:	4618      	mov	r0, r3
 800ba4a:	f001 f851 	bl	800caf0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ba4e:	2301      	movs	r3, #1
 800ba50:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ba52:	f001 ff37 	bl	800d8c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ba56:	f000 fda1 	bl	800c59c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ba5a:	f001 ff03 	bl	800d864 <vPortEnterCritical>
 800ba5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba60:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ba64:	b25b      	sxtb	r3, r3
 800ba66:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba6a:	d103      	bne.n	800ba74 <xQueueGenericSend+0x16c>
 800ba6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba6e:	2200      	movs	r2, #0
 800ba70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ba74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba76:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ba7a:	b25b      	sxtb	r3, r3
 800ba7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba80:	d103      	bne.n	800ba8a <xQueueGenericSend+0x182>
 800ba82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba84:	2200      	movs	r2, #0
 800ba86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ba8a:	f001 ff1b 	bl	800d8c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ba8e:	1d3a      	adds	r2, r7, #4
 800ba90:	f107 0314 	add.w	r3, r7, #20
 800ba94:	4611      	mov	r1, r2
 800ba96:	4618      	mov	r0, r3
 800ba98:	f001 f840 	bl	800cb1c <xTaskCheckForTimeOut>
 800ba9c:	4603      	mov	r3, r0
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d124      	bne.n	800baec <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800baa2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800baa4:	f000 faa2 	bl	800bfec <prvIsQueueFull>
 800baa8:	4603      	mov	r3, r0
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d018      	beq.n	800bae0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800baae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bab0:	3310      	adds	r3, #16
 800bab2:	687a      	ldr	r2, [r7, #4]
 800bab4:	4611      	mov	r1, r2
 800bab6:	4618      	mov	r0, r3
 800bab8:	f000 ff66 	bl	800c988 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800babc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800babe:	f000 fa2d 	bl	800bf1c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bac2:	f000 fd79 	bl	800c5b8 <xTaskResumeAll>
 800bac6:	4603      	mov	r3, r0
 800bac8:	2b00      	cmp	r3, #0
 800baca:	f47f af7c 	bne.w	800b9c6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800bace:	4b0c      	ldr	r3, [pc, #48]	; (800bb00 <xQueueGenericSend+0x1f8>)
 800bad0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bad4:	601a      	str	r2, [r3, #0]
 800bad6:	f3bf 8f4f 	dsb	sy
 800bada:	f3bf 8f6f 	isb	sy
 800bade:	e772      	b.n	800b9c6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bae0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bae2:	f000 fa1b 	bl	800bf1c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bae6:	f000 fd67 	bl	800c5b8 <xTaskResumeAll>
 800baea:	e76c      	b.n	800b9c6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800baec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800baee:	f000 fa15 	bl	800bf1c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800baf2:	f000 fd61 	bl	800c5b8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800baf6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800baf8:	4618      	mov	r0, r3
 800bafa:	3738      	adds	r7, #56	; 0x38
 800bafc:	46bd      	mov	sp, r7
 800bafe:	bd80      	pop	{r7, pc}
 800bb00:	e000ed04 	.word	0xe000ed04

0800bb04 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b090      	sub	sp, #64	; 0x40
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	60f8      	str	r0, [r7, #12]
 800bb0c:	60b9      	str	r1, [r7, #8]
 800bb0e:	607a      	str	r2, [r7, #4]
 800bb10:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800bb16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d10a      	bne.n	800bb32 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800bb1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb20:	f383 8811 	msr	BASEPRI, r3
 800bb24:	f3bf 8f6f 	isb	sy
 800bb28:	f3bf 8f4f 	dsb	sy
 800bb2c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bb2e:	bf00      	nop
 800bb30:	e7fe      	b.n	800bb30 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bb32:	68bb      	ldr	r3, [r7, #8]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d103      	bne.n	800bb40 <xQueueGenericSendFromISR+0x3c>
 800bb38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d101      	bne.n	800bb44 <xQueueGenericSendFromISR+0x40>
 800bb40:	2301      	movs	r3, #1
 800bb42:	e000      	b.n	800bb46 <xQueueGenericSendFromISR+0x42>
 800bb44:	2300      	movs	r3, #0
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d10a      	bne.n	800bb60 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800bb4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb4e:	f383 8811 	msr	BASEPRI, r3
 800bb52:	f3bf 8f6f 	isb	sy
 800bb56:	f3bf 8f4f 	dsb	sy
 800bb5a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bb5c:	bf00      	nop
 800bb5e:	e7fe      	b.n	800bb5e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bb60:	683b      	ldr	r3, [r7, #0]
 800bb62:	2b02      	cmp	r3, #2
 800bb64:	d103      	bne.n	800bb6e <xQueueGenericSendFromISR+0x6a>
 800bb66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb6a:	2b01      	cmp	r3, #1
 800bb6c:	d101      	bne.n	800bb72 <xQueueGenericSendFromISR+0x6e>
 800bb6e:	2301      	movs	r3, #1
 800bb70:	e000      	b.n	800bb74 <xQueueGenericSendFromISR+0x70>
 800bb72:	2300      	movs	r3, #0
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d10a      	bne.n	800bb8e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800bb78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb7c:	f383 8811 	msr	BASEPRI, r3
 800bb80:	f3bf 8f6f 	isb	sy
 800bb84:	f3bf 8f4f 	dsb	sy
 800bb88:	623b      	str	r3, [r7, #32]
}
 800bb8a:	bf00      	nop
 800bb8c:	e7fe      	b.n	800bb8c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bb8e:	f001 ff4b 	bl	800da28 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bb92:	f3ef 8211 	mrs	r2, BASEPRI
 800bb96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb9a:	f383 8811 	msr	BASEPRI, r3
 800bb9e:	f3bf 8f6f 	isb	sy
 800bba2:	f3bf 8f4f 	dsb	sy
 800bba6:	61fa      	str	r2, [r7, #28]
 800bba8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800bbaa:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bbac:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bbae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbb0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bbb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbb6:	429a      	cmp	r2, r3
 800bbb8:	d302      	bcc.n	800bbc0 <xQueueGenericSendFromISR+0xbc>
 800bbba:	683b      	ldr	r3, [r7, #0]
 800bbbc:	2b02      	cmp	r3, #2
 800bbbe:	d12f      	bne.n	800bc20 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bbc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbc2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bbc6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bbca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbce:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bbd0:	683a      	ldr	r2, [r7, #0]
 800bbd2:	68b9      	ldr	r1, [r7, #8]
 800bbd4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bbd6:	f000 f911 	bl	800bdfc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bbda:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800bbde:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbe2:	d112      	bne.n	800bc0a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bbe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d016      	beq.n	800bc1a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bbec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbee:	3324      	adds	r3, #36	; 0x24
 800bbf0:	4618      	mov	r0, r3
 800bbf2:	f000 ff19 	bl	800ca28 <xTaskRemoveFromEventList>
 800bbf6:	4603      	mov	r3, r0
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d00e      	beq.n	800bc1a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d00b      	beq.n	800bc1a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	2201      	movs	r2, #1
 800bc06:	601a      	str	r2, [r3, #0]
 800bc08:	e007      	b.n	800bc1a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bc0a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800bc0e:	3301      	adds	r3, #1
 800bc10:	b2db      	uxtb	r3, r3
 800bc12:	b25a      	sxtb	r2, r3
 800bc14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bc1a:	2301      	movs	r3, #1
 800bc1c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800bc1e:	e001      	b.n	800bc24 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bc20:	2300      	movs	r3, #0
 800bc22:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bc24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc26:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bc28:	697b      	ldr	r3, [r7, #20]
 800bc2a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800bc2e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bc30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800bc32:	4618      	mov	r0, r3
 800bc34:	3740      	adds	r7, #64	; 0x40
 800bc36:	46bd      	mov	sp, r7
 800bc38:	bd80      	pop	{r7, pc}
	...

0800bc3c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bc3c:	b580      	push	{r7, lr}
 800bc3e:	b08c      	sub	sp, #48	; 0x30
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	60f8      	str	r0, [r7, #12]
 800bc44:	60b9      	str	r1, [r7, #8]
 800bc46:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bc48:	2300      	movs	r3, #0
 800bc4a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bc50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d10a      	bne.n	800bc6c <xQueueReceive+0x30>
	__asm volatile
 800bc56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc5a:	f383 8811 	msr	BASEPRI, r3
 800bc5e:	f3bf 8f6f 	isb	sy
 800bc62:	f3bf 8f4f 	dsb	sy
 800bc66:	623b      	str	r3, [r7, #32]
}
 800bc68:	bf00      	nop
 800bc6a:	e7fe      	b.n	800bc6a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bc6c:	68bb      	ldr	r3, [r7, #8]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d103      	bne.n	800bc7a <xQueueReceive+0x3e>
 800bc72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d101      	bne.n	800bc7e <xQueueReceive+0x42>
 800bc7a:	2301      	movs	r3, #1
 800bc7c:	e000      	b.n	800bc80 <xQueueReceive+0x44>
 800bc7e:	2300      	movs	r3, #0
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d10a      	bne.n	800bc9a <xQueueReceive+0x5e>
	__asm volatile
 800bc84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc88:	f383 8811 	msr	BASEPRI, r3
 800bc8c:	f3bf 8f6f 	isb	sy
 800bc90:	f3bf 8f4f 	dsb	sy
 800bc94:	61fb      	str	r3, [r7, #28]
}
 800bc96:	bf00      	nop
 800bc98:	e7fe      	b.n	800bc98 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bc9a:	f001 f889 	bl	800cdb0 <xTaskGetSchedulerState>
 800bc9e:	4603      	mov	r3, r0
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d102      	bne.n	800bcaa <xQueueReceive+0x6e>
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d101      	bne.n	800bcae <xQueueReceive+0x72>
 800bcaa:	2301      	movs	r3, #1
 800bcac:	e000      	b.n	800bcb0 <xQueueReceive+0x74>
 800bcae:	2300      	movs	r3, #0
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d10a      	bne.n	800bcca <xQueueReceive+0x8e>
	__asm volatile
 800bcb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcb8:	f383 8811 	msr	BASEPRI, r3
 800bcbc:	f3bf 8f6f 	isb	sy
 800bcc0:	f3bf 8f4f 	dsb	sy
 800bcc4:	61bb      	str	r3, [r7, #24]
}
 800bcc6:	bf00      	nop
 800bcc8:	e7fe      	b.n	800bcc8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bcca:	f001 fdcb 	bl	800d864 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bcce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcd2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bcd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d01f      	beq.n	800bd1a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bcda:	68b9      	ldr	r1, [r7, #8]
 800bcdc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bcde:	f000 f8f7 	bl	800bed0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bce4:	1e5a      	subs	r2, r3, #1
 800bce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bce8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bcea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcec:	691b      	ldr	r3, [r3, #16]
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d00f      	beq.n	800bd12 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bcf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcf4:	3310      	adds	r3, #16
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	f000 fe96 	bl	800ca28 <xTaskRemoveFromEventList>
 800bcfc:	4603      	mov	r3, r0
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d007      	beq.n	800bd12 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bd02:	4b3d      	ldr	r3, [pc, #244]	; (800bdf8 <xQueueReceive+0x1bc>)
 800bd04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd08:	601a      	str	r2, [r3, #0]
 800bd0a:	f3bf 8f4f 	dsb	sy
 800bd0e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bd12:	f001 fdd7 	bl	800d8c4 <vPortExitCritical>
				return pdPASS;
 800bd16:	2301      	movs	r3, #1
 800bd18:	e069      	b.n	800bdee <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d103      	bne.n	800bd28 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bd20:	f001 fdd0 	bl	800d8c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bd24:	2300      	movs	r3, #0
 800bd26:	e062      	b.n	800bdee <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bd28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d106      	bne.n	800bd3c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bd2e:	f107 0310 	add.w	r3, r7, #16
 800bd32:	4618      	mov	r0, r3
 800bd34:	f000 fedc 	bl	800caf0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bd38:	2301      	movs	r3, #1
 800bd3a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bd3c:	f001 fdc2 	bl	800d8c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bd40:	f000 fc2c 	bl	800c59c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bd44:	f001 fd8e 	bl	800d864 <vPortEnterCritical>
 800bd48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd4a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bd4e:	b25b      	sxtb	r3, r3
 800bd50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd54:	d103      	bne.n	800bd5e <xQueueReceive+0x122>
 800bd56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd58:	2200      	movs	r2, #0
 800bd5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bd5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd60:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bd64:	b25b      	sxtb	r3, r3
 800bd66:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd6a:	d103      	bne.n	800bd74 <xQueueReceive+0x138>
 800bd6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd6e:	2200      	movs	r2, #0
 800bd70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bd74:	f001 fda6 	bl	800d8c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bd78:	1d3a      	adds	r2, r7, #4
 800bd7a:	f107 0310 	add.w	r3, r7, #16
 800bd7e:	4611      	mov	r1, r2
 800bd80:	4618      	mov	r0, r3
 800bd82:	f000 fecb 	bl	800cb1c <xTaskCheckForTimeOut>
 800bd86:	4603      	mov	r3, r0
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d123      	bne.n	800bdd4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bd8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bd8e:	f000 f917 	bl	800bfc0 <prvIsQueueEmpty>
 800bd92:	4603      	mov	r3, r0
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d017      	beq.n	800bdc8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bd98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd9a:	3324      	adds	r3, #36	; 0x24
 800bd9c:	687a      	ldr	r2, [r7, #4]
 800bd9e:	4611      	mov	r1, r2
 800bda0:	4618      	mov	r0, r3
 800bda2:	f000 fdf1 	bl	800c988 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bda6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bda8:	f000 f8b8 	bl	800bf1c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bdac:	f000 fc04 	bl	800c5b8 <xTaskResumeAll>
 800bdb0:	4603      	mov	r3, r0
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d189      	bne.n	800bcca <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800bdb6:	4b10      	ldr	r3, [pc, #64]	; (800bdf8 <xQueueReceive+0x1bc>)
 800bdb8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bdbc:	601a      	str	r2, [r3, #0]
 800bdbe:	f3bf 8f4f 	dsb	sy
 800bdc2:	f3bf 8f6f 	isb	sy
 800bdc6:	e780      	b.n	800bcca <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800bdc8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bdca:	f000 f8a7 	bl	800bf1c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bdce:	f000 fbf3 	bl	800c5b8 <xTaskResumeAll>
 800bdd2:	e77a      	b.n	800bcca <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800bdd4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bdd6:	f000 f8a1 	bl	800bf1c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bdda:	f000 fbed 	bl	800c5b8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bdde:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bde0:	f000 f8ee 	bl	800bfc0 <prvIsQueueEmpty>
 800bde4:	4603      	mov	r3, r0
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	f43f af6f 	beq.w	800bcca <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bdec:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bdee:	4618      	mov	r0, r3
 800bdf0:	3730      	adds	r7, #48	; 0x30
 800bdf2:	46bd      	mov	sp, r7
 800bdf4:	bd80      	pop	{r7, pc}
 800bdf6:	bf00      	nop
 800bdf8:	e000ed04 	.word	0xe000ed04

0800bdfc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	b086      	sub	sp, #24
 800be00:	af00      	add	r7, sp, #0
 800be02:	60f8      	str	r0, [r7, #12]
 800be04:	60b9      	str	r1, [r7, #8]
 800be06:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800be08:	2300      	movs	r3, #0
 800be0a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be10:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be16:	2b00      	cmp	r3, #0
 800be18:	d10d      	bne.n	800be36 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d14d      	bne.n	800bebe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	689b      	ldr	r3, [r3, #8]
 800be26:	4618      	mov	r0, r3
 800be28:	f000 ffe0 	bl	800cdec <xTaskPriorityDisinherit>
 800be2c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	2200      	movs	r2, #0
 800be32:	609a      	str	r2, [r3, #8]
 800be34:	e043      	b.n	800bebe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d119      	bne.n	800be70 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	6858      	ldr	r0, [r3, #4]
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be44:	461a      	mov	r2, r3
 800be46:	68b9      	ldr	r1, [r7, #8]
 800be48:	f002 fe5c 	bl	800eb04 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	685a      	ldr	r2, [r3, #4]
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be54:	441a      	add	r2, r3
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	685a      	ldr	r2, [r3, #4]
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	689b      	ldr	r3, [r3, #8]
 800be62:	429a      	cmp	r2, r3
 800be64:	d32b      	bcc.n	800bebe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	681a      	ldr	r2, [r3, #0]
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	605a      	str	r2, [r3, #4]
 800be6e:	e026      	b.n	800bebe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	68d8      	ldr	r0, [r3, #12]
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be78:	461a      	mov	r2, r3
 800be7a:	68b9      	ldr	r1, [r7, #8]
 800be7c:	f002 fe42 	bl	800eb04 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	68da      	ldr	r2, [r3, #12]
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be88:	425b      	negs	r3, r3
 800be8a:	441a      	add	r2, r3
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	68da      	ldr	r2, [r3, #12]
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	429a      	cmp	r2, r3
 800be9a:	d207      	bcs.n	800beac <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	689a      	ldr	r2, [r3, #8]
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bea4:	425b      	negs	r3, r3
 800bea6:	441a      	add	r2, r3
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	2b02      	cmp	r3, #2
 800beb0:	d105      	bne.n	800bebe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800beb2:	693b      	ldr	r3, [r7, #16]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d002      	beq.n	800bebe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800beb8:	693b      	ldr	r3, [r7, #16]
 800beba:	3b01      	subs	r3, #1
 800bebc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bebe:	693b      	ldr	r3, [r7, #16]
 800bec0:	1c5a      	adds	r2, r3, #1
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800bec6:	697b      	ldr	r3, [r7, #20]
}
 800bec8:	4618      	mov	r0, r3
 800beca:	3718      	adds	r7, #24
 800becc:	46bd      	mov	sp, r7
 800bece:	bd80      	pop	{r7, pc}

0800bed0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800bed0:	b580      	push	{r7, lr}
 800bed2:	b082      	sub	sp, #8
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	6078      	str	r0, [r7, #4]
 800bed8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d018      	beq.n	800bf14 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	68da      	ldr	r2, [r3, #12]
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800beea:	441a      	add	r2, r3
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	68da      	ldr	r2, [r3, #12]
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	689b      	ldr	r3, [r3, #8]
 800bef8:	429a      	cmp	r2, r3
 800befa:	d303      	bcc.n	800bf04 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	681a      	ldr	r2, [r3, #0]
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	68d9      	ldr	r1, [r3, #12]
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf0c:	461a      	mov	r2, r3
 800bf0e:	6838      	ldr	r0, [r7, #0]
 800bf10:	f002 fdf8 	bl	800eb04 <memcpy>
	}
}
 800bf14:	bf00      	nop
 800bf16:	3708      	adds	r7, #8
 800bf18:	46bd      	mov	sp, r7
 800bf1a:	bd80      	pop	{r7, pc}

0800bf1c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	b084      	sub	sp, #16
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bf24:	f001 fc9e 	bl	800d864 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bf2e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bf30:	e011      	b.n	800bf56 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d012      	beq.n	800bf60 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	3324      	adds	r3, #36	; 0x24
 800bf3e:	4618      	mov	r0, r3
 800bf40:	f000 fd72 	bl	800ca28 <xTaskRemoveFromEventList>
 800bf44:	4603      	mov	r3, r0
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d001      	beq.n	800bf4e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bf4a:	f000 fe49 	bl	800cbe0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bf4e:	7bfb      	ldrb	r3, [r7, #15]
 800bf50:	3b01      	subs	r3, #1
 800bf52:	b2db      	uxtb	r3, r3
 800bf54:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bf56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	dce9      	bgt.n	800bf32 <prvUnlockQueue+0x16>
 800bf5e:	e000      	b.n	800bf62 <prvUnlockQueue+0x46>
					break;
 800bf60:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	22ff      	movs	r2, #255	; 0xff
 800bf66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800bf6a:	f001 fcab 	bl	800d8c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bf6e:	f001 fc79 	bl	800d864 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bf78:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bf7a:	e011      	b.n	800bfa0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	691b      	ldr	r3, [r3, #16]
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d012      	beq.n	800bfaa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	3310      	adds	r3, #16
 800bf88:	4618      	mov	r0, r3
 800bf8a:	f000 fd4d 	bl	800ca28 <xTaskRemoveFromEventList>
 800bf8e:	4603      	mov	r3, r0
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d001      	beq.n	800bf98 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bf94:	f000 fe24 	bl	800cbe0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bf98:	7bbb      	ldrb	r3, [r7, #14]
 800bf9a:	3b01      	subs	r3, #1
 800bf9c:	b2db      	uxtb	r3, r3
 800bf9e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bfa0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	dce9      	bgt.n	800bf7c <prvUnlockQueue+0x60>
 800bfa8:	e000      	b.n	800bfac <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bfaa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	22ff      	movs	r2, #255	; 0xff
 800bfb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800bfb4:	f001 fc86 	bl	800d8c4 <vPortExitCritical>
}
 800bfb8:	bf00      	nop
 800bfba:	3710      	adds	r7, #16
 800bfbc:	46bd      	mov	sp, r7
 800bfbe:	bd80      	pop	{r7, pc}

0800bfc0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bfc0:	b580      	push	{r7, lr}
 800bfc2:	b084      	sub	sp, #16
 800bfc4:	af00      	add	r7, sp, #0
 800bfc6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bfc8:	f001 fc4c 	bl	800d864 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d102      	bne.n	800bfda <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bfd4:	2301      	movs	r3, #1
 800bfd6:	60fb      	str	r3, [r7, #12]
 800bfd8:	e001      	b.n	800bfde <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bfda:	2300      	movs	r3, #0
 800bfdc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bfde:	f001 fc71 	bl	800d8c4 <vPortExitCritical>

	return xReturn;
 800bfe2:	68fb      	ldr	r3, [r7, #12]
}
 800bfe4:	4618      	mov	r0, r3
 800bfe6:	3710      	adds	r7, #16
 800bfe8:	46bd      	mov	sp, r7
 800bfea:	bd80      	pop	{r7, pc}

0800bfec <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bfec:	b580      	push	{r7, lr}
 800bfee:	b084      	sub	sp, #16
 800bff0:	af00      	add	r7, sp, #0
 800bff2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bff4:	f001 fc36 	bl	800d864 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c000:	429a      	cmp	r2, r3
 800c002:	d102      	bne.n	800c00a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c004:	2301      	movs	r3, #1
 800c006:	60fb      	str	r3, [r7, #12]
 800c008:	e001      	b.n	800c00e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c00a:	2300      	movs	r3, #0
 800c00c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c00e:	f001 fc59 	bl	800d8c4 <vPortExitCritical>

	return xReturn;
 800c012:	68fb      	ldr	r3, [r7, #12]
}
 800c014:	4618      	mov	r0, r3
 800c016:	3710      	adds	r7, #16
 800c018:	46bd      	mov	sp, r7
 800c01a:	bd80      	pop	{r7, pc}

0800c01c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c01c:	b480      	push	{r7}
 800c01e:	b085      	sub	sp, #20
 800c020:	af00      	add	r7, sp, #0
 800c022:	6078      	str	r0, [r7, #4]
 800c024:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c026:	2300      	movs	r3, #0
 800c028:	60fb      	str	r3, [r7, #12]
 800c02a:	e014      	b.n	800c056 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c02c:	4a0f      	ldr	r2, [pc, #60]	; (800c06c <vQueueAddToRegistry+0x50>)
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c034:	2b00      	cmp	r3, #0
 800c036:	d10b      	bne.n	800c050 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c038:	490c      	ldr	r1, [pc, #48]	; (800c06c <vQueueAddToRegistry+0x50>)
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	683a      	ldr	r2, [r7, #0]
 800c03e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c042:	4a0a      	ldr	r2, [pc, #40]	; (800c06c <vQueueAddToRegistry+0x50>)
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	00db      	lsls	r3, r3, #3
 800c048:	4413      	add	r3, r2
 800c04a:	687a      	ldr	r2, [r7, #4]
 800c04c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c04e:	e006      	b.n	800c05e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	3301      	adds	r3, #1
 800c054:	60fb      	str	r3, [r7, #12]
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	2b07      	cmp	r3, #7
 800c05a:	d9e7      	bls.n	800c02c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c05c:	bf00      	nop
 800c05e:	bf00      	nop
 800c060:	3714      	adds	r7, #20
 800c062:	46bd      	mov	sp, r7
 800c064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c068:	4770      	bx	lr
 800c06a:	bf00      	nop
 800c06c:	20000c00 	.word	0x20000c00

0800c070 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c070:	b580      	push	{r7, lr}
 800c072:	b086      	sub	sp, #24
 800c074:	af00      	add	r7, sp, #0
 800c076:	60f8      	str	r0, [r7, #12]
 800c078:	60b9      	str	r1, [r7, #8]
 800c07a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c080:	f001 fbf0 	bl	800d864 <vPortEnterCritical>
 800c084:	697b      	ldr	r3, [r7, #20]
 800c086:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c08a:	b25b      	sxtb	r3, r3
 800c08c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c090:	d103      	bne.n	800c09a <vQueueWaitForMessageRestricted+0x2a>
 800c092:	697b      	ldr	r3, [r7, #20]
 800c094:	2200      	movs	r2, #0
 800c096:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c09a:	697b      	ldr	r3, [r7, #20]
 800c09c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c0a0:	b25b      	sxtb	r3, r3
 800c0a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0a6:	d103      	bne.n	800c0b0 <vQueueWaitForMessageRestricted+0x40>
 800c0a8:	697b      	ldr	r3, [r7, #20]
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c0b0:	f001 fc08 	bl	800d8c4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c0b4:	697b      	ldr	r3, [r7, #20]
 800c0b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d106      	bne.n	800c0ca <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c0bc:	697b      	ldr	r3, [r7, #20]
 800c0be:	3324      	adds	r3, #36	; 0x24
 800c0c0:	687a      	ldr	r2, [r7, #4]
 800c0c2:	68b9      	ldr	r1, [r7, #8]
 800c0c4:	4618      	mov	r0, r3
 800c0c6:	f000 fc83 	bl	800c9d0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c0ca:	6978      	ldr	r0, [r7, #20]
 800c0cc:	f7ff ff26 	bl	800bf1c <prvUnlockQueue>
	}
 800c0d0:	bf00      	nop
 800c0d2:	3718      	adds	r7, #24
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	bd80      	pop	{r7, pc}

0800c0d8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c0d8:	b580      	push	{r7, lr}
 800c0da:	b08e      	sub	sp, #56	; 0x38
 800c0dc:	af04      	add	r7, sp, #16
 800c0de:	60f8      	str	r0, [r7, #12]
 800c0e0:	60b9      	str	r1, [r7, #8]
 800c0e2:	607a      	str	r2, [r7, #4]
 800c0e4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c0e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d10a      	bne.n	800c102 <xTaskCreateStatic+0x2a>
	__asm volatile
 800c0ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0f0:	f383 8811 	msr	BASEPRI, r3
 800c0f4:	f3bf 8f6f 	isb	sy
 800c0f8:	f3bf 8f4f 	dsb	sy
 800c0fc:	623b      	str	r3, [r7, #32]
}
 800c0fe:	bf00      	nop
 800c100:	e7fe      	b.n	800c100 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c102:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c104:	2b00      	cmp	r3, #0
 800c106:	d10a      	bne.n	800c11e <xTaskCreateStatic+0x46>
	__asm volatile
 800c108:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c10c:	f383 8811 	msr	BASEPRI, r3
 800c110:	f3bf 8f6f 	isb	sy
 800c114:	f3bf 8f4f 	dsb	sy
 800c118:	61fb      	str	r3, [r7, #28]
}
 800c11a:	bf00      	nop
 800c11c:	e7fe      	b.n	800c11c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c11e:	23c0      	movs	r3, #192	; 0xc0
 800c120:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c122:	693b      	ldr	r3, [r7, #16]
 800c124:	2bc0      	cmp	r3, #192	; 0xc0
 800c126:	d00a      	beq.n	800c13e <xTaskCreateStatic+0x66>
	__asm volatile
 800c128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c12c:	f383 8811 	msr	BASEPRI, r3
 800c130:	f3bf 8f6f 	isb	sy
 800c134:	f3bf 8f4f 	dsb	sy
 800c138:	61bb      	str	r3, [r7, #24]
}
 800c13a:	bf00      	nop
 800c13c:	e7fe      	b.n	800c13c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c13e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c140:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c142:	2b00      	cmp	r3, #0
 800c144:	d01e      	beq.n	800c184 <xTaskCreateStatic+0xac>
 800c146:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d01b      	beq.n	800c184 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c14c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c14e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c152:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c154:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c158:	2202      	movs	r2, #2
 800c15a:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c15e:	2300      	movs	r3, #0
 800c160:	9303      	str	r3, [sp, #12]
 800c162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c164:	9302      	str	r3, [sp, #8]
 800c166:	f107 0314 	add.w	r3, r7, #20
 800c16a:	9301      	str	r3, [sp, #4]
 800c16c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c16e:	9300      	str	r3, [sp, #0]
 800c170:	683b      	ldr	r3, [r7, #0]
 800c172:	687a      	ldr	r2, [r7, #4]
 800c174:	68b9      	ldr	r1, [r7, #8]
 800c176:	68f8      	ldr	r0, [r7, #12]
 800c178:	f000 f850 	bl	800c21c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c17c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c17e:	f000 f8f7 	bl	800c370 <prvAddNewTaskToReadyList>
 800c182:	e001      	b.n	800c188 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800c184:	2300      	movs	r3, #0
 800c186:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c188:	697b      	ldr	r3, [r7, #20]
	}
 800c18a:	4618      	mov	r0, r3
 800c18c:	3728      	adds	r7, #40	; 0x28
 800c18e:	46bd      	mov	sp, r7
 800c190:	bd80      	pop	{r7, pc}

0800c192 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c192:	b580      	push	{r7, lr}
 800c194:	b08c      	sub	sp, #48	; 0x30
 800c196:	af04      	add	r7, sp, #16
 800c198:	60f8      	str	r0, [r7, #12]
 800c19a:	60b9      	str	r1, [r7, #8]
 800c19c:	603b      	str	r3, [r7, #0]
 800c19e:	4613      	mov	r3, r2
 800c1a0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c1a2:	88fb      	ldrh	r3, [r7, #6]
 800c1a4:	009b      	lsls	r3, r3, #2
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	f001 fc7e 	bl	800daa8 <pvPortMalloc>
 800c1ac:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c1ae:	697b      	ldr	r3, [r7, #20]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d00e      	beq.n	800c1d2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c1b4:	20c0      	movs	r0, #192	; 0xc0
 800c1b6:	f001 fc77 	bl	800daa8 <pvPortMalloc>
 800c1ba:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c1bc:	69fb      	ldr	r3, [r7, #28]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d003      	beq.n	800c1ca <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c1c2:	69fb      	ldr	r3, [r7, #28]
 800c1c4:	697a      	ldr	r2, [r7, #20]
 800c1c6:	631a      	str	r2, [r3, #48]	; 0x30
 800c1c8:	e005      	b.n	800c1d6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c1ca:	6978      	ldr	r0, [r7, #20]
 800c1cc:	f001 fd38 	bl	800dc40 <vPortFree>
 800c1d0:	e001      	b.n	800c1d6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c1d2:	2300      	movs	r3, #0
 800c1d4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c1d6:	69fb      	ldr	r3, [r7, #28]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d017      	beq.n	800c20c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c1dc:	69fb      	ldr	r3, [r7, #28]
 800c1de:	2200      	movs	r2, #0
 800c1e0:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c1e4:	88fa      	ldrh	r2, [r7, #6]
 800c1e6:	2300      	movs	r3, #0
 800c1e8:	9303      	str	r3, [sp, #12]
 800c1ea:	69fb      	ldr	r3, [r7, #28]
 800c1ec:	9302      	str	r3, [sp, #8]
 800c1ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1f0:	9301      	str	r3, [sp, #4]
 800c1f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1f4:	9300      	str	r3, [sp, #0]
 800c1f6:	683b      	ldr	r3, [r7, #0]
 800c1f8:	68b9      	ldr	r1, [r7, #8]
 800c1fa:	68f8      	ldr	r0, [r7, #12]
 800c1fc:	f000 f80e 	bl	800c21c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c200:	69f8      	ldr	r0, [r7, #28]
 800c202:	f000 f8b5 	bl	800c370 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c206:	2301      	movs	r3, #1
 800c208:	61bb      	str	r3, [r7, #24]
 800c20a:	e002      	b.n	800c212 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c20c:	f04f 33ff 	mov.w	r3, #4294967295
 800c210:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c212:	69bb      	ldr	r3, [r7, #24]
	}
 800c214:	4618      	mov	r0, r3
 800c216:	3720      	adds	r7, #32
 800c218:	46bd      	mov	sp, r7
 800c21a:	bd80      	pop	{r7, pc}

0800c21c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c21c:	b580      	push	{r7, lr}
 800c21e:	b088      	sub	sp, #32
 800c220:	af00      	add	r7, sp, #0
 800c222:	60f8      	str	r0, [r7, #12]
 800c224:	60b9      	str	r1, [r7, #8]
 800c226:	607a      	str	r2, [r7, #4]
 800c228:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c22a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c22c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	009b      	lsls	r3, r3, #2
 800c232:	461a      	mov	r2, r3
 800c234:	21a5      	movs	r1, #165	; 0xa5
 800c236:	f002 fc73 	bl	800eb20 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c23a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c23c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800c244:	3b01      	subs	r3, #1
 800c246:	009b      	lsls	r3, r3, #2
 800c248:	4413      	add	r3, r2
 800c24a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c24c:	69bb      	ldr	r3, [r7, #24]
 800c24e:	f023 0307 	bic.w	r3, r3, #7
 800c252:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c254:	69bb      	ldr	r3, [r7, #24]
 800c256:	f003 0307 	and.w	r3, r3, #7
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d00a      	beq.n	800c274 <prvInitialiseNewTask+0x58>
	__asm volatile
 800c25e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c262:	f383 8811 	msr	BASEPRI, r3
 800c266:	f3bf 8f6f 	isb	sy
 800c26a:	f3bf 8f4f 	dsb	sy
 800c26e:	617b      	str	r3, [r7, #20]
}
 800c270:	bf00      	nop
 800c272:	e7fe      	b.n	800c272 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c274:	68bb      	ldr	r3, [r7, #8]
 800c276:	2b00      	cmp	r3, #0
 800c278:	d01f      	beq.n	800c2ba <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c27a:	2300      	movs	r3, #0
 800c27c:	61fb      	str	r3, [r7, #28]
 800c27e:	e012      	b.n	800c2a6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c280:	68ba      	ldr	r2, [r7, #8]
 800c282:	69fb      	ldr	r3, [r7, #28]
 800c284:	4413      	add	r3, r2
 800c286:	7819      	ldrb	r1, [r3, #0]
 800c288:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c28a:	69fb      	ldr	r3, [r7, #28]
 800c28c:	4413      	add	r3, r2
 800c28e:	3334      	adds	r3, #52	; 0x34
 800c290:	460a      	mov	r2, r1
 800c292:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c294:	68ba      	ldr	r2, [r7, #8]
 800c296:	69fb      	ldr	r3, [r7, #28]
 800c298:	4413      	add	r3, r2
 800c29a:	781b      	ldrb	r3, [r3, #0]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d006      	beq.n	800c2ae <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c2a0:	69fb      	ldr	r3, [r7, #28]
 800c2a2:	3301      	adds	r3, #1
 800c2a4:	61fb      	str	r3, [r7, #28]
 800c2a6:	69fb      	ldr	r3, [r7, #28]
 800c2a8:	2b0f      	cmp	r3, #15
 800c2aa:	d9e9      	bls.n	800c280 <prvInitialiseNewTask+0x64>
 800c2ac:	e000      	b.n	800c2b0 <prvInitialiseNewTask+0x94>
			{
				break;
 800c2ae:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c2b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2b2:	2200      	movs	r2, #0
 800c2b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c2b8:	e003      	b.n	800c2c2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c2ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2bc:	2200      	movs	r2, #0
 800c2be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c2c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2c4:	2b37      	cmp	r3, #55	; 0x37
 800c2c6:	d901      	bls.n	800c2cc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c2c8:	2337      	movs	r3, #55	; 0x37
 800c2ca:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c2cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c2d0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c2d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c2d6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c2d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2da:	2200      	movs	r2, #0
 800c2dc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c2de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2e0:	3304      	adds	r3, #4
 800c2e2:	4618      	mov	r0, r3
 800c2e4:	f7ff f978 	bl	800b5d8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c2e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2ea:	3318      	adds	r3, #24
 800c2ec:	4618      	mov	r0, r3
 800c2ee:	f7ff f973 	bl	800b5d8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c2f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c2f6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c2f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2fa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c2fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c300:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c304:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c306:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800c308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c30a:	2200      	movs	r2, #0
 800c30c:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c30e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c310:	2200      	movs	r2, #0
 800c312:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c318:	2200      	movs	r2, #0
 800c31a:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c31e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c320:	3358      	adds	r3, #88	; 0x58
 800c322:	2260      	movs	r2, #96	; 0x60
 800c324:	2100      	movs	r1, #0
 800c326:	4618      	mov	r0, r3
 800c328:	f002 fbfa 	bl	800eb20 <memset>
 800c32c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c32e:	4a0d      	ldr	r2, [pc, #52]	; (800c364 <prvInitialiseNewTask+0x148>)
 800c330:	65da      	str	r2, [r3, #92]	; 0x5c
 800c332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c334:	4a0c      	ldr	r2, [pc, #48]	; (800c368 <prvInitialiseNewTask+0x14c>)
 800c336:	661a      	str	r2, [r3, #96]	; 0x60
 800c338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c33a:	4a0c      	ldr	r2, [pc, #48]	; (800c36c <prvInitialiseNewTask+0x150>)
 800c33c:	665a      	str	r2, [r3, #100]	; 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c33e:	683a      	ldr	r2, [r7, #0]
 800c340:	68f9      	ldr	r1, [r7, #12]
 800c342:	69b8      	ldr	r0, [r7, #24]
 800c344:	f001 f962 	bl	800d60c <pxPortInitialiseStack>
 800c348:	4602      	mov	r2, r0
 800c34a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c34c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c34e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c350:	2b00      	cmp	r3, #0
 800c352:	d002      	beq.n	800c35a <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c356:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c358:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c35a:	bf00      	nop
 800c35c:	3720      	adds	r7, #32
 800c35e:	46bd      	mov	sp, r7
 800c360:	bd80      	pop	{r7, pc}
 800c362:	bf00      	nop
 800c364:	08012aec 	.word	0x08012aec
 800c368:	08012b0c 	.word	0x08012b0c
 800c36c:	08012acc 	.word	0x08012acc

0800c370 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c370:	b580      	push	{r7, lr}
 800c372:	b082      	sub	sp, #8
 800c374:	af00      	add	r7, sp, #0
 800c376:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c378:	f001 fa74 	bl	800d864 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c37c:	4b2d      	ldr	r3, [pc, #180]	; (800c434 <prvAddNewTaskToReadyList+0xc4>)
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	3301      	adds	r3, #1
 800c382:	4a2c      	ldr	r2, [pc, #176]	; (800c434 <prvAddNewTaskToReadyList+0xc4>)
 800c384:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c386:	4b2c      	ldr	r3, [pc, #176]	; (800c438 <prvAddNewTaskToReadyList+0xc8>)
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d109      	bne.n	800c3a2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c38e:	4a2a      	ldr	r2, [pc, #168]	; (800c438 <prvAddNewTaskToReadyList+0xc8>)
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c394:	4b27      	ldr	r3, [pc, #156]	; (800c434 <prvAddNewTaskToReadyList+0xc4>)
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	2b01      	cmp	r3, #1
 800c39a:	d110      	bne.n	800c3be <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c39c:	f000 fc46 	bl	800cc2c <prvInitialiseTaskLists>
 800c3a0:	e00d      	b.n	800c3be <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c3a2:	4b26      	ldr	r3, [pc, #152]	; (800c43c <prvAddNewTaskToReadyList+0xcc>)
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d109      	bne.n	800c3be <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c3aa:	4b23      	ldr	r3, [pc, #140]	; (800c438 <prvAddNewTaskToReadyList+0xc8>)
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3b4:	429a      	cmp	r2, r3
 800c3b6:	d802      	bhi.n	800c3be <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c3b8:	4a1f      	ldr	r2, [pc, #124]	; (800c438 <prvAddNewTaskToReadyList+0xc8>)
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c3be:	4b20      	ldr	r3, [pc, #128]	; (800c440 <prvAddNewTaskToReadyList+0xd0>)
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	3301      	adds	r3, #1
 800c3c4:	4a1e      	ldr	r2, [pc, #120]	; (800c440 <prvAddNewTaskToReadyList+0xd0>)
 800c3c6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c3c8:	4b1d      	ldr	r3, [pc, #116]	; (800c440 <prvAddNewTaskToReadyList+0xd0>)
 800c3ca:	681a      	ldr	r2, [r3, #0]
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3d4:	4b1b      	ldr	r3, [pc, #108]	; (800c444 <prvAddNewTaskToReadyList+0xd4>)
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	429a      	cmp	r2, r3
 800c3da:	d903      	bls.n	800c3e4 <prvAddNewTaskToReadyList+0x74>
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3e0:	4a18      	ldr	r2, [pc, #96]	; (800c444 <prvAddNewTaskToReadyList+0xd4>)
 800c3e2:	6013      	str	r3, [r2, #0]
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3e8:	4613      	mov	r3, r2
 800c3ea:	009b      	lsls	r3, r3, #2
 800c3ec:	4413      	add	r3, r2
 800c3ee:	009b      	lsls	r3, r3, #2
 800c3f0:	4a15      	ldr	r2, [pc, #84]	; (800c448 <prvAddNewTaskToReadyList+0xd8>)
 800c3f2:	441a      	add	r2, r3
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	3304      	adds	r3, #4
 800c3f8:	4619      	mov	r1, r3
 800c3fa:	4610      	mov	r0, r2
 800c3fc:	f7ff f8f9 	bl	800b5f2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c400:	f001 fa60 	bl	800d8c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c404:	4b0d      	ldr	r3, [pc, #52]	; (800c43c <prvAddNewTaskToReadyList+0xcc>)
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d00e      	beq.n	800c42a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c40c:	4b0a      	ldr	r3, [pc, #40]	; (800c438 <prvAddNewTaskToReadyList+0xc8>)
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c416:	429a      	cmp	r2, r3
 800c418:	d207      	bcs.n	800c42a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c41a:	4b0c      	ldr	r3, [pc, #48]	; (800c44c <prvAddNewTaskToReadyList+0xdc>)
 800c41c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c420:	601a      	str	r2, [r3, #0]
 800c422:	f3bf 8f4f 	dsb	sy
 800c426:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c42a:	bf00      	nop
 800c42c:	3708      	adds	r7, #8
 800c42e:	46bd      	mov	sp, r7
 800c430:	bd80      	pop	{r7, pc}
 800c432:	bf00      	nop
 800c434:	20001114 	.word	0x20001114
 800c438:	20000c40 	.word	0x20000c40
 800c43c:	20001120 	.word	0x20001120
 800c440:	20001130 	.word	0x20001130
 800c444:	2000111c 	.word	0x2000111c
 800c448:	20000c44 	.word	0x20000c44
 800c44c:	e000ed04 	.word	0xe000ed04

0800c450 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c450:	b580      	push	{r7, lr}
 800c452:	b084      	sub	sp, #16
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c458:	2300      	movs	r3, #0
 800c45a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d017      	beq.n	800c492 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c462:	4b13      	ldr	r3, [pc, #76]	; (800c4b0 <vTaskDelay+0x60>)
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	2b00      	cmp	r3, #0
 800c468:	d00a      	beq.n	800c480 <vTaskDelay+0x30>
	__asm volatile
 800c46a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c46e:	f383 8811 	msr	BASEPRI, r3
 800c472:	f3bf 8f6f 	isb	sy
 800c476:	f3bf 8f4f 	dsb	sy
 800c47a:	60bb      	str	r3, [r7, #8]
}
 800c47c:	bf00      	nop
 800c47e:	e7fe      	b.n	800c47e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c480:	f000 f88c 	bl	800c59c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c484:	2100      	movs	r1, #0
 800c486:	6878      	ldr	r0, [r7, #4]
 800c488:	f000 fd1e 	bl	800cec8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c48c:	f000 f894 	bl	800c5b8 <xTaskResumeAll>
 800c490:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	2b00      	cmp	r3, #0
 800c496:	d107      	bne.n	800c4a8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c498:	4b06      	ldr	r3, [pc, #24]	; (800c4b4 <vTaskDelay+0x64>)
 800c49a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c49e:	601a      	str	r2, [r3, #0]
 800c4a0:	f3bf 8f4f 	dsb	sy
 800c4a4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c4a8:	bf00      	nop
 800c4aa:	3710      	adds	r7, #16
 800c4ac:	46bd      	mov	sp, r7
 800c4ae:	bd80      	pop	{r7, pc}
 800c4b0:	2000113c 	.word	0x2000113c
 800c4b4:	e000ed04 	.word	0xe000ed04

0800c4b8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c4b8:	b580      	push	{r7, lr}
 800c4ba:	b08a      	sub	sp, #40	; 0x28
 800c4bc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c4be:	2300      	movs	r3, #0
 800c4c0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c4c6:	463a      	mov	r2, r7
 800c4c8:	1d39      	adds	r1, r7, #4
 800c4ca:	f107 0308 	add.w	r3, r7, #8
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	f7ff f82e 	bl	800b530 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c4d4:	6839      	ldr	r1, [r7, #0]
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	68ba      	ldr	r2, [r7, #8]
 800c4da:	9202      	str	r2, [sp, #8]
 800c4dc:	9301      	str	r3, [sp, #4]
 800c4de:	2300      	movs	r3, #0
 800c4e0:	9300      	str	r3, [sp, #0]
 800c4e2:	2300      	movs	r3, #0
 800c4e4:	460a      	mov	r2, r1
 800c4e6:	4925      	ldr	r1, [pc, #148]	; (800c57c <vTaskStartScheduler+0xc4>)
 800c4e8:	4825      	ldr	r0, [pc, #148]	; (800c580 <vTaskStartScheduler+0xc8>)
 800c4ea:	f7ff fdf5 	bl	800c0d8 <xTaskCreateStatic>
 800c4ee:	4603      	mov	r3, r0
 800c4f0:	4a24      	ldr	r2, [pc, #144]	; (800c584 <vTaskStartScheduler+0xcc>)
 800c4f2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c4f4:	4b23      	ldr	r3, [pc, #140]	; (800c584 <vTaskStartScheduler+0xcc>)
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d002      	beq.n	800c502 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c4fc:	2301      	movs	r3, #1
 800c4fe:	617b      	str	r3, [r7, #20]
 800c500:	e001      	b.n	800c506 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c502:	2300      	movs	r3, #0
 800c504:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c506:	697b      	ldr	r3, [r7, #20]
 800c508:	2b01      	cmp	r3, #1
 800c50a:	d102      	bne.n	800c512 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c50c:	f000 fd30 	bl	800cf70 <xTimerCreateTimerTask>
 800c510:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c512:	697b      	ldr	r3, [r7, #20]
 800c514:	2b01      	cmp	r3, #1
 800c516:	d11d      	bne.n	800c554 <vTaskStartScheduler+0x9c>
	__asm volatile
 800c518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c51c:	f383 8811 	msr	BASEPRI, r3
 800c520:	f3bf 8f6f 	isb	sy
 800c524:	f3bf 8f4f 	dsb	sy
 800c528:	613b      	str	r3, [r7, #16]
}
 800c52a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c52c:	4b16      	ldr	r3, [pc, #88]	; (800c588 <vTaskStartScheduler+0xd0>)
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	3358      	adds	r3, #88	; 0x58
 800c532:	4a16      	ldr	r2, [pc, #88]	; (800c58c <vTaskStartScheduler+0xd4>)
 800c534:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c536:	4b16      	ldr	r3, [pc, #88]	; (800c590 <vTaskStartScheduler+0xd8>)
 800c538:	f04f 32ff 	mov.w	r2, #4294967295
 800c53c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c53e:	4b15      	ldr	r3, [pc, #84]	; (800c594 <vTaskStartScheduler+0xdc>)
 800c540:	2201      	movs	r2, #1
 800c542:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c544:	4b14      	ldr	r3, [pc, #80]	; (800c598 <vTaskStartScheduler+0xe0>)
 800c546:	2200      	movs	r2, #0
 800c548:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800c54a:	f7f4 f927 	bl	800079c <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c54e:	f001 f8e7 	bl	800d720 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c552:	e00e      	b.n	800c572 <vTaskStartScheduler+0xba>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c554:	697b      	ldr	r3, [r7, #20]
 800c556:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c55a:	d10a      	bne.n	800c572 <vTaskStartScheduler+0xba>
	__asm volatile
 800c55c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c560:	f383 8811 	msr	BASEPRI, r3
 800c564:	f3bf 8f6f 	isb	sy
 800c568:	f3bf 8f4f 	dsb	sy
 800c56c:	60fb      	str	r3, [r7, #12]
}
 800c56e:	bf00      	nop
 800c570:	e7fe      	b.n	800c570 <vTaskStartScheduler+0xb8>
}
 800c572:	bf00      	nop
 800c574:	3718      	adds	r7, #24
 800c576:	46bd      	mov	sp, r7
 800c578:	bd80      	pop	{r7, pc}
 800c57a:	bf00      	nop
 800c57c:	08010134 	.word	0x08010134
 800c580:	0800cbf9 	.word	0x0800cbf9
 800c584:	20001138 	.word	0x20001138
 800c588:	20000c40 	.word	0x20000c40
 800c58c:	20000250 	.word	0x20000250
 800c590:	20001134 	.word	0x20001134
 800c594:	20001120 	.word	0x20001120
 800c598:	20001118 	.word	0x20001118

0800c59c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c59c:	b480      	push	{r7}
 800c59e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c5a0:	4b04      	ldr	r3, [pc, #16]	; (800c5b4 <vTaskSuspendAll+0x18>)
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	3301      	adds	r3, #1
 800c5a6:	4a03      	ldr	r2, [pc, #12]	; (800c5b4 <vTaskSuspendAll+0x18>)
 800c5a8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c5aa:	bf00      	nop
 800c5ac:	46bd      	mov	sp, r7
 800c5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b2:	4770      	bx	lr
 800c5b4:	2000113c 	.word	0x2000113c

0800c5b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c5b8:	b580      	push	{r7, lr}
 800c5ba:	b084      	sub	sp, #16
 800c5bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c5be:	2300      	movs	r3, #0
 800c5c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c5c6:	4b42      	ldr	r3, [pc, #264]	; (800c6d0 <xTaskResumeAll+0x118>)
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d10a      	bne.n	800c5e4 <xTaskResumeAll+0x2c>
	__asm volatile
 800c5ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5d2:	f383 8811 	msr	BASEPRI, r3
 800c5d6:	f3bf 8f6f 	isb	sy
 800c5da:	f3bf 8f4f 	dsb	sy
 800c5de:	603b      	str	r3, [r7, #0]
}
 800c5e0:	bf00      	nop
 800c5e2:	e7fe      	b.n	800c5e2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c5e4:	f001 f93e 	bl	800d864 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c5e8:	4b39      	ldr	r3, [pc, #228]	; (800c6d0 <xTaskResumeAll+0x118>)
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	3b01      	subs	r3, #1
 800c5ee:	4a38      	ldr	r2, [pc, #224]	; (800c6d0 <xTaskResumeAll+0x118>)
 800c5f0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c5f2:	4b37      	ldr	r3, [pc, #220]	; (800c6d0 <xTaskResumeAll+0x118>)
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d162      	bne.n	800c6c0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c5fa:	4b36      	ldr	r3, [pc, #216]	; (800c6d4 <xTaskResumeAll+0x11c>)
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d05e      	beq.n	800c6c0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c602:	e02f      	b.n	800c664 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c604:	4b34      	ldr	r3, [pc, #208]	; (800c6d8 <xTaskResumeAll+0x120>)
 800c606:	68db      	ldr	r3, [r3, #12]
 800c608:	68db      	ldr	r3, [r3, #12]
 800c60a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	3318      	adds	r3, #24
 800c610:	4618      	mov	r0, r3
 800c612:	f7ff f84b 	bl	800b6ac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	3304      	adds	r3, #4
 800c61a:	4618      	mov	r0, r3
 800c61c:	f7ff f846 	bl	800b6ac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c624:	4b2d      	ldr	r3, [pc, #180]	; (800c6dc <xTaskResumeAll+0x124>)
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	429a      	cmp	r2, r3
 800c62a:	d903      	bls.n	800c634 <xTaskResumeAll+0x7c>
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c630:	4a2a      	ldr	r2, [pc, #168]	; (800c6dc <xTaskResumeAll+0x124>)
 800c632:	6013      	str	r3, [r2, #0]
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c638:	4613      	mov	r3, r2
 800c63a:	009b      	lsls	r3, r3, #2
 800c63c:	4413      	add	r3, r2
 800c63e:	009b      	lsls	r3, r3, #2
 800c640:	4a27      	ldr	r2, [pc, #156]	; (800c6e0 <xTaskResumeAll+0x128>)
 800c642:	441a      	add	r2, r3
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	3304      	adds	r3, #4
 800c648:	4619      	mov	r1, r3
 800c64a:	4610      	mov	r0, r2
 800c64c:	f7fe ffd1 	bl	800b5f2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c654:	4b23      	ldr	r3, [pc, #140]	; (800c6e4 <xTaskResumeAll+0x12c>)
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c65a:	429a      	cmp	r2, r3
 800c65c:	d302      	bcc.n	800c664 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800c65e:	4b22      	ldr	r3, [pc, #136]	; (800c6e8 <xTaskResumeAll+0x130>)
 800c660:	2201      	movs	r2, #1
 800c662:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c664:	4b1c      	ldr	r3, [pc, #112]	; (800c6d8 <xTaskResumeAll+0x120>)
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d1cb      	bne.n	800c604 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d001      	beq.n	800c676 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c672:	f000 fb7d 	bl	800cd70 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c676:	4b1d      	ldr	r3, [pc, #116]	; (800c6ec <xTaskResumeAll+0x134>)
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d010      	beq.n	800c6a4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c682:	f000 f847 	bl	800c714 <xTaskIncrementTick>
 800c686:	4603      	mov	r3, r0
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d002      	beq.n	800c692 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800c68c:	4b16      	ldr	r3, [pc, #88]	; (800c6e8 <xTaskResumeAll+0x130>)
 800c68e:	2201      	movs	r2, #1
 800c690:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	3b01      	subs	r3, #1
 800c696:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d1f1      	bne.n	800c682 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800c69e:	4b13      	ldr	r3, [pc, #76]	; (800c6ec <xTaskResumeAll+0x134>)
 800c6a0:	2200      	movs	r2, #0
 800c6a2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c6a4:	4b10      	ldr	r3, [pc, #64]	; (800c6e8 <xTaskResumeAll+0x130>)
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d009      	beq.n	800c6c0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c6ac:	2301      	movs	r3, #1
 800c6ae:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c6b0:	4b0f      	ldr	r3, [pc, #60]	; (800c6f0 <xTaskResumeAll+0x138>)
 800c6b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c6b6:	601a      	str	r2, [r3, #0]
 800c6b8:	f3bf 8f4f 	dsb	sy
 800c6bc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c6c0:	f001 f900 	bl	800d8c4 <vPortExitCritical>

	return xAlreadyYielded;
 800c6c4:	68bb      	ldr	r3, [r7, #8]
}
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	3710      	adds	r7, #16
 800c6ca:	46bd      	mov	sp, r7
 800c6cc:	bd80      	pop	{r7, pc}
 800c6ce:	bf00      	nop
 800c6d0:	2000113c 	.word	0x2000113c
 800c6d4:	20001114 	.word	0x20001114
 800c6d8:	200010d4 	.word	0x200010d4
 800c6dc:	2000111c 	.word	0x2000111c
 800c6e0:	20000c44 	.word	0x20000c44
 800c6e4:	20000c40 	.word	0x20000c40
 800c6e8:	20001128 	.word	0x20001128
 800c6ec:	20001124 	.word	0x20001124
 800c6f0:	e000ed04 	.word	0xe000ed04

0800c6f4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c6f4:	b480      	push	{r7}
 800c6f6:	b083      	sub	sp, #12
 800c6f8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c6fa:	4b05      	ldr	r3, [pc, #20]	; (800c710 <xTaskGetTickCount+0x1c>)
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c700:	687b      	ldr	r3, [r7, #4]
}
 800c702:	4618      	mov	r0, r3
 800c704:	370c      	adds	r7, #12
 800c706:	46bd      	mov	sp, r7
 800c708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c70c:	4770      	bx	lr
 800c70e:	bf00      	nop
 800c710:	20001118 	.word	0x20001118

0800c714 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c714:	b580      	push	{r7, lr}
 800c716:	b086      	sub	sp, #24
 800c718:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c71a:	2300      	movs	r3, #0
 800c71c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c71e:	4b4f      	ldr	r3, [pc, #316]	; (800c85c <xTaskIncrementTick+0x148>)
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	2b00      	cmp	r3, #0
 800c724:	f040 808f 	bne.w	800c846 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c728:	4b4d      	ldr	r3, [pc, #308]	; (800c860 <xTaskIncrementTick+0x14c>)
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	3301      	adds	r3, #1
 800c72e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c730:	4a4b      	ldr	r2, [pc, #300]	; (800c860 <xTaskIncrementTick+0x14c>)
 800c732:	693b      	ldr	r3, [r7, #16]
 800c734:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c736:	693b      	ldr	r3, [r7, #16]
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d120      	bne.n	800c77e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c73c:	4b49      	ldr	r3, [pc, #292]	; (800c864 <xTaskIncrementTick+0x150>)
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	2b00      	cmp	r3, #0
 800c744:	d00a      	beq.n	800c75c <xTaskIncrementTick+0x48>
	__asm volatile
 800c746:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c74a:	f383 8811 	msr	BASEPRI, r3
 800c74e:	f3bf 8f6f 	isb	sy
 800c752:	f3bf 8f4f 	dsb	sy
 800c756:	603b      	str	r3, [r7, #0]
}
 800c758:	bf00      	nop
 800c75a:	e7fe      	b.n	800c75a <xTaskIncrementTick+0x46>
 800c75c:	4b41      	ldr	r3, [pc, #260]	; (800c864 <xTaskIncrementTick+0x150>)
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	60fb      	str	r3, [r7, #12]
 800c762:	4b41      	ldr	r3, [pc, #260]	; (800c868 <xTaskIncrementTick+0x154>)
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	4a3f      	ldr	r2, [pc, #252]	; (800c864 <xTaskIncrementTick+0x150>)
 800c768:	6013      	str	r3, [r2, #0]
 800c76a:	4a3f      	ldr	r2, [pc, #252]	; (800c868 <xTaskIncrementTick+0x154>)
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	6013      	str	r3, [r2, #0]
 800c770:	4b3e      	ldr	r3, [pc, #248]	; (800c86c <xTaskIncrementTick+0x158>)
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	3301      	adds	r3, #1
 800c776:	4a3d      	ldr	r2, [pc, #244]	; (800c86c <xTaskIncrementTick+0x158>)
 800c778:	6013      	str	r3, [r2, #0]
 800c77a:	f000 faf9 	bl	800cd70 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c77e:	4b3c      	ldr	r3, [pc, #240]	; (800c870 <xTaskIncrementTick+0x15c>)
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	693a      	ldr	r2, [r7, #16]
 800c784:	429a      	cmp	r2, r3
 800c786:	d349      	bcc.n	800c81c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c788:	4b36      	ldr	r3, [pc, #216]	; (800c864 <xTaskIncrementTick+0x150>)
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d104      	bne.n	800c79c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c792:	4b37      	ldr	r3, [pc, #220]	; (800c870 <xTaskIncrementTick+0x15c>)
 800c794:	f04f 32ff 	mov.w	r2, #4294967295
 800c798:	601a      	str	r2, [r3, #0]
					break;
 800c79a:	e03f      	b.n	800c81c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c79c:	4b31      	ldr	r3, [pc, #196]	; (800c864 <xTaskIncrementTick+0x150>)
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	68db      	ldr	r3, [r3, #12]
 800c7a2:	68db      	ldr	r3, [r3, #12]
 800c7a4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c7a6:	68bb      	ldr	r3, [r7, #8]
 800c7a8:	685b      	ldr	r3, [r3, #4]
 800c7aa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c7ac:	693a      	ldr	r2, [r7, #16]
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	429a      	cmp	r2, r3
 800c7b2:	d203      	bcs.n	800c7bc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c7b4:	4a2e      	ldr	r2, [pc, #184]	; (800c870 <xTaskIncrementTick+0x15c>)
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c7ba:	e02f      	b.n	800c81c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c7bc:	68bb      	ldr	r3, [r7, #8]
 800c7be:	3304      	adds	r3, #4
 800c7c0:	4618      	mov	r0, r3
 800c7c2:	f7fe ff73 	bl	800b6ac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c7c6:	68bb      	ldr	r3, [r7, #8]
 800c7c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d004      	beq.n	800c7d8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c7ce:	68bb      	ldr	r3, [r7, #8]
 800c7d0:	3318      	adds	r3, #24
 800c7d2:	4618      	mov	r0, r3
 800c7d4:	f7fe ff6a 	bl	800b6ac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c7d8:	68bb      	ldr	r3, [r7, #8]
 800c7da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7dc:	4b25      	ldr	r3, [pc, #148]	; (800c874 <xTaskIncrementTick+0x160>)
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	429a      	cmp	r2, r3
 800c7e2:	d903      	bls.n	800c7ec <xTaskIncrementTick+0xd8>
 800c7e4:	68bb      	ldr	r3, [r7, #8]
 800c7e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7e8:	4a22      	ldr	r2, [pc, #136]	; (800c874 <xTaskIncrementTick+0x160>)
 800c7ea:	6013      	str	r3, [r2, #0]
 800c7ec:	68bb      	ldr	r3, [r7, #8]
 800c7ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7f0:	4613      	mov	r3, r2
 800c7f2:	009b      	lsls	r3, r3, #2
 800c7f4:	4413      	add	r3, r2
 800c7f6:	009b      	lsls	r3, r3, #2
 800c7f8:	4a1f      	ldr	r2, [pc, #124]	; (800c878 <xTaskIncrementTick+0x164>)
 800c7fa:	441a      	add	r2, r3
 800c7fc:	68bb      	ldr	r3, [r7, #8]
 800c7fe:	3304      	adds	r3, #4
 800c800:	4619      	mov	r1, r3
 800c802:	4610      	mov	r0, r2
 800c804:	f7fe fef5 	bl	800b5f2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c808:	68bb      	ldr	r3, [r7, #8]
 800c80a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c80c:	4b1b      	ldr	r3, [pc, #108]	; (800c87c <xTaskIncrementTick+0x168>)
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c812:	429a      	cmp	r2, r3
 800c814:	d3b8      	bcc.n	800c788 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800c816:	2301      	movs	r3, #1
 800c818:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c81a:	e7b5      	b.n	800c788 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c81c:	4b17      	ldr	r3, [pc, #92]	; (800c87c <xTaskIncrementTick+0x168>)
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c822:	4915      	ldr	r1, [pc, #84]	; (800c878 <xTaskIncrementTick+0x164>)
 800c824:	4613      	mov	r3, r2
 800c826:	009b      	lsls	r3, r3, #2
 800c828:	4413      	add	r3, r2
 800c82a:	009b      	lsls	r3, r3, #2
 800c82c:	440b      	add	r3, r1
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	2b01      	cmp	r3, #1
 800c832:	d901      	bls.n	800c838 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800c834:	2301      	movs	r3, #1
 800c836:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c838:	4b11      	ldr	r3, [pc, #68]	; (800c880 <xTaskIncrementTick+0x16c>)
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d007      	beq.n	800c850 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800c840:	2301      	movs	r3, #1
 800c842:	617b      	str	r3, [r7, #20]
 800c844:	e004      	b.n	800c850 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c846:	4b0f      	ldr	r3, [pc, #60]	; (800c884 <xTaskIncrementTick+0x170>)
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	3301      	adds	r3, #1
 800c84c:	4a0d      	ldr	r2, [pc, #52]	; (800c884 <xTaskIncrementTick+0x170>)
 800c84e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c850:	697b      	ldr	r3, [r7, #20]
}
 800c852:	4618      	mov	r0, r3
 800c854:	3718      	adds	r7, #24
 800c856:	46bd      	mov	sp, r7
 800c858:	bd80      	pop	{r7, pc}
 800c85a:	bf00      	nop
 800c85c:	2000113c 	.word	0x2000113c
 800c860:	20001118 	.word	0x20001118
 800c864:	200010cc 	.word	0x200010cc
 800c868:	200010d0 	.word	0x200010d0
 800c86c:	2000112c 	.word	0x2000112c
 800c870:	20001134 	.word	0x20001134
 800c874:	2000111c 	.word	0x2000111c
 800c878:	20000c44 	.word	0x20000c44
 800c87c:	20000c40 	.word	0x20000c40
 800c880:	20001128 	.word	0x20001128
 800c884:	20001124 	.word	0x20001124

0800c888 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c888:	b580      	push	{r7, lr}
 800c88a:	b084      	sub	sp, #16
 800c88c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c88e:	4b36      	ldr	r3, [pc, #216]	; (800c968 <vTaskSwitchContext+0xe0>)
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	2b00      	cmp	r3, #0
 800c894:	d003      	beq.n	800c89e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c896:	4b35      	ldr	r3, [pc, #212]	; (800c96c <vTaskSwitchContext+0xe4>)
 800c898:	2201      	movs	r2, #1
 800c89a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c89c:	e05f      	b.n	800c95e <vTaskSwitchContext+0xd6>
		xYieldPending = pdFALSE;
 800c89e:	4b33      	ldr	r3, [pc, #204]	; (800c96c <vTaskSwitchContext+0xe4>)
 800c8a0:	2200      	movs	r2, #0
 800c8a2:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800c8a4:	f7f3 ff82 	bl	80007ac <getRunTimeCounterValue>
 800c8a8:	4603      	mov	r3, r0
 800c8aa:	4a31      	ldr	r2, [pc, #196]	; (800c970 <vTaskSwitchContext+0xe8>)
 800c8ac:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800c8ae:	4b30      	ldr	r3, [pc, #192]	; (800c970 <vTaskSwitchContext+0xe8>)
 800c8b0:	681a      	ldr	r2, [r3, #0]
 800c8b2:	4b30      	ldr	r3, [pc, #192]	; (800c974 <vTaskSwitchContext+0xec>)
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	429a      	cmp	r2, r3
 800c8b8:	d909      	bls.n	800c8ce <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800c8ba:	4b2f      	ldr	r3, [pc, #188]	; (800c978 <vTaskSwitchContext+0xf0>)
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800c8c0:	4a2b      	ldr	r2, [pc, #172]	; (800c970 <vTaskSwitchContext+0xe8>)
 800c8c2:	6810      	ldr	r0, [r2, #0]
 800c8c4:	4a2b      	ldr	r2, [pc, #172]	; (800c974 <vTaskSwitchContext+0xec>)
 800c8c6:	6812      	ldr	r2, [r2, #0]
 800c8c8:	1a82      	subs	r2, r0, r2
 800c8ca:	440a      	add	r2, r1
 800c8cc:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 800c8ce:	4b28      	ldr	r3, [pc, #160]	; (800c970 <vTaskSwitchContext+0xe8>)
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	4a28      	ldr	r2, [pc, #160]	; (800c974 <vTaskSwitchContext+0xec>)
 800c8d4:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c8d6:	4b29      	ldr	r3, [pc, #164]	; (800c97c <vTaskSwitchContext+0xf4>)
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	60fb      	str	r3, [r7, #12]
 800c8dc:	e010      	b.n	800c900 <vTaskSwitchContext+0x78>
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d10a      	bne.n	800c8fa <vTaskSwitchContext+0x72>
	__asm volatile
 800c8e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8e8:	f383 8811 	msr	BASEPRI, r3
 800c8ec:	f3bf 8f6f 	isb	sy
 800c8f0:	f3bf 8f4f 	dsb	sy
 800c8f4:	607b      	str	r3, [r7, #4]
}
 800c8f6:	bf00      	nop
 800c8f8:	e7fe      	b.n	800c8f8 <vTaskSwitchContext+0x70>
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	3b01      	subs	r3, #1
 800c8fe:	60fb      	str	r3, [r7, #12]
 800c900:	491f      	ldr	r1, [pc, #124]	; (800c980 <vTaskSwitchContext+0xf8>)
 800c902:	68fa      	ldr	r2, [r7, #12]
 800c904:	4613      	mov	r3, r2
 800c906:	009b      	lsls	r3, r3, #2
 800c908:	4413      	add	r3, r2
 800c90a:	009b      	lsls	r3, r3, #2
 800c90c:	440b      	add	r3, r1
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	2b00      	cmp	r3, #0
 800c912:	d0e4      	beq.n	800c8de <vTaskSwitchContext+0x56>
 800c914:	68fa      	ldr	r2, [r7, #12]
 800c916:	4613      	mov	r3, r2
 800c918:	009b      	lsls	r3, r3, #2
 800c91a:	4413      	add	r3, r2
 800c91c:	009b      	lsls	r3, r3, #2
 800c91e:	4a18      	ldr	r2, [pc, #96]	; (800c980 <vTaskSwitchContext+0xf8>)
 800c920:	4413      	add	r3, r2
 800c922:	60bb      	str	r3, [r7, #8]
 800c924:	68bb      	ldr	r3, [r7, #8]
 800c926:	685b      	ldr	r3, [r3, #4]
 800c928:	685a      	ldr	r2, [r3, #4]
 800c92a:	68bb      	ldr	r3, [r7, #8]
 800c92c:	605a      	str	r2, [r3, #4]
 800c92e:	68bb      	ldr	r3, [r7, #8]
 800c930:	685a      	ldr	r2, [r3, #4]
 800c932:	68bb      	ldr	r3, [r7, #8]
 800c934:	3308      	adds	r3, #8
 800c936:	429a      	cmp	r2, r3
 800c938:	d104      	bne.n	800c944 <vTaskSwitchContext+0xbc>
 800c93a:	68bb      	ldr	r3, [r7, #8]
 800c93c:	685b      	ldr	r3, [r3, #4]
 800c93e:	685a      	ldr	r2, [r3, #4]
 800c940:	68bb      	ldr	r3, [r7, #8]
 800c942:	605a      	str	r2, [r3, #4]
 800c944:	68bb      	ldr	r3, [r7, #8]
 800c946:	685b      	ldr	r3, [r3, #4]
 800c948:	68db      	ldr	r3, [r3, #12]
 800c94a:	4a0b      	ldr	r2, [pc, #44]	; (800c978 <vTaskSwitchContext+0xf0>)
 800c94c:	6013      	str	r3, [r2, #0]
 800c94e:	4a0b      	ldr	r2, [pc, #44]	; (800c97c <vTaskSwitchContext+0xf4>)
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c954:	4b08      	ldr	r3, [pc, #32]	; (800c978 <vTaskSwitchContext+0xf0>)
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	3358      	adds	r3, #88	; 0x58
 800c95a:	4a0a      	ldr	r2, [pc, #40]	; (800c984 <vTaskSwitchContext+0xfc>)
 800c95c:	6013      	str	r3, [r2, #0]
}
 800c95e:	bf00      	nop
 800c960:	3710      	adds	r7, #16
 800c962:	46bd      	mov	sp, r7
 800c964:	bd80      	pop	{r7, pc}
 800c966:	bf00      	nop
 800c968:	2000113c 	.word	0x2000113c
 800c96c:	20001128 	.word	0x20001128
 800c970:	20001144 	.word	0x20001144
 800c974:	20001140 	.word	0x20001140
 800c978:	20000c40 	.word	0x20000c40
 800c97c:	2000111c 	.word	0x2000111c
 800c980:	20000c44 	.word	0x20000c44
 800c984:	20000250 	.word	0x20000250

0800c988 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c988:	b580      	push	{r7, lr}
 800c98a:	b084      	sub	sp, #16
 800c98c:	af00      	add	r7, sp, #0
 800c98e:	6078      	str	r0, [r7, #4]
 800c990:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	2b00      	cmp	r3, #0
 800c996:	d10a      	bne.n	800c9ae <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c99c:	f383 8811 	msr	BASEPRI, r3
 800c9a0:	f3bf 8f6f 	isb	sy
 800c9a4:	f3bf 8f4f 	dsb	sy
 800c9a8:	60fb      	str	r3, [r7, #12]
}
 800c9aa:	bf00      	nop
 800c9ac:	e7fe      	b.n	800c9ac <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c9ae:	4b07      	ldr	r3, [pc, #28]	; (800c9cc <vTaskPlaceOnEventList+0x44>)
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	3318      	adds	r3, #24
 800c9b4:	4619      	mov	r1, r3
 800c9b6:	6878      	ldr	r0, [r7, #4]
 800c9b8:	f7fe fe3f 	bl	800b63a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c9bc:	2101      	movs	r1, #1
 800c9be:	6838      	ldr	r0, [r7, #0]
 800c9c0:	f000 fa82 	bl	800cec8 <prvAddCurrentTaskToDelayedList>
}
 800c9c4:	bf00      	nop
 800c9c6:	3710      	adds	r7, #16
 800c9c8:	46bd      	mov	sp, r7
 800c9ca:	bd80      	pop	{r7, pc}
 800c9cc:	20000c40 	.word	0x20000c40

0800c9d0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c9d0:	b580      	push	{r7, lr}
 800c9d2:	b086      	sub	sp, #24
 800c9d4:	af00      	add	r7, sp, #0
 800c9d6:	60f8      	str	r0, [r7, #12]
 800c9d8:	60b9      	str	r1, [r7, #8]
 800c9da:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d10a      	bne.n	800c9f8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800c9e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9e6:	f383 8811 	msr	BASEPRI, r3
 800c9ea:	f3bf 8f6f 	isb	sy
 800c9ee:	f3bf 8f4f 	dsb	sy
 800c9f2:	617b      	str	r3, [r7, #20]
}
 800c9f4:	bf00      	nop
 800c9f6:	e7fe      	b.n	800c9f6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c9f8:	4b0a      	ldr	r3, [pc, #40]	; (800ca24 <vTaskPlaceOnEventListRestricted+0x54>)
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	3318      	adds	r3, #24
 800c9fe:	4619      	mov	r1, r3
 800ca00:	68f8      	ldr	r0, [r7, #12]
 800ca02:	f7fe fdf6 	bl	800b5f2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d002      	beq.n	800ca12 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800ca0c:	f04f 33ff 	mov.w	r3, #4294967295
 800ca10:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ca12:	6879      	ldr	r1, [r7, #4]
 800ca14:	68b8      	ldr	r0, [r7, #8]
 800ca16:	f000 fa57 	bl	800cec8 <prvAddCurrentTaskToDelayedList>
	}
 800ca1a:	bf00      	nop
 800ca1c:	3718      	adds	r7, #24
 800ca1e:	46bd      	mov	sp, r7
 800ca20:	bd80      	pop	{r7, pc}
 800ca22:	bf00      	nop
 800ca24:	20000c40 	.word	0x20000c40

0800ca28 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b086      	sub	sp, #24
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	68db      	ldr	r3, [r3, #12]
 800ca34:	68db      	ldr	r3, [r3, #12]
 800ca36:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ca38:	693b      	ldr	r3, [r7, #16]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d10a      	bne.n	800ca54 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800ca3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca42:	f383 8811 	msr	BASEPRI, r3
 800ca46:	f3bf 8f6f 	isb	sy
 800ca4a:	f3bf 8f4f 	dsb	sy
 800ca4e:	60fb      	str	r3, [r7, #12]
}
 800ca50:	bf00      	nop
 800ca52:	e7fe      	b.n	800ca52 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ca54:	693b      	ldr	r3, [r7, #16]
 800ca56:	3318      	adds	r3, #24
 800ca58:	4618      	mov	r0, r3
 800ca5a:	f7fe fe27 	bl	800b6ac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ca5e:	4b1e      	ldr	r3, [pc, #120]	; (800cad8 <xTaskRemoveFromEventList+0xb0>)
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d11d      	bne.n	800caa2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ca66:	693b      	ldr	r3, [r7, #16]
 800ca68:	3304      	adds	r3, #4
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	f7fe fe1e 	bl	800b6ac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ca70:	693b      	ldr	r3, [r7, #16]
 800ca72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca74:	4b19      	ldr	r3, [pc, #100]	; (800cadc <xTaskRemoveFromEventList+0xb4>)
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	429a      	cmp	r2, r3
 800ca7a:	d903      	bls.n	800ca84 <xTaskRemoveFromEventList+0x5c>
 800ca7c:	693b      	ldr	r3, [r7, #16]
 800ca7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca80:	4a16      	ldr	r2, [pc, #88]	; (800cadc <xTaskRemoveFromEventList+0xb4>)
 800ca82:	6013      	str	r3, [r2, #0]
 800ca84:	693b      	ldr	r3, [r7, #16]
 800ca86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca88:	4613      	mov	r3, r2
 800ca8a:	009b      	lsls	r3, r3, #2
 800ca8c:	4413      	add	r3, r2
 800ca8e:	009b      	lsls	r3, r3, #2
 800ca90:	4a13      	ldr	r2, [pc, #76]	; (800cae0 <xTaskRemoveFromEventList+0xb8>)
 800ca92:	441a      	add	r2, r3
 800ca94:	693b      	ldr	r3, [r7, #16]
 800ca96:	3304      	adds	r3, #4
 800ca98:	4619      	mov	r1, r3
 800ca9a:	4610      	mov	r0, r2
 800ca9c:	f7fe fda9 	bl	800b5f2 <vListInsertEnd>
 800caa0:	e005      	b.n	800caae <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800caa2:	693b      	ldr	r3, [r7, #16]
 800caa4:	3318      	adds	r3, #24
 800caa6:	4619      	mov	r1, r3
 800caa8:	480e      	ldr	r0, [pc, #56]	; (800cae4 <xTaskRemoveFromEventList+0xbc>)
 800caaa:	f7fe fda2 	bl	800b5f2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800caae:	693b      	ldr	r3, [r7, #16]
 800cab0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cab2:	4b0d      	ldr	r3, [pc, #52]	; (800cae8 <xTaskRemoveFromEventList+0xc0>)
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cab8:	429a      	cmp	r2, r3
 800caba:	d905      	bls.n	800cac8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800cabc:	2301      	movs	r3, #1
 800cabe:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800cac0:	4b0a      	ldr	r3, [pc, #40]	; (800caec <xTaskRemoveFromEventList+0xc4>)
 800cac2:	2201      	movs	r2, #1
 800cac4:	601a      	str	r2, [r3, #0]
 800cac6:	e001      	b.n	800cacc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800cac8:	2300      	movs	r3, #0
 800caca:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800cacc:	697b      	ldr	r3, [r7, #20]
}
 800cace:	4618      	mov	r0, r3
 800cad0:	3718      	adds	r7, #24
 800cad2:	46bd      	mov	sp, r7
 800cad4:	bd80      	pop	{r7, pc}
 800cad6:	bf00      	nop
 800cad8:	2000113c 	.word	0x2000113c
 800cadc:	2000111c 	.word	0x2000111c
 800cae0:	20000c44 	.word	0x20000c44
 800cae4:	200010d4 	.word	0x200010d4
 800cae8:	20000c40 	.word	0x20000c40
 800caec:	20001128 	.word	0x20001128

0800caf0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800caf0:	b480      	push	{r7}
 800caf2:	b083      	sub	sp, #12
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800caf8:	4b06      	ldr	r3, [pc, #24]	; (800cb14 <vTaskInternalSetTimeOutState+0x24>)
 800cafa:	681a      	ldr	r2, [r3, #0]
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800cb00:	4b05      	ldr	r3, [pc, #20]	; (800cb18 <vTaskInternalSetTimeOutState+0x28>)
 800cb02:	681a      	ldr	r2, [r3, #0]
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	605a      	str	r2, [r3, #4]
}
 800cb08:	bf00      	nop
 800cb0a:	370c      	adds	r7, #12
 800cb0c:	46bd      	mov	sp, r7
 800cb0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb12:	4770      	bx	lr
 800cb14:	2000112c 	.word	0x2000112c
 800cb18:	20001118 	.word	0x20001118

0800cb1c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800cb1c:	b580      	push	{r7, lr}
 800cb1e:	b088      	sub	sp, #32
 800cb20:	af00      	add	r7, sp, #0
 800cb22:	6078      	str	r0, [r7, #4]
 800cb24:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d10a      	bne.n	800cb42 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800cb2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb30:	f383 8811 	msr	BASEPRI, r3
 800cb34:	f3bf 8f6f 	isb	sy
 800cb38:	f3bf 8f4f 	dsb	sy
 800cb3c:	613b      	str	r3, [r7, #16]
}
 800cb3e:	bf00      	nop
 800cb40:	e7fe      	b.n	800cb40 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800cb42:	683b      	ldr	r3, [r7, #0]
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d10a      	bne.n	800cb5e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800cb48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb4c:	f383 8811 	msr	BASEPRI, r3
 800cb50:	f3bf 8f6f 	isb	sy
 800cb54:	f3bf 8f4f 	dsb	sy
 800cb58:	60fb      	str	r3, [r7, #12]
}
 800cb5a:	bf00      	nop
 800cb5c:	e7fe      	b.n	800cb5c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800cb5e:	f000 fe81 	bl	800d864 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800cb62:	4b1d      	ldr	r3, [pc, #116]	; (800cbd8 <xTaskCheckForTimeOut+0xbc>)
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	685b      	ldr	r3, [r3, #4]
 800cb6c:	69ba      	ldr	r2, [r7, #24]
 800cb6e:	1ad3      	subs	r3, r2, r3
 800cb70:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800cb72:	683b      	ldr	r3, [r7, #0]
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb7a:	d102      	bne.n	800cb82 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800cb7c:	2300      	movs	r3, #0
 800cb7e:	61fb      	str	r3, [r7, #28]
 800cb80:	e023      	b.n	800cbca <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	681a      	ldr	r2, [r3, #0]
 800cb86:	4b15      	ldr	r3, [pc, #84]	; (800cbdc <xTaskCheckForTimeOut+0xc0>)
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	429a      	cmp	r2, r3
 800cb8c:	d007      	beq.n	800cb9e <xTaskCheckForTimeOut+0x82>
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	685b      	ldr	r3, [r3, #4]
 800cb92:	69ba      	ldr	r2, [r7, #24]
 800cb94:	429a      	cmp	r2, r3
 800cb96:	d302      	bcc.n	800cb9e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800cb98:	2301      	movs	r3, #1
 800cb9a:	61fb      	str	r3, [r7, #28]
 800cb9c:	e015      	b.n	800cbca <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800cb9e:	683b      	ldr	r3, [r7, #0]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	697a      	ldr	r2, [r7, #20]
 800cba4:	429a      	cmp	r2, r3
 800cba6:	d20b      	bcs.n	800cbc0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800cba8:	683b      	ldr	r3, [r7, #0]
 800cbaa:	681a      	ldr	r2, [r3, #0]
 800cbac:	697b      	ldr	r3, [r7, #20]
 800cbae:	1ad2      	subs	r2, r2, r3
 800cbb0:	683b      	ldr	r3, [r7, #0]
 800cbb2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800cbb4:	6878      	ldr	r0, [r7, #4]
 800cbb6:	f7ff ff9b 	bl	800caf0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800cbba:	2300      	movs	r3, #0
 800cbbc:	61fb      	str	r3, [r7, #28]
 800cbbe:	e004      	b.n	800cbca <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800cbc0:	683b      	ldr	r3, [r7, #0]
 800cbc2:	2200      	movs	r2, #0
 800cbc4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800cbc6:	2301      	movs	r3, #1
 800cbc8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800cbca:	f000 fe7b 	bl	800d8c4 <vPortExitCritical>

	return xReturn;
 800cbce:	69fb      	ldr	r3, [r7, #28]
}
 800cbd0:	4618      	mov	r0, r3
 800cbd2:	3720      	adds	r7, #32
 800cbd4:	46bd      	mov	sp, r7
 800cbd6:	bd80      	pop	{r7, pc}
 800cbd8:	20001118 	.word	0x20001118
 800cbdc:	2000112c 	.word	0x2000112c

0800cbe0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800cbe0:	b480      	push	{r7}
 800cbe2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800cbe4:	4b03      	ldr	r3, [pc, #12]	; (800cbf4 <vTaskMissedYield+0x14>)
 800cbe6:	2201      	movs	r2, #1
 800cbe8:	601a      	str	r2, [r3, #0]
}
 800cbea:	bf00      	nop
 800cbec:	46bd      	mov	sp, r7
 800cbee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf2:	4770      	bx	lr
 800cbf4:	20001128 	.word	0x20001128

0800cbf8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b082      	sub	sp, #8
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800cc00:	f000 f854 	bl	800ccac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800cc04:	4b07      	ldr	r3, [pc, #28]	; (800cc24 <prvIdleTask+0x2c>)
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	2b01      	cmp	r3, #1
 800cc0a:	d907      	bls.n	800cc1c <prvIdleTask+0x24>
			{
				taskYIELD();
 800cc0c:	4b06      	ldr	r3, [pc, #24]	; (800cc28 <prvIdleTask+0x30>)
 800cc0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cc12:	601a      	str	r2, [r3, #0]
 800cc14:	f3bf 8f4f 	dsb	sy
 800cc18:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800cc1c:	f7f3 fdd2 	bl	80007c4 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800cc20:	e7ee      	b.n	800cc00 <prvIdleTask+0x8>
 800cc22:	bf00      	nop
 800cc24:	20000c44 	.word	0x20000c44
 800cc28:	e000ed04 	.word	0xe000ed04

0800cc2c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cc2c:	b580      	push	{r7, lr}
 800cc2e:	b082      	sub	sp, #8
 800cc30:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cc32:	2300      	movs	r3, #0
 800cc34:	607b      	str	r3, [r7, #4]
 800cc36:	e00c      	b.n	800cc52 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cc38:	687a      	ldr	r2, [r7, #4]
 800cc3a:	4613      	mov	r3, r2
 800cc3c:	009b      	lsls	r3, r3, #2
 800cc3e:	4413      	add	r3, r2
 800cc40:	009b      	lsls	r3, r3, #2
 800cc42:	4a12      	ldr	r2, [pc, #72]	; (800cc8c <prvInitialiseTaskLists+0x60>)
 800cc44:	4413      	add	r3, r2
 800cc46:	4618      	mov	r0, r3
 800cc48:	f7fe fca6 	bl	800b598 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	3301      	adds	r3, #1
 800cc50:	607b      	str	r3, [r7, #4]
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	2b37      	cmp	r3, #55	; 0x37
 800cc56:	d9ef      	bls.n	800cc38 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800cc58:	480d      	ldr	r0, [pc, #52]	; (800cc90 <prvInitialiseTaskLists+0x64>)
 800cc5a:	f7fe fc9d 	bl	800b598 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800cc5e:	480d      	ldr	r0, [pc, #52]	; (800cc94 <prvInitialiseTaskLists+0x68>)
 800cc60:	f7fe fc9a 	bl	800b598 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cc64:	480c      	ldr	r0, [pc, #48]	; (800cc98 <prvInitialiseTaskLists+0x6c>)
 800cc66:	f7fe fc97 	bl	800b598 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800cc6a:	480c      	ldr	r0, [pc, #48]	; (800cc9c <prvInitialiseTaskLists+0x70>)
 800cc6c:	f7fe fc94 	bl	800b598 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800cc70:	480b      	ldr	r0, [pc, #44]	; (800cca0 <prvInitialiseTaskLists+0x74>)
 800cc72:	f7fe fc91 	bl	800b598 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800cc76:	4b0b      	ldr	r3, [pc, #44]	; (800cca4 <prvInitialiseTaskLists+0x78>)
 800cc78:	4a05      	ldr	r2, [pc, #20]	; (800cc90 <prvInitialiseTaskLists+0x64>)
 800cc7a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cc7c:	4b0a      	ldr	r3, [pc, #40]	; (800cca8 <prvInitialiseTaskLists+0x7c>)
 800cc7e:	4a05      	ldr	r2, [pc, #20]	; (800cc94 <prvInitialiseTaskLists+0x68>)
 800cc80:	601a      	str	r2, [r3, #0]
}
 800cc82:	bf00      	nop
 800cc84:	3708      	adds	r7, #8
 800cc86:	46bd      	mov	sp, r7
 800cc88:	bd80      	pop	{r7, pc}
 800cc8a:	bf00      	nop
 800cc8c:	20000c44 	.word	0x20000c44
 800cc90:	200010a4 	.word	0x200010a4
 800cc94:	200010b8 	.word	0x200010b8
 800cc98:	200010d4 	.word	0x200010d4
 800cc9c:	200010e8 	.word	0x200010e8
 800cca0:	20001100 	.word	0x20001100
 800cca4:	200010cc 	.word	0x200010cc
 800cca8:	200010d0 	.word	0x200010d0

0800ccac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ccac:	b580      	push	{r7, lr}
 800ccae:	b082      	sub	sp, #8
 800ccb0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ccb2:	e019      	b.n	800cce8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ccb4:	f000 fdd6 	bl	800d864 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ccb8:	4b10      	ldr	r3, [pc, #64]	; (800ccfc <prvCheckTasksWaitingTermination+0x50>)
 800ccba:	68db      	ldr	r3, [r3, #12]
 800ccbc:	68db      	ldr	r3, [r3, #12]
 800ccbe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	3304      	adds	r3, #4
 800ccc4:	4618      	mov	r0, r3
 800ccc6:	f7fe fcf1 	bl	800b6ac <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ccca:	4b0d      	ldr	r3, [pc, #52]	; (800cd00 <prvCheckTasksWaitingTermination+0x54>)
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	3b01      	subs	r3, #1
 800ccd0:	4a0b      	ldr	r2, [pc, #44]	; (800cd00 <prvCheckTasksWaitingTermination+0x54>)
 800ccd2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ccd4:	4b0b      	ldr	r3, [pc, #44]	; (800cd04 <prvCheckTasksWaitingTermination+0x58>)
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	3b01      	subs	r3, #1
 800ccda:	4a0a      	ldr	r2, [pc, #40]	; (800cd04 <prvCheckTasksWaitingTermination+0x58>)
 800ccdc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ccde:	f000 fdf1 	bl	800d8c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800cce2:	6878      	ldr	r0, [r7, #4]
 800cce4:	f000 f810 	bl	800cd08 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cce8:	4b06      	ldr	r3, [pc, #24]	; (800cd04 <prvCheckTasksWaitingTermination+0x58>)
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d1e1      	bne.n	800ccb4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ccf0:	bf00      	nop
 800ccf2:	bf00      	nop
 800ccf4:	3708      	adds	r7, #8
 800ccf6:	46bd      	mov	sp, r7
 800ccf8:	bd80      	pop	{r7, pc}
 800ccfa:	bf00      	nop
 800ccfc:	200010e8 	.word	0x200010e8
 800cd00:	20001114 	.word	0x20001114
 800cd04:	200010fc 	.word	0x200010fc

0800cd08 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800cd08:	b580      	push	{r7, lr}
 800cd0a:	b084      	sub	sp, #16
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	3358      	adds	r3, #88	; 0x58
 800cd14:	4618      	mov	r0, r3
 800cd16:	f002 f827 	bl	800ed68 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d108      	bne.n	800cd36 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd28:	4618      	mov	r0, r3
 800cd2a:	f000 ff89 	bl	800dc40 <vPortFree>
				vPortFree( pxTCB );
 800cd2e:	6878      	ldr	r0, [r7, #4]
 800cd30:	f000 ff86 	bl	800dc40 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800cd34:	e018      	b.n	800cd68 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800cd3c:	2b01      	cmp	r3, #1
 800cd3e:	d103      	bne.n	800cd48 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800cd40:	6878      	ldr	r0, [r7, #4]
 800cd42:	f000 ff7d 	bl	800dc40 <vPortFree>
	}
 800cd46:	e00f      	b.n	800cd68 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800cd4e:	2b02      	cmp	r3, #2
 800cd50:	d00a      	beq.n	800cd68 <prvDeleteTCB+0x60>
	__asm volatile
 800cd52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd56:	f383 8811 	msr	BASEPRI, r3
 800cd5a:	f3bf 8f6f 	isb	sy
 800cd5e:	f3bf 8f4f 	dsb	sy
 800cd62:	60fb      	str	r3, [r7, #12]
}
 800cd64:	bf00      	nop
 800cd66:	e7fe      	b.n	800cd66 <prvDeleteTCB+0x5e>
	}
 800cd68:	bf00      	nop
 800cd6a:	3710      	adds	r7, #16
 800cd6c:	46bd      	mov	sp, r7
 800cd6e:	bd80      	pop	{r7, pc}

0800cd70 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cd70:	b480      	push	{r7}
 800cd72:	b083      	sub	sp, #12
 800cd74:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cd76:	4b0c      	ldr	r3, [pc, #48]	; (800cda8 <prvResetNextTaskUnblockTime+0x38>)
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d104      	bne.n	800cd8a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cd80:	4b0a      	ldr	r3, [pc, #40]	; (800cdac <prvResetNextTaskUnblockTime+0x3c>)
 800cd82:	f04f 32ff 	mov.w	r2, #4294967295
 800cd86:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cd88:	e008      	b.n	800cd9c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd8a:	4b07      	ldr	r3, [pc, #28]	; (800cda8 <prvResetNextTaskUnblockTime+0x38>)
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	68db      	ldr	r3, [r3, #12]
 800cd90:	68db      	ldr	r3, [r3, #12]
 800cd92:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	685b      	ldr	r3, [r3, #4]
 800cd98:	4a04      	ldr	r2, [pc, #16]	; (800cdac <prvResetNextTaskUnblockTime+0x3c>)
 800cd9a:	6013      	str	r3, [r2, #0]
}
 800cd9c:	bf00      	nop
 800cd9e:	370c      	adds	r7, #12
 800cda0:	46bd      	mov	sp, r7
 800cda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda6:	4770      	bx	lr
 800cda8:	200010cc 	.word	0x200010cc
 800cdac:	20001134 	.word	0x20001134

0800cdb0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800cdb0:	b480      	push	{r7}
 800cdb2:	b083      	sub	sp, #12
 800cdb4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800cdb6:	4b0b      	ldr	r3, [pc, #44]	; (800cde4 <xTaskGetSchedulerState+0x34>)
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d102      	bne.n	800cdc4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800cdbe:	2301      	movs	r3, #1
 800cdc0:	607b      	str	r3, [r7, #4]
 800cdc2:	e008      	b.n	800cdd6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cdc4:	4b08      	ldr	r3, [pc, #32]	; (800cde8 <xTaskGetSchedulerState+0x38>)
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d102      	bne.n	800cdd2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800cdcc:	2302      	movs	r3, #2
 800cdce:	607b      	str	r3, [r7, #4]
 800cdd0:	e001      	b.n	800cdd6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800cdd2:	2300      	movs	r3, #0
 800cdd4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800cdd6:	687b      	ldr	r3, [r7, #4]
	}
 800cdd8:	4618      	mov	r0, r3
 800cdda:	370c      	adds	r7, #12
 800cddc:	46bd      	mov	sp, r7
 800cdde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde2:	4770      	bx	lr
 800cde4:	20001120 	.word	0x20001120
 800cde8:	2000113c 	.word	0x2000113c

0800cdec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800cdec:	b580      	push	{r7, lr}
 800cdee:	b086      	sub	sp, #24
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800cdf8:	2300      	movs	r3, #0
 800cdfa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d056      	beq.n	800ceb0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ce02:	4b2e      	ldr	r3, [pc, #184]	; (800cebc <xTaskPriorityDisinherit+0xd0>)
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	693a      	ldr	r2, [r7, #16]
 800ce08:	429a      	cmp	r2, r3
 800ce0a:	d00a      	beq.n	800ce22 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800ce0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce10:	f383 8811 	msr	BASEPRI, r3
 800ce14:	f3bf 8f6f 	isb	sy
 800ce18:	f3bf 8f4f 	dsb	sy
 800ce1c:	60fb      	str	r3, [r7, #12]
}
 800ce1e:	bf00      	nop
 800ce20:	e7fe      	b.n	800ce20 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ce22:	693b      	ldr	r3, [r7, #16]
 800ce24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d10a      	bne.n	800ce40 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800ce2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce2e:	f383 8811 	msr	BASEPRI, r3
 800ce32:	f3bf 8f6f 	isb	sy
 800ce36:	f3bf 8f4f 	dsb	sy
 800ce3a:	60bb      	str	r3, [r7, #8]
}
 800ce3c:	bf00      	nop
 800ce3e:	e7fe      	b.n	800ce3e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800ce40:	693b      	ldr	r3, [r7, #16]
 800ce42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ce44:	1e5a      	subs	r2, r3, #1
 800ce46:	693b      	ldr	r3, [r7, #16]
 800ce48:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ce4a:	693b      	ldr	r3, [r7, #16]
 800ce4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce4e:	693b      	ldr	r3, [r7, #16]
 800ce50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ce52:	429a      	cmp	r2, r3
 800ce54:	d02c      	beq.n	800ceb0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ce56:	693b      	ldr	r3, [r7, #16]
 800ce58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d128      	bne.n	800ceb0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ce5e:	693b      	ldr	r3, [r7, #16]
 800ce60:	3304      	adds	r3, #4
 800ce62:	4618      	mov	r0, r3
 800ce64:	f7fe fc22 	bl	800b6ac <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ce68:	693b      	ldr	r3, [r7, #16]
 800ce6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ce6c:	693b      	ldr	r3, [r7, #16]
 800ce6e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ce70:	693b      	ldr	r3, [r7, #16]
 800ce72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce74:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ce78:	693b      	ldr	r3, [r7, #16]
 800ce7a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ce7c:	693b      	ldr	r3, [r7, #16]
 800ce7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce80:	4b0f      	ldr	r3, [pc, #60]	; (800cec0 <xTaskPriorityDisinherit+0xd4>)
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	429a      	cmp	r2, r3
 800ce86:	d903      	bls.n	800ce90 <xTaskPriorityDisinherit+0xa4>
 800ce88:	693b      	ldr	r3, [r7, #16]
 800ce8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce8c:	4a0c      	ldr	r2, [pc, #48]	; (800cec0 <xTaskPriorityDisinherit+0xd4>)
 800ce8e:	6013      	str	r3, [r2, #0]
 800ce90:	693b      	ldr	r3, [r7, #16]
 800ce92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce94:	4613      	mov	r3, r2
 800ce96:	009b      	lsls	r3, r3, #2
 800ce98:	4413      	add	r3, r2
 800ce9a:	009b      	lsls	r3, r3, #2
 800ce9c:	4a09      	ldr	r2, [pc, #36]	; (800cec4 <xTaskPriorityDisinherit+0xd8>)
 800ce9e:	441a      	add	r2, r3
 800cea0:	693b      	ldr	r3, [r7, #16]
 800cea2:	3304      	adds	r3, #4
 800cea4:	4619      	mov	r1, r3
 800cea6:	4610      	mov	r0, r2
 800cea8:	f7fe fba3 	bl	800b5f2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ceac:	2301      	movs	r3, #1
 800ceae:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ceb0:	697b      	ldr	r3, [r7, #20]
	}
 800ceb2:	4618      	mov	r0, r3
 800ceb4:	3718      	adds	r7, #24
 800ceb6:	46bd      	mov	sp, r7
 800ceb8:	bd80      	pop	{r7, pc}
 800ceba:	bf00      	nop
 800cebc:	20000c40 	.word	0x20000c40
 800cec0:	2000111c 	.word	0x2000111c
 800cec4:	20000c44 	.word	0x20000c44

0800cec8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800cec8:	b580      	push	{r7, lr}
 800ceca:	b084      	sub	sp, #16
 800cecc:	af00      	add	r7, sp, #0
 800cece:	6078      	str	r0, [r7, #4]
 800ced0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ced2:	4b21      	ldr	r3, [pc, #132]	; (800cf58 <prvAddCurrentTaskToDelayedList+0x90>)
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ced8:	4b20      	ldr	r3, [pc, #128]	; (800cf5c <prvAddCurrentTaskToDelayedList+0x94>)
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	3304      	adds	r3, #4
 800cede:	4618      	mov	r0, r3
 800cee0:	f7fe fbe4 	bl	800b6ac <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ceea:	d10a      	bne.n	800cf02 <prvAddCurrentTaskToDelayedList+0x3a>
 800ceec:	683b      	ldr	r3, [r7, #0]
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d007      	beq.n	800cf02 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cef2:	4b1a      	ldr	r3, [pc, #104]	; (800cf5c <prvAddCurrentTaskToDelayedList+0x94>)
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	3304      	adds	r3, #4
 800cef8:	4619      	mov	r1, r3
 800cefa:	4819      	ldr	r0, [pc, #100]	; (800cf60 <prvAddCurrentTaskToDelayedList+0x98>)
 800cefc:	f7fe fb79 	bl	800b5f2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cf00:	e026      	b.n	800cf50 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800cf02:	68fa      	ldr	r2, [r7, #12]
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	4413      	add	r3, r2
 800cf08:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800cf0a:	4b14      	ldr	r3, [pc, #80]	; (800cf5c <prvAddCurrentTaskToDelayedList+0x94>)
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	68ba      	ldr	r2, [r7, #8]
 800cf10:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800cf12:	68ba      	ldr	r2, [r7, #8]
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	429a      	cmp	r2, r3
 800cf18:	d209      	bcs.n	800cf2e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cf1a:	4b12      	ldr	r3, [pc, #72]	; (800cf64 <prvAddCurrentTaskToDelayedList+0x9c>)
 800cf1c:	681a      	ldr	r2, [r3, #0]
 800cf1e:	4b0f      	ldr	r3, [pc, #60]	; (800cf5c <prvAddCurrentTaskToDelayedList+0x94>)
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	3304      	adds	r3, #4
 800cf24:	4619      	mov	r1, r3
 800cf26:	4610      	mov	r0, r2
 800cf28:	f7fe fb87 	bl	800b63a <vListInsert>
}
 800cf2c:	e010      	b.n	800cf50 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cf2e:	4b0e      	ldr	r3, [pc, #56]	; (800cf68 <prvAddCurrentTaskToDelayedList+0xa0>)
 800cf30:	681a      	ldr	r2, [r3, #0]
 800cf32:	4b0a      	ldr	r3, [pc, #40]	; (800cf5c <prvAddCurrentTaskToDelayedList+0x94>)
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	3304      	adds	r3, #4
 800cf38:	4619      	mov	r1, r3
 800cf3a:	4610      	mov	r0, r2
 800cf3c:	f7fe fb7d 	bl	800b63a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800cf40:	4b0a      	ldr	r3, [pc, #40]	; (800cf6c <prvAddCurrentTaskToDelayedList+0xa4>)
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	68ba      	ldr	r2, [r7, #8]
 800cf46:	429a      	cmp	r2, r3
 800cf48:	d202      	bcs.n	800cf50 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800cf4a:	4a08      	ldr	r2, [pc, #32]	; (800cf6c <prvAddCurrentTaskToDelayedList+0xa4>)
 800cf4c:	68bb      	ldr	r3, [r7, #8]
 800cf4e:	6013      	str	r3, [r2, #0]
}
 800cf50:	bf00      	nop
 800cf52:	3710      	adds	r7, #16
 800cf54:	46bd      	mov	sp, r7
 800cf56:	bd80      	pop	{r7, pc}
 800cf58:	20001118 	.word	0x20001118
 800cf5c:	20000c40 	.word	0x20000c40
 800cf60:	20001100 	.word	0x20001100
 800cf64:	200010d0 	.word	0x200010d0
 800cf68:	200010cc 	.word	0x200010cc
 800cf6c:	20001134 	.word	0x20001134

0800cf70 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	b08a      	sub	sp, #40	; 0x28
 800cf74:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800cf76:	2300      	movs	r3, #0
 800cf78:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800cf7a:	f000 fb07 	bl	800d58c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800cf7e:	4b1c      	ldr	r3, [pc, #112]	; (800cff0 <xTimerCreateTimerTask+0x80>)
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d021      	beq.n	800cfca <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800cf86:	2300      	movs	r3, #0
 800cf88:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800cf8a:	2300      	movs	r3, #0
 800cf8c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800cf8e:	1d3a      	adds	r2, r7, #4
 800cf90:	f107 0108 	add.w	r1, r7, #8
 800cf94:	f107 030c 	add.w	r3, r7, #12
 800cf98:	4618      	mov	r0, r3
 800cf9a:	f7fe fae3 	bl	800b564 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800cf9e:	6879      	ldr	r1, [r7, #4]
 800cfa0:	68bb      	ldr	r3, [r7, #8]
 800cfa2:	68fa      	ldr	r2, [r7, #12]
 800cfa4:	9202      	str	r2, [sp, #8]
 800cfa6:	9301      	str	r3, [sp, #4]
 800cfa8:	2302      	movs	r3, #2
 800cfaa:	9300      	str	r3, [sp, #0]
 800cfac:	2300      	movs	r3, #0
 800cfae:	460a      	mov	r2, r1
 800cfb0:	4910      	ldr	r1, [pc, #64]	; (800cff4 <xTimerCreateTimerTask+0x84>)
 800cfb2:	4811      	ldr	r0, [pc, #68]	; (800cff8 <xTimerCreateTimerTask+0x88>)
 800cfb4:	f7ff f890 	bl	800c0d8 <xTaskCreateStatic>
 800cfb8:	4603      	mov	r3, r0
 800cfba:	4a10      	ldr	r2, [pc, #64]	; (800cffc <xTimerCreateTimerTask+0x8c>)
 800cfbc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800cfbe:	4b0f      	ldr	r3, [pc, #60]	; (800cffc <xTimerCreateTimerTask+0x8c>)
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d001      	beq.n	800cfca <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800cfc6:	2301      	movs	r3, #1
 800cfc8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800cfca:	697b      	ldr	r3, [r7, #20]
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d10a      	bne.n	800cfe6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800cfd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfd4:	f383 8811 	msr	BASEPRI, r3
 800cfd8:	f3bf 8f6f 	isb	sy
 800cfdc:	f3bf 8f4f 	dsb	sy
 800cfe0:	613b      	str	r3, [r7, #16]
}
 800cfe2:	bf00      	nop
 800cfe4:	e7fe      	b.n	800cfe4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800cfe6:	697b      	ldr	r3, [r7, #20]
}
 800cfe8:	4618      	mov	r0, r3
 800cfea:	3718      	adds	r7, #24
 800cfec:	46bd      	mov	sp, r7
 800cfee:	bd80      	pop	{r7, pc}
 800cff0:	20001178 	.word	0x20001178
 800cff4:	08010164 	.word	0x08010164
 800cff8:	0800d135 	.word	0x0800d135
 800cffc:	2000117c 	.word	0x2000117c

0800d000 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d000:	b580      	push	{r7, lr}
 800d002:	b08a      	sub	sp, #40	; 0x28
 800d004:	af00      	add	r7, sp, #0
 800d006:	60f8      	str	r0, [r7, #12]
 800d008:	60b9      	str	r1, [r7, #8]
 800d00a:	607a      	str	r2, [r7, #4]
 800d00c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d00e:	2300      	movs	r3, #0
 800d010:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	2b00      	cmp	r3, #0
 800d016:	d10a      	bne.n	800d02e <xTimerGenericCommand+0x2e>
	__asm volatile
 800d018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d01c:	f383 8811 	msr	BASEPRI, r3
 800d020:	f3bf 8f6f 	isb	sy
 800d024:	f3bf 8f4f 	dsb	sy
 800d028:	623b      	str	r3, [r7, #32]
}
 800d02a:	bf00      	nop
 800d02c:	e7fe      	b.n	800d02c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d02e:	4b1a      	ldr	r3, [pc, #104]	; (800d098 <xTimerGenericCommand+0x98>)
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	2b00      	cmp	r3, #0
 800d034:	d02a      	beq.n	800d08c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d036:	68bb      	ldr	r3, [r7, #8]
 800d038:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d042:	68bb      	ldr	r3, [r7, #8]
 800d044:	2b05      	cmp	r3, #5
 800d046:	dc18      	bgt.n	800d07a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d048:	f7ff feb2 	bl	800cdb0 <xTaskGetSchedulerState>
 800d04c:	4603      	mov	r3, r0
 800d04e:	2b02      	cmp	r3, #2
 800d050:	d109      	bne.n	800d066 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d052:	4b11      	ldr	r3, [pc, #68]	; (800d098 <xTimerGenericCommand+0x98>)
 800d054:	6818      	ldr	r0, [r3, #0]
 800d056:	f107 0110 	add.w	r1, r7, #16
 800d05a:	2300      	movs	r3, #0
 800d05c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d05e:	f7fe fc53 	bl	800b908 <xQueueGenericSend>
 800d062:	6278      	str	r0, [r7, #36]	; 0x24
 800d064:	e012      	b.n	800d08c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d066:	4b0c      	ldr	r3, [pc, #48]	; (800d098 <xTimerGenericCommand+0x98>)
 800d068:	6818      	ldr	r0, [r3, #0]
 800d06a:	f107 0110 	add.w	r1, r7, #16
 800d06e:	2300      	movs	r3, #0
 800d070:	2200      	movs	r2, #0
 800d072:	f7fe fc49 	bl	800b908 <xQueueGenericSend>
 800d076:	6278      	str	r0, [r7, #36]	; 0x24
 800d078:	e008      	b.n	800d08c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d07a:	4b07      	ldr	r3, [pc, #28]	; (800d098 <xTimerGenericCommand+0x98>)
 800d07c:	6818      	ldr	r0, [r3, #0]
 800d07e:	f107 0110 	add.w	r1, r7, #16
 800d082:	2300      	movs	r3, #0
 800d084:	683a      	ldr	r2, [r7, #0]
 800d086:	f7fe fd3d 	bl	800bb04 <xQueueGenericSendFromISR>
 800d08a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d08c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d08e:	4618      	mov	r0, r3
 800d090:	3728      	adds	r7, #40	; 0x28
 800d092:	46bd      	mov	sp, r7
 800d094:	bd80      	pop	{r7, pc}
 800d096:	bf00      	nop
 800d098:	20001178 	.word	0x20001178

0800d09c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d09c:	b580      	push	{r7, lr}
 800d09e:	b088      	sub	sp, #32
 800d0a0:	af02      	add	r7, sp, #8
 800d0a2:	6078      	str	r0, [r7, #4]
 800d0a4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d0a6:	4b22      	ldr	r3, [pc, #136]	; (800d130 <prvProcessExpiredTimer+0x94>)
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	68db      	ldr	r3, [r3, #12]
 800d0ac:	68db      	ldr	r3, [r3, #12]
 800d0ae:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d0b0:	697b      	ldr	r3, [r7, #20]
 800d0b2:	3304      	adds	r3, #4
 800d0b4:	4618      	mov	r0, r3
 800d0b6:	f7fe faf9 	bl	800b6ac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d0ba:	697b      	ldr	r3, [r7, #20]
 800d0bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d0c0:	f003 0304 	and.w	r3, r3, #4
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d022      	beq.n	800d10e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d0c8:	697b      	ldr	r3, [r7, #20]
 800d0ca:	699a      	ldr	r2, [r3, #24]
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	18d1      	adds	r1, r2, r3
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	683a      	ldr	r2, [r7, #0]
 800d0d4:	6978      	ldr	r0, [r7, #20]
 800d0d6:	f000 f8d1 	bl	800d27c <prvInsertTimerInActiveList>
 800d0da:	4603      	mov	r3, r0
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d01f      	beq.n	800d120 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d0e0:	2300      	movs	r3, #0
 800d0e2:	9300      	str	r3, [sp, #0]
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	687a      	ldr	r2, [r7, #4]
 800d0e8:	2100      	movs	r1, #0
 800d0ea:	6978      	ldr	r0, [r7, #20]
 800d0ec:	f7ff ff88 	bl	800d000 <xTimerGenericCommand>
 800d0f0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d0f2:	693b      	ldr	r3, [r7, #16]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d113      	bne.n	800d120 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800d0f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0fc:	f383 8811 	msr	BASEPRI, r3
 800d100:	f3bf 8f6f 	isb	sy
 800d104:	f3bf 8f4f 	dsb	sy
 800d108:	60fb      	str	r3, [r7, #12]
}
 800d10a:	bf00      	nop
 800d10c:	e7fe      	b.n	800d10c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d10e:	697b      	ldr	r3, [r7, #20]
 800d110:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d114:	f023 0301 	bic.w	r3, r3, #1
 800d118:	b2da      	uxtb	r2, r3
 800d11a:	697b      	ldr	r3, [r7, #20]
 800d11c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d120:	697b      	ldr	r3, [r7, #20]
 800d122:	6a1b      	ldr	r3, [r3, #32]
 800d124:	6978      	ldr	r0, [r7, #20]
 800d126:	4798      	blx	r3
}
 800d128:	bf00      	nop
 800d12a:	3718      	adds	r7, #24
 800d12c:	46bd      	mov	sp, r7
 800d12e:	bd80      	pop	{r7, pc}
 800d130:	20001170 	.word	0x20001170

0800d134 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d134:	b580      	push	{r7, lr}
 800d136:	b084      	sub	sp, #16
 800d138:	af00      	add	r7, sp, #0
 800d13a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d13c:	f107 0308 	add.w	r3, r7, #8
 800d140:	4618      	mov	r0, r3
 800d142:	f000 f857 	bl	800d1f4 <prvGetNextExpireTime>
 800d146:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d148:	68bb      	ldr	r3, [r7, #8]
 800d14a:	4619      	mov	r1, r3
 800d14c:	68f8      	ldr	r0, [r7, #12]
 800d14e:	f000 f803 	bl	800d158 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d152:	f000 f8d5 	bl	800d300 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d156:	e7f1      	b.n	800d13c <prvTimerTask+0x8>

0800d158 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d158:	b580      	push	{r7, lr}
 800d15a:	b084      	sub	sp, #16
 800d15c:	af00      	add	r7, sp, #0
 800d15e:	6078      	str	r0, [r7, #4]
 800d160:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d162:	f7ff fa1b 	bl	800c59c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d166:	f107 0308 	add.w	r3, r7, #8
 800d16a:	4618      	mov	r0, r3
 800d16c:	f000 f866 	bl	800d23c <prvSampleTimeNow>
 800d170:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d172:	68bb      	ldr	r3, [r7, #8]
 800d174:	2b00      	cmp	r3, #0
 800d176:	d130      	bne.n	800d1da <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d178:	683b      	ldr	r3, [r7, #0]
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d10a      	bne.n	800d194 <prvProcessTimerOrBlockTask+0x3c>
 800d17e:	687a      	ldr	r2, [r7, #4]
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	429a      	cmp	r2, r3
 800d184:	d806      	bhi.n	800d194 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d186:	f7ff fa17 	bl	800c5b8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d18a:	68f9      	ldr	r1, [r7, #12]
 800d18c:	6878      	ldr	r0, [r7, #4]
 800d18e:	f7ff ff85 	bl	800d09c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d192:	e024      	b.n	800d1de <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d194:	683b      	ldr	r3, [r7, #0]
 800d196:	2b00      	cmp	r3, #0
 800d198:	d008      	beq.n	800d1ac <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d19a:	4b13      	ldr	r3, [pc, #76]	; (800d1e8 <prvProcessTimerOrBlockTask+0x90>)
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d101      	bne.n	800d1a8 <prvProcessTimerOrBlockTask+0x50>
 800d1a4:	2301      	movs	r3, #1
 800d1a6:	e000      	b.n	800d1aa <prvProcessTimerOrBlockTask+0x52>
 800d1a8:	2300      	movs	r3, #0
 800d1aa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d1ac:	4b0f      	ldr	r3, [pc, #60]	; (800d1ec <prvProcessTimerOrBlockTask+0x94>)
 800d1ae:	6818      	ldr	r0, [r3, #0]
 800d1b0:	687a      	ldr	r2, [r7, #4]
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	1ad3      	subs	r3, r2, r3
 800d1b6:	683a      	ldr	r2, [r7, #0]
 800d1b8:	4619      	mov	r1, r3
 800d1ba:	f7fe ff59 	bl	800c070 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d1be:	f7ff f9fb 	bl	800c5b8 <xTaskResumeAll>
 800d1c2:	4603      	mov	r3, r0
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d10a      	bne.n	800d1de <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d1c8:	4b09      	ldr	r3, [pc, #36]	; (800d1f0 <prvProcessTimerOrBlockTask+0x98>)
 800d1ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d1ce:	601a      	str	r2, [r3, #0]
 800d1d0:	f3bf 8f4f 	dsb	sy
 800d1d4:	f3bf 8f6f 	isb	sy
}
 800d1d8:	e001      	b.n	800d1de <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d1da:	f7ff f9ed 	bl	800c5b8 <xTaskResumeAll>
}
 800d1de:	bf00      	nop
 800d1e0:	3710      	adds	r7, #16
 800d1e2:	46bd      	mov	sp, r7
 800d1e4:	bd80      	pop	{r7, pc}
 800d1e6:	bf00      	nop
 800d1e8:	20001174 	.word	0x20001174
 800d1ec:	20001178 	.word	0x20001178
 800d1f0:	e000ed04 	.word	0xe000ed04

0800d1f4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d1f4:	b480      	push	{r7}
 800d1f6:	b085      	sub	sp, #20
 800d1f8:	af00      	add	r7, sp, #0
 800d1fa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d1fc:	4b0e      	ldr	r3, [pc, #56]	; (800d238 <prvGetNextExpireTime+0x44>)
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	2b00      	cmp	r3, #0
 800d204:	d101      	bne.n	800d20a <prvGetNextExpireTime+0x16>
 800d206:	2201      	movs	r2, #1
 800d208:	e000      	b.n	800d20c <prvGetNextExpireTime+0x18>
 800d20a:	2200      	movs	r2, #0
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	2b00      	cmp	r3, #0
 800d216:	d105      	bne.n	800d224 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d218:	4b07      	ldr	r3, [pc, #28]	; (800d238 <prvGetNextExpireTime+0x44>)
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	68db      	ldr	r3, [r3, #12]
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	60fb      	str	r3, [r7, #12]
 800d222:	e001      	b.n	800d228 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d224:	2300      	movs	r3, #0
 800d226:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d228:	68fb      	ldr	r3, [r7, #12]
}
 800d22a:	4618      	mov	r0, r3
 800d22c:	3714      	adds	r7, #20
 800d22e:	46bd      	mov	sp, r7
 800d230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d234:	4770      	bx	lr
 800d236:	bf00      	nop
 800d238:	20001170 	.word	0x20001170

0800d23c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d23c:	b580      	push	{r7, lr}
 800d23e:	b084      	sub	sp, #16
 800d240:	af00      	add	r7, sp, #0
 800d242:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d244:	f7ff fa56 	bl	800c6f4 <xTaskGetTickCount>
 800d248:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d24a:	4b0b      	ldr	r3, [pc, #44]	; (800d278 <prvSampleTimeNow+0x3c>)
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	68fa      	ldr	r2, [r7, #12]
 800d250:	429a      	cmp	r2, r3
 800d252:	d205      	bcs.n	800d260 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d254:	f000 f936 	bl	800d4c4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	2201      	movs	r2, #1
 800d25c:	601a      	str	r2, [r3, #0]
 800d25e:	e002      	b.n	800d266 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	2200      	movs	r2, #0
 800d264:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d266:	4a04      	ldr	r2, [pc, #16]	; (800d278 <prvSampleTimeNow+0x3c>)
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d26c:	68fb      	ldr	r3, [r7, #12]
}
 800d26e:	4618      	mov	r0, r3
 800d270:	3710      	adds	r7, #16
 800d272:	46bd      	mov	sp, r7
 800d274:	bd80      	pop	{r7, pc}
 800d276:	bf00      	nop
 800d278:	20001180 	.word	0x20001180

0800d27c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d27c:	b580      	push	{r7, lr}
 800d27e:	b086      	sub	sp, #24
 800d280:	af00      	add	r7, sp, #0
 800d282:	60f8      	str	r0, [r7, #12]
 800d284:	60b9      	str	r1, [r7, #8]
 800d286:	607a      	str	r2, [r7, #4]
 800d288:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d28a:	2300      	movs	r3, #0
 800d28c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	68ba      	ldr	r2, [r7, #8]
 800d292:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	68fa      	ldr	r2, [r7, #12]
 800d298:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d29a:	68ba      	ldr	r2, [r7, #8]
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	429a      	cmp	r2, r3
 800d2a0:	d812      	bhi.n	800d2c8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d2a2:	687a      	ldr	r2, [r7, #4]
 800d2a4:	683b      	ldr	r3, [r7, #0]
 800d2a6:	1ad2      	subs	r2, r2, r3
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	699b      	ldr	r3, [r3, #24]
 800d2ac:	429a      	cmp	r2, r3
 800d2ae:	d302      	bcc.n	800d2b6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d2b0:	2301      	movs	r3, #1
 800d2b2:	617b      	str	r3, [r7, #20]
 800d2b4:	e01b      	b.n	800d2ee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d2b6:	4b10      	ldr	r3, [pc, #64]	; (800d2f8 <prvInsertTimerInActiveList+0x7c>)
 800d2b8:	681a      	ldr	r2, [r3, #0]
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	3304      	adds	r3, #4
 800d2be:	4619      	mov	r1, r3
 800d2c0:	4610      	mov	r0, r2
 800d2c2:	f7fe f9ba 	bl	800b63a <vListInsert>
 800d2c6:	e012      	b.n	800d2ee <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d2c8:	687a      	ldr	r2, [r7, #4]
 800d2ca:	683b      	ldr	r3, [r7, #0]
 800d2cc:	429a      	cmp	r2, r3
 800d2ce:	d206      	bcs.n	800d2de <prvInsertTimerInActiveList+0x62>
 800d2d0:	68ba      	ldr	r2, [r7, #8]
 800d2d2:	683b      	ldr	r3, [r7, #0]
 800d2d4:	429a      	cmp	r2, r3
 800d2d6:	d302      	bcc.n	800d2de <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d2d8:	2301      	movs	r3, #1
 800d2da:	617b      	str	r3, [r7, #20]
 800d2dc:	e007      	b.n	800d2ee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d2de:	4b07      	ldr	r3, [pc, #28]	; (800d2fc <prvInsertTimerInActiveList+0x80>)
 800d2e0:	681a      	ldr	r2, [r3, #0]
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	3304      	adds	r3, #4
 800d2e6:	4619      	mov	r1, r3
 800d2e8:	4610      	mov	r0, r2
 800d2ea:	f7fe f9a6 	bl	800b63a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d2ee:	697b      	ldr	r3, [r7, #20]
}
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	3718      	adds	r7, #24
 800d2f4:	46bd      	mov	sp, r7
 800d2f6:	bd80      	pop	{r7, pc}
 800d2f8:	20001174 	.word	0x20001174
 800d2fc:	20001170 	.word	0x20001170

0800d300 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d300:	b580      	push	{r7, lr}
 800d302:	b08e      	sub	sp, #56	; 0x38
 800d304:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d306:	e0ca      	b.n	800d49e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	da18      	bge.n	800d340 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d30e:	1d3b      	adds	r3, r7, #4
 800d310:	3304      	adds	r3, #4
 800d312:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d314:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d316:	2b00      	cmp	r3, #0
 800d318:	d10a      	bne.n	800d330 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800d31a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d31e:	f383 8811 	msr	BASEPRI, r3
 800d322:	f3bf 8f6f 	isb	sy
 800d326:	f3bf 8f4f 	dsb	sy
 800d32a:	61fb      	str	r3, [r7, #28]
}
 800d32c:	bf00      	nop
 800d32e:	e7fe      	b.n	800d32e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d330:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d336:	6850      	ldr	r0, [r2, #4]
 800d338:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d33a:	6892      	ldr	r2, [r2, #8]
 800d33c:	4611      	mov	r1, r2
 800d33e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	2b00      	cmp	r3, #0
 800d344:	f2c0 80aa 	blt.w	800d49c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d34c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d34e:	695b      	ldr	r3, [r3, #20]
 800d350:	2b00      	cmp	r3, #0
 800d352:	d004      	beq.n	800d35e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d356:	3304      	adds	r3, #4
 800d358:	4618      	mov	r0, r3
 800d35a:	f7fe f9a7 	bl	800b6ac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d35e:	463b      	mov	r3, r7
 800d360:	4618      	mov	r0, r3
 800d362:	f7ff ff6b 	bl	800d23c <prvSampleTimeNow>
 800d366:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	2b09      	cmp	r3, #9
 800d36c:	f200 8097 	bhi.w	800d49e <prvProcessReceivedCommands+0x19e>
 800d370:	a201      	add	r2, pc, #4	; (adr r2, 800d378 <prvProcessReceivedCommands+0x78>)
 800d372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d376:	bf00      	nop
 800d378:	0800d3a1 	.word	0x0800d3a1
 800d37c:	0800d3a1 	.word	0x0800d3a1
 800d380:	0800d3a1 	.word	0x0800d3a1
 800d384:	0800d415 	.word	0x0800d415
 800d388:	0800d429 	.word	0x0800d429
 800d38c:	0800d473 	.word	0x0800d473
 800d390:	0800d3a1 	.word	0x0800d3a1
 800d394:	0800d3a1 	.word	0x0800d3a1
 800d398:	0800d415 	.word	0x0800d415
 800d39c:	0800d429 	.word	0x0800d429
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d3a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3a2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d3a6:	f043 0301 	orr.w	r3, r3, #1
 800d3aa:	b2da      	uxtb	r2, r3
 800d3ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3ae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d3b2:	68ba      	ldr	r2, [r7, #8]
 800d3b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3b6:	699b      	ldr	r3, [r3, #24]
 800d3b8:	18d1      	adds	r1, r2, r3
 800d3ba:	68bb      	ldr	r3, [r7, #8]
 800d3bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d3be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d3c0:	f7ff ff5c 	bl	800d27c <prvInsertTimerInActiveList>
 800d3c4:	4603      	mov	r3, r0
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d069      	beq.n	800d49e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d3ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3cc:	6a1b      	ldr	r3, [r3, #32]
 800d3ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d3d0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d3d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d3d8:	f003 0304 	and.w	r3, r3, #4
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d05e      	beq.n	800d49e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d3e0:	68ba      	ldr	r2, [r7, #8]
 800d3e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3e4:	699b      	ldr	r3, [r3, #24]
 800d3e6:	441a      	add	r2, r3
 800d3e8:	2300      	movs	r3, #0
 800d3ea:	9300      	str	r3, [sp, #0]
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	2100      	movs	r1, #0
 800d3f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d3f2:	f7ff fe05 	bl	800d000 <xTimerGenericCommand>
 800d3f6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d3f8:	6a3b      	ldr	r3, [r7, #32]
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d14f      	bne.n	800d49e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800d3fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d402:	f383 8811 	msr	BASEPRI, r3
 800d406:	f3bf 8f6f 	isb	sy
 800d40a:	f3bf 8f4f 	dsb	sy
 800d40e:	61bb      	str	r3, [r7, #24]
}
 800d410:	bf00      	nop
 800d412:	e7fe      	b.n	800d412 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d416:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d41a:	f023 0301 	bic.w	r3, r3, #1
 800d41e:	b2da      	uxtb	r2, r3
 800d420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d422:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800d426:	e03a      	b.n	800d49e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d42a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d42e:	f043 0301 	orr.w	r3, r3, #1
 800d432:	b2da      	uxtb	r2, r3
 800d434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d436:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d43a:	68ba      	ldr	r2, [r7, #8]
 800d43c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d43e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d442:	699b      	ldr	r3, [r3, #24]
 800d444:	2b00      	cmp	r3, #0
 800d446:	d10a      	bne.n	800d45e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800d448:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d44c:	f383 8811 	msr	BASEPRI, r3
 800d450:	f3bf 8f6f 	isb	sy
 800d454:	f3bf 8f4f 	dsb	sy
 800d458:	617b      	str	r3, [r7, #20]
}
 800d45a:	bf00      	nop
 800d45c:	e7fe      	b.n	800d45c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d45e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d460:	699a      	ldr	r2, [r3, #24]
 800d462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d464:	18d1      	adds	r1, r2, r3
 800d466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d468:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d46a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d46c:	f7ff ff06 	bl	800d27c <prvInsertTimerInActiveList>
					break;
 800d470:	e015      	b.n	800d49e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d474:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d478:	f003 0302 	and.w	r3, r3, #2
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d103      	bne.n	800d488 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800d480:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d482:	f000 fbdd 	bl	800dc40 <vPortFree>
 800d486:	e00a      	b.n	800d49e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d48a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d48e:	f023 0301 	bic.w	r3, r3, #1
 800d492:	b2da      	uxtb	r2, r3
 800d494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d496:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d49a:	e000      	b.n	800d49e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800d49c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d49e:	4b08      	ldr	r3, [pc, #32]	; (800d4c0 <prvProcessReceivedCommands+0x1c0>)
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	1d39      	adds	r1, r7, #4
 800d4a4:	2200      	movs	r2, #0
 800d4a6:	4618      	mov	r0, r3
 800d4a8:	f7fe fbc8 	bl	800bc3c <xQueueReceive>
 800d4ac:	4603      	mov	r3, r0
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	f47f af2a 	bne.w	800d308 <prvProcessReceivedCommands+0x8>
	}
}
 800d4b4:	bf00      	nop
 800d4b6:	bf00      	nop
 800d4b8:	3730      	adds	r7, #48	; 0x30
 800d4ba:	46bd      	mov	sp, r7
 800d4bc:	bd80      	pop	{r7, pc}
 800d4be:	bf00      	nop
 800d4c0:	20001178 	.word	0x20001178

0800d4c4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d4c4:	b580      	push	{r7, lr}
 800d4c6:	b088      	sub	sp, #32
 800d4c8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d4ca:	e048      	b.n	800d55e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d4cc:	4b2d      	ldr	r3, [pc, #180]	; (800d584 <prvSwitchTimerLists+0xc0>)
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	68db      	ldr	r3, [r3, #12]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d4d6:	4b2b      	ldr	r3, [pc, #172]	; (800d584 <prvSwitchTimerLists+0xc0>)
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	68db      	ldr	r3, [r3, #12]
 800d4dc:	68db      	ldr	r3, [r3, #12]
 800d4de:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	3304      	adds	r3, #4
 800d4e4:	4618      	mov	r0, r3
 800d4e6:	f7fe f8e1 	bl	800b6ac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	6a1b      	ldr	r3, [r3, #32]
 800d4ee:	68f8      	ldr	r0, [r7, #12]
 800d4f0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d4f8:	f003 0304 	and.w	r3, r3, #4
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d02e      	beq.n	800d55e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	699b      	ldr	r3, [r3, #24]
 800d504:	693a      	ldr	r2, [r7, #16]
 800d506:	4413      	add	r3, r2
 800d508:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d50a:	68ba      	ldr	r2, [r7, #8]
 800d50c:	693b      	ldr	r3, [r7, #16]
 800d50e:	429a      	cmp	r2, r3
 800d510:	d90e      	bls.n	800d530 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	68ba      	ldr	r2, [r7, #8]
 800d516:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	68fa      	ldr	r2, [r7, #12]
 800d51c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d51e:	4b19      	ldr	r3, [pc, #100]	; (800d584 <prvSwitchTimerLists+0xc0>)
 800d520:	681a      	ldr	r2, [r3, #0]
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	3304      	adds	r3, #4
 800d526:	4619      	mov	r1, r3
 800d528:	4610      	mov	r0, r2
 800d52a:	f7fe f886 	bl	800b63a <vListInsert>
 800d52e:	e016      	b.n	800d55e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d530:	2300      	movs	r3, #0
 800d532:	9300      	str	r3, [sp, #0]
 800d534:	2300      	movs	r3, #0
 800d536:	693a      	ldr	r2, [r7, #16]
 800d538:	2100      	movs	r1, #0
 800d53a:	68f8      	ldr	r0, [r7, #12]
 800d53c:	f7ff fd60 	bl	800d000 <xTimerGenericCommand>
 800d540:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	2b00      	cmp	r3, #0
 800d546:	d10a      	bne.n	800d55e <prvSwitchTimerLists+0x9a>
	__asm volatile
 800d548:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d54c:	f383 8811 	msr	BASEPRI, r3
 800d550:	f3bf 8f6f 	isb	sy
 800d554:	f3bf 8f4f 	dsb	sy
 800d558:	603b      	str	r3, [r7, #0]
}
 800d55a:	bf00      	nop
 800d55c:	e7fe      	b.n	800d55c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d55e:	4b09      	ldr	r3, [pc, #36]	; (800d584 <prvSwitchTimerLists+0xc0>)
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	2b00      	cmp	r3, #0
 800d566:	d1b1      	bne.n	800d4cc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d568:	4b06      	ldr	r3, [pc, #24]	; (800d584 <prvSwitchTimerLists+0xc0>)
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d56e:	4b06      	ldr	r3, [pc, #24]	; (800d588 <prvSwitchTimerLists+0xc4>)
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	4a04      	ldr	r2, [pc, #16]	; (800d584 <prvSwitchTimerLists+0xc0>)
 800d574:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d576:	4a04      	ldr	r2, [pc, #16]	; (800d588 <prvSwitchTimerLists+0xc4>)
 800d578:	697b      	ldr	r3, [r7, #20]
 800d57a:	6013      	str	r3, [r2, #0]
}
 800d57c:	bf00      	nop
 800d57e:	3718      	adds	r7, #24
 800d580:	46bd      	mov	sp, r7
 800d582:	bd80      	pop	{r7, pc}
 800d584:	20001170 	.word	0x20001170
 800d588:	20001174 	.word	0x20001174

0800d58c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d58c:	b580      	push	{r7, lr}
 800d58e:	b082      	sub	sp, #8
 800d590:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d592:	f000 f967 	bl	800d864 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d596:	4b15      	ldr	r3, [pc, #84]	; (800d5ec <prvCheckForValidListAndQueue+0x60>)
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d120      	bne.n	800d5e0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d59e:	4814      	ldr	r0, [pc, #80]	; (800d5f0 <prvCheckForValidListAndQueue+0x64>)
 800d5a0:	f7fd fffa 	bl	800b598 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d5a4:	4813      	ldr	r0, [pc, #76]	; (800d5f4 <prvCheckForValidListAndQueue+0x68>)
 800d5a6:	f7fd fff7 	bl	800b598 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d5aa:	4b13      	ldr	r3, [pc, #76]	; (800d5f8 <prvCheckForValidListAndQueue+0x6c>)
 800d5ac:	4a10      	ldr	r2, [pc, #64]	; (800d5f0 <prvCheckForValidListAndQueue+0x64>)
 800d5ae:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d5b0:	4b12      	ldr	r3, [pc, #72]	; (800d5fc <prvCheckForValidListAndQueue+0x70>)
 800d5b2:	4a10      	ldr	r2, [pc, #64]	; (800d5f4 <prvCheckForValidListAndQueue+0x68>)
 800d5b4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d5b6:	2300      	movs	r3, #0
 800d5b8:	9300      	str	r3, [sp, #0]
 800d5ba:	4b11      	ldr	r3, [pc, #68]	; (800d600 <prvCheckForValidListAndQueue+0x74>)
 800d5bc:	4a11      	ldr	r2, [pc, #68]	; (800d604 <prvCheckForValidListAndQueue+0x78>)
 800d5be:	2110      	movs	r1, #16
 800d5c0:	200a      	movs	r0, #10
 800d5c2:	f7fe f905 	bl	800b7d0 <xQueueGenericCreateStatic>
 800d5c6:	4603      	mov	r3, r0
 800d5c8:	4a08      	ldr	r2, [pc, #32]	; (800d5ec <prvCheckForValidListAndQueue+0x60>)
 800d5ca:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d5cc:	4b07      	ldr	r3, [pc, #28]	; (800d5ec <prvCheckForValidListAndQueue+0x60>)
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	d005      	beq.n	800d5e0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d5d4:	4b05      	ldr	r3, [pc, #20]	; (800d5ec <prvCheckForValidListAndQueue+0x60>)
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	490b      	ldr	r1, [pc, #44]	; (800d608 <prvCheckForValidListAndQueue+0x7c>)
 800d5da:	4618      	mov	r0, r3
 800d5dc:	f7fe fd1e 	bl	800c01c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d5e0:	f000 f970 	bl	800d8c4 <vPortExitCritical>
}
 800d5e4:	bf00      	nop
 800d5e6:	46bd      	mov	sp, r7
 800d5e8:	bd80      	pop	{r7, pc}
 800d5ea:	bf00      	nop
 800d5ec:	20001178 	.word	0x20001178
 800d5f0:	20001148 	.word	0x20001148
 800d5f4:	2000115c 	.word	0x2000115c
 800d5f8:	20001170 	.word	0x20001170
 800d5fc:	20001174 	.word	0x20001174
 800d600:	20001224 	.word	0x20001224
 800d604:	20001184 	.word	0x20001184
 800d608:	0801016c 	.word	0x0801016c

0800d60c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d60c:	b480      	push	{r7}
 800d60e:	b085      	sub	sp, #20
 800d610:	af00      	add	r7, sp, #0
 800d612:	60f8      	str	r0, [r7, #12]
 800d614:	60b9      	str	r1, [r7, #8]
 800d616:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	3b04      	subs	r3, #4
 800d61c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d624:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	3b04      	subs	r3, #4
 800d62a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d62c:	68bb      	ldr	r3, [r7, #8]
 800d62e:	f023 0201 	bic.w	r2, r3, #1
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	3b04      	subs	r3, #4
 800d63a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d63c:	4a0c      	ldr	r2, [pc, #48]	; (800d670 <pxPortInitialiseStack+0x64>)
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	3b14      	subs	r3, #20
 800d646:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d648:	687a      	ldr	r2, [r7, #4]
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	3b04      	subs	r3, #4
 800d652:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	f06f 0202 	mvn.w	r2, #2
 800d65a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	3b20      	subs	r3, #32
 800d660:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d662:	68fb      	ldr	r3, [r7, #12]
}
 800d664:	4618      	mov	r0, r3
 800d666:	3714      	adds	r7, #20
 800d668:	46bd      	mov	sp, r7
 800d66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d66e:	4770      	bx	lr
 800d670:	0800d675 	.word	0x0800d675

0800d674 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d674:	b480      	push	{r7}
 800d676:	b085      	sub	sp, #20
 800d678:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d67a:	2300      	movs	r3, #0
 800d67c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d67e:	4b12      	ldr	r3, [pc, #72]	; (800d6c8 <prvTaskExitError+0x54>)
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d686:	d00a      	beq.n	800d69e <prvTaskExitError+0x2a>
	__asm volatile
 800d688:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d68c:	f383 8811 	msr	BASEPRI, r3
 800d690:	f3bf 8f6f 	isb	sy
 800d694:	f3bf 8f4f 	dsb	sy
 800d698:	60fb      	str	r3, [r7, #12]
}
 800d69a:	bf00      	nop
 800d69c:	e7fe      	b.n	800d69c <prvTaskExitError+0x28>
	__asm volatile
 800d69e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6a2:	f383 8811 	msr	BASEPRI, r3
 800d6a6:	f3bf 8f6f 	isb	sy
 800d6aa:	f3bf 8f4f 	dsb	sy
 800d6ae:	60bb      	str	r3, [r7, #8]
}
 800d6b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d6b2:	bf00      	nop
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d0fc      	beq.n	800d6b4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d6ba:	bf00      	nop
 800d6bc:	bf00      	nop
 800d6be:	3714      	adds	r7, #20
 800d6c0:	46bd      	mov	sp, r7
 800d6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c6:	4770      	bx	lr
 800d6c8:	200001e8 	.word	0x200001e8
 800d6cc:	00000000 	.word	0x00000000

0800d6d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d6d0:	4b07      	ldr	r3, [pc, #28]	; (800d6f0 <pxCurrentTCBConst2>)
 800d6d2:	6819      	ldr	r1, [r3, #0]
 800d6d4:	6808      	ldr	r0, [r1, #0]
 800d6d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6da:	f380 8809 	msr	PSP, r0
 800d6de:	f3bf 8f6f 	isb	sy
 800d6e2:	f04f 0000 	mov.w	r0, #0
 800d6e6:	f380 8811 	msr	BASEPRI, r0
 800d6ea:	4770      	bx	lr
 800d6ec:	f3af 8000 	nop.w

0800d6f0 <pxCurrentTCBConst2>:
 800d6f0:	20000c40 	.word	0x20000c40
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d6f4:	bf00      	nop
 800d6f6:	bf00      	nop

0800d6f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d6f8:	4808      	ldr	r0, [pc, #32]	; (800d71c <prvPortStartFirstTask+0x24>)
 800d6fa:	6800      	ldr	r0, [r0, #0]
 800d6fc:	6800      	ldr	r0, [r0, #0]
 800d6fe:	f380 8808 	msr	MSP, r0
 800d702:	f04f 0000 	mov.w	r0, #0
 800d706:	f380 8814 	msr	CONTROL, r0
 800d70a:	b662      	cpsie	i
 800d70c:	b661      	cpsie	f
 800d70e:	f3bf 8f4f 	dsb	sy
 800d712:	f3bf 8f6f 	isb	sy
 800d716:	df00      	svc	0
 800d718:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d71a:	bf00      	nop
 800d71c:	e000ed08 	.word	0xe000ed08

0800d720 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d720:	b580      	push	{r7, lr}
 800d722:	b086      	sub	sp, #24
 800d724:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d726:	4b46      	ldr	r3, [pc, #280]	; (800d840 <xPortStartScheduler+0x120>)
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	4a46      	ldr	r2, [pc, #280]	; (800d844 <xPortStartScheduler+0x124>)
 800d72c:	4293      	cmp	r3, r2
 800d72e:	d10a      	bne.n	800d746 <xPortStartScheduler+0x26>
	__asm volatile
 800d730:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d734:	f383 8811 	msr	BASEPRI, r3
 800d738:	f3bf 8f6f 	isb	sy
 800d73c:	f3bf 8f4f 	dsb	sy
 800d740:	613b      	str	r3, [r7, #16]
}
 800d742:	bf00      	nop
 800d744:	e7fe      	b.n	800d744 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d746:	4b3e      	ldr	r3, [pc, #248]	; (800d840 <xPortStartScheduler+0x120>)
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	4a3f      	ldr	r2, [pc, #252]	; (800d848 <xPortStartScheduler+0x128>)
 800d74c:	4293      	cmp	r3, r2
 800d74e:	d10a      	bne.n	800d766 <xPortStartScheduler+0x46>
	__asm volatile
 800d750:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d754:	f383 8811 	msr	BASEPRI, r3
 800d758:	f3bf 8f6f 	isb	sy
 800d75c:	f3bf 8f4f 	dsb	sy
 800d760:	60fb      	str	r3, [r7, #12]
}
 800d762:	bf00      	nop
 800d764:	e7fe      	b.n	800d764 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d766:	4b39      	ldr	r3, [pc, #228]	; (800d84c <xPortStartScheduler+0x12c>)
 800d768:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d76a:	697b      	ldr	r3, [r7, #20]
 800d76c:	781b      	ldrb	r3, [r3, #0]
 800d76e:	b2db      	uxtb	r3, r3
 800d770:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d772:	697b      	ldr	r3, [r7, #20]
 800d774:	22ff      	movs	r2, #255	; 0xff
 800d776:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d778:	697b      	ldr	r3, [r7, #20]
 800d77a:	781b      	ldrb	r3, [r3, #0]
 800d77c:	b2db      	uxtb	r3, r3
 800d77e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d780:	78fb      	ldrb	r3, [r7, #3]
 800d782:	b2db      	uxtb	r3, r3
 800d784:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d788:	b2da      	uxtb	r2, r3
 800d78a:	4b31      	ldr	r3, [pc, #196]	; (800d850 <xPortStartScheduler+0x130>)
 800d78c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d78e:	4b31      	ldr	r3, [pc, #196]	; (800d854 <xPortStartScheduler+0x134>)
 800d790:	2207      	movs	r2, #7
 800d792:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d794:	e009      	b.n	800d7aa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800d796:	4b2f      	ldr	r3, [pc, #188]	; (800d854 <xPortStartScheduler+0x134>)
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	3b01      	subs	r3, #1
 800d79c:	4a2d      	ldr	r2, [pc, #180]	; (800d854 <xPortStartScheduler+0x134>)
 800d79e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d7a0:	78fb      	ldrb	r3, [r7, #3]
 800d7a2:	b2db      	uxtb	r3, r3
 800d7a4:	005b      	lsls	r3, r3, #1
 800d7a6:	b2db      	uxtb	r3, r3
 800d7a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d7aa:	78fb      	ldrb	r3, [r7, #3]
 800d7ac:	b2db      	uxtb	r3, r3
 800d7ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d7b2:	2b80      	cmp	r3, #128	; 0x80
 800d7b4:	d0ef      	beq.n	800d796 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d7b6:	4b27      	ldr	r3, [pc, #156]	; (800d854 <xPortStartScheduler+0x134>)
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	f1c3 0307 	rsb	r3, r3, #7
 800d7be:	2b04      	cmp	r3, #4
 800d7c0:	d00a      	beq.n	800d7d8 <xPortStartScheduler+0xb8>
	__asm volatile
 800d7c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7c6:	f383 8811 	msr	BASEPRI, r3
 800d7ca:	f3bf 8f6f 	isb	sy
 800d7ce:	f3bf 8f4f 	dsb	sy
 800d7d2:	60bb      	str	r3, [r7, #8]
}
 800d7d4:	bf00      	nop
 800d7d6:	e7fe      	b.n	800d7d6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d7d8:	4b1e      	ldr	r3, [pc, #120]	; (800d854 <xPortStartScheduler+0x134>)
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	021b      	lsls	r3, r3, #8
 800d7de:	4a1d      	ldr	r2, [pc, #116]	; (800d854 <xPortStartScheduler+0x134>)
 800d7e0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d7e2:	4b1c      	ldr	r3, [pc, #112]	; (800d854 <xPortStartScheduler+0x134>)
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d7ea:	4a1a      	ldr	r2, [pc, #104]	; (800d854 <xPortStartScheduler+0x134>)
 800d7ec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	b2da      	uxtb	r2, r3
 800d7f2:	697b      	ldr	r3, [r7, #20]
 800d7f4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d7f6:	4b18      	ldr	r3, [pc, #96]	; (800d858 <xPortStartScheduler+0x138>)
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	4a17      	ldr	r2, [pc, #92]	; (800d858 <xPortStartScheduler+0x138>)
 800d7fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d800:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d802:	4b15      	ldr	r3, [pc, #84]	; (800d858 <xPortStartScheduler+0x138>)
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	4a14      	ldr	r2, [pc, #80]	; (800d858 <xPortStartScheduler+0x138>)
 800d808:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d80c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d80e:	f000 f8dd 	bl	800d9cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d812:	4b12      	ldr	r3, [pc, #72]	; (800d85c <xPortStartScheduler+0x13c>)
 800d814:	2200      	movs	r2, #0
 800d816:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d818:	f000 f8fc 	bl	800da14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d81c:	4b10      	ldr	r3, [pc, #64]	; (800d860 <xPortStartScheduler+0x140>)
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	4a0f      	ldr	r2, [pc, #60]	; (800d860 <xPortStartScheduler+0x140>)
 800d822:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d826:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d828:	f7ff ff66 	bl	800d6f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d82c:	f7ff f82c 	bl	800c888 <vTaskSwitchContext>
	prvTaskExitError();
 800d830:	f7ff ff20 	bl	800d674 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d834:	2300      	movs	r3, #0
}
 800d836:	4618      	mov	r0, r3
 800d838:	3718      	adds	r7, #24
 800d83a:	46bd      	mov	sp, r7
 800d83c:	bd80      	pop	{r7, pc}
 800d83e:	bf00      	nop
 800d840:	e000ed00 	.word	0xe000ed00
 800d844:	410fc271 	.word	0x410fc271
 800d848:	410fc270 	.word	0x410fc270
 800d84c:	e000e400 	.word	0xe000e400
 800d850:	20001274 	.word	0x20001274
 800d854:	20001278 	.word	0x20001278
 800d858:	e000ed20 	.word	0xe000ed20
 800d85c:	200001e8 	.word	0x200001e8
 800d860:	e000ef34 	.word	0xe000ef34

0800d864 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d864:	b480      	push	{r7}
 800d866:	b083      	sub	sp, #12
 800d868:	af00      	add	r7, sp, #0
	__asm volatile
 800d86a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d86e:	f383 8811 	msr	BASEPRI, r3
 800d872:	f3bf 8f6f 	isb	sy
 800d876:	f3bf 8f4f 	dsb	sy
 800d87a:	607b      	str	r3, [r7, #4]
}
 800d87c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d87e:	4b0f      	ldr	r3, [pc, #60]	; (800d8bc <vPortEnterCritical+0x58>)
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	3301      	adds	r3, #1
 800d884:	4a0d      	ldr	r2, [pc, #52]	; (800d8bc <vPortEnterCritical+0x58>)
 800d886:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d888:	4b0c      	ldr	r3, [pc, #48]	; (800d8bc <vPortEnterCritical+0x58>)
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	2b01      	cmp	r3, #1
 800d88e:	d10f      	bne.n	800d8b0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d890:	4b0b      	ldr	r3, [pc, #44]	; (800d8c0 <vPortEnterCritical+0x5c>)
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	b2db      	uxtb	r3, r3
 800d896:	2b00      	cmp	r3, #0
 800d898:	d00a      	beq.n	800d8b0 <vPortEnterCritical+0x4c>
	__asm volatile
 800d89a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d89e:	f383 8811 	msr	BASEPRI, r3
 800d8a2:	f3bf 8f6f 	isb	sy
 800d8a6:	f3bf 8f4f 	dsb	sy
 800d8aa:	603b      	str	r3, [r7, #0]
}
 800d8ac:	bf00      	nop
 800d8ae:	e7fe      	b.n	800d8ae <vPortEnterCritical+0x4a>
	}
}
 800d8b0:	bf00      	nop
 800d8b2:	370c      	adds	r7, #12
 800d8b4:	46bd      	mov	sp, r7
 800d8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ba:	4770      	bx	lr
 800d8bc:	200001e8 	.word	0x200001e8
 800d8c0:	e000ed04 	.word	0xe000ed04

0800d8c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d8c4:	b480      	push	{r7}
 800d8c6:	b083      	sub	sp, #12
 800d8c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d8ca:	4b12      	ldr	r3, [pc, #72]	; (800d914 <vPortExitCritical+0x50>)
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d10a      	bne.n	800d8e8 <vPortExitCritical+0x24>
	__asm volatile
 800d8d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8d6:	f383 8811 	msr	BASEPRI, r3
 800d8da:	f3bf 8f6f 	isb	sy
 800d8de:	f3bf 8f4f 	dsb	sy
 800d8e2:	607b      	str	r3, [r7, #4]
}
 800d8e4:	bf00      	nop
 800d8e6:	e7fe      	b.n	800d8e6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d8e8:	4b0a      	ldr	r3, [pc, #40]	; (800d914 <vPortExitCritical+0x50>)
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	3b01      	subs	r3, #1
 800d8ee:	4a09      	ldr	r2, [pc, #36]	; (800d914 <vPortExitCritical+0x50>)
 800d8f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d8f2:	4b08      	ldr	r3, [pc, #32]	; (800d914 <vPortExitCritical+0x50>)
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d105      	bne.n	800d906 <vPortExitCritical+0x42>
 800d8fa:	2300      	movs	r3, #0
 800d8fc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d8fe:	683b      	ldr	r3, [r7, #0]
 800d900:	f383 8811 	msr	BASEPRI, r3
}
 800d904:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d906:	bf00      	nop
 800d908:	370c      	adds	r7, #12
 800d90a:	46bd      	mov	sp, r7
 800d90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d910:	4770      	bx	lr
 800d912:	bf00      	nop
 800d914:	200001e8 	.word	0x200001e8
	...

0800d920 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d920:	f3ef 8009 	mrs	r0, PSP
 800d924:	f3bf 8f6f 	isb	sy
 800d928:	4b15      	ldr	r3, [pc, #84]	; (800d980 <pxCurrentTCBConst>)
 800d92a:	681a      	ldr	r2, [r3, #0]
 800d92c:	f01e 0f10 	tst.w	lr, #16
 800d930:	bf08      	it	eq
 800d932:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d936:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d93a:	6010      	str	r0, [r2, #0]
 800d93c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d940:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d944:	f380 8811 	msr	BASEPRI, r0
 800d948:	f3bf 8f4f 	dsb	sy
 800d94c:	f3bf 8f6f 	isb	sy
 800d950:	f7fe ff9a 	bl	800c888 <vTaskSwitchContext>
 800d954:	f04f 0000 	mov.w	r0, #0
 800d958:	f380 8811 	msr	BASEPRI, r0
 800d95c:	bc09      	pop	{r0, r3}
 800d95e:	6819      	ldr	r1, [r3, #0]
 800d960:	6808      	ldr	r0, [r1, #0]
 800d962:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d966:	f01e 0f10 	tst.w	lr, #16
 800d96a:	bf08      	it	eq
 800d96c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d970:	f380 8809 	msr	PSP, r0
 800d974:	f3bf 8f6f 	isb	sy
 800d978:	4770      	bx	lr
 800d97a:	bf00      	nop
 800d97c:	f3af 8000 	nop.w

0800d980 <pxCurrentTCBConst>:
 800d980:	20000c40 	.word	0x20000c40
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d984:	bf00      	nop
 800d986:	bf00      	nop

0800d988 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d988:	b580      	push	{r7, lr}
 800d98a:	b082      	sub	sp, #8
 800d98c:	af00      	add	r7, sp, #0
	__asm volatile
 800d98e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d992:	f383 8811 	msr	BASEPRI, r3
 800d996:	f3bf 8f6f 	isb	sy
 800d99a:	f3bf 8f4f 	dsb	sy
 800d99e:	607b      	str	r3, [r7, #4]
}
 800d9a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d9a2:	f7fe feb7 	bl	800c714 <xTaskIncrementTick>
 800d9a6:	4603      	mov	r3, r0
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d003      	beq.n	800d9b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d9ac:	4b06      	ldr	r3, [pc, #24]	; (800d9c8 <xPortSysTickHandler+0x40>)
 800d9ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d9b2:	601a      	str	r2, [r3, #0]
 800d9b4:	2300      	movs	r3, #0
 800d9b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d9b8:	683b      	ldr	r3, [r7, #0]
 800d9ba:	f383 8811 	msr	BASEPRI, r3
}
 800d9be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d9c0:	bf00      	nop
 800d9c2:	3708      	adds	r7, #8
 800d9c4:	46bd      	mov	sp, r7
 800d9c6:	bd80      	pop	{r7, pc}
 800d9c8:	e000ed04 	.word	0xe000ed04

0800d9cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d9cc:	b480      	push	{r7}
 800d9ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d9d0:	4b0b      	ldr	r3, [pc, #44]	; (800da00 <vPortSetupTimerInterrupt+0x34>)
 800d9d2:	2200      	movs	r2, #0
 800d9d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d9d6:	4b0b      	ldr	r3, [pc, #44]	; (800da04 <vPortSetupTimerInterrupt+0x38>)
 800d9d8:	2200      	movs	r2, #0
 800d9da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d9dc:	4b0a      	ldr	r3, [pc, #40]	; (800da08 <vPortSetupTimerInterrupt+0x3c>)
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	4a0a      	ldr	r2, [pc, #40]	; (800da0c <vPortSetupTimerInterrupt+0x40>)
 800d9e2:	fba2 2303 	umull	r2, r3, r2, r3
 800d9e6:	099b      	lsrs	r3, r3, #6
 800d9e8:	4a09      	ldr	r2, [pc, #36]	; (800da10 <vPortSetupTimerInterrupt+0x44>)
 800d9ea:	3b01      	subs	r3, #1
 800d9ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d9ee:	4b04      	ldr	r3, [pc, #16]	; (800da00 <vPortSetupTimerInterrupt+0x34>)
 800d9f0:	2207      	movs	r2, #7
 800d9f2:	601a      	str	r2, [r3, #0]
}
 800d9f4:	bf00      	nop
 800d9f6:	46bd      	mov	sp, r7
 800d9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9fc:	4770      	bx	lr
 800d9fe:	bf00      	nop
 800da00:	e000e010 	.word	0xe000e010
 800da04:	e000e018 	.word	0xe000e018
 800da08:	20000150 	.word	0x20000150
 800da0c:	10624dd3 	.word	0x10624dd3
 800da10:	e000e014 	.word	0xe000e014

0800da14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800da14:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800da24 <vPortEnableVFP+0x10>
 800da18:	6801      	ldr	r1, [r0, #0]
 800da1a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800da1e:	6001      	str	r1, [r0, #0]
 800da20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800da22:	bf00      	nop
 800da24:	e000ed88 	.word	0xe000ed88

0800da28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800da28:	b480      	push	{r7}
 800da2a:	b085      	sub	sp, #20
 800da2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800da2e:	f3ef 8305 	mrs	r3, IPSR
 800da32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800da34:	68fb      	ldr	r3, [r7, #12]
 800da36:	2b0f      	cmp	r3, #15
 800da38:	d914      	bls.n	800da64 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800da3a:	4a17      	ldr	r2, [pc, #92]	; (800da98 <vPortValidateInterruptPriority+0x70>)
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	4413      	add	r3, r2
 800da40:	781b      	ldrb	r3, [r3, #0]
 800da42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800da44:	4b15      	ldr	r3, [pc, #84]	; (800da9c <vPortValidateInterruptPriority+0x74>)
 800da46:	781b      	ldrb	r3, [r3, #0]
 800da48:	7afa      	ldrb	r2, [r7, #11]
 800da4a:	429a      	cmp	r2, r3
 800da4c:	d20a      	bcs.n	800da64 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800da4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da52:	f383 8811 	msr	BASEPRI, r3
 800da56:	f3bf 8f6f 	isb	sy
 800da5a:	f3bf 8f4f 	dsb	sy
 800da5e:	607b      	str	r3, [r7, #4]
}
 800da60:	bf00      	nop
 800da62:	e7fe      	b.n	800da62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800da64:	4b0e      	ldr	r3, [pc, #56]	; (800daa0 <vPortValidateInterruptPriority+0x78>)
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800da6c:	4b0d      	ldr	r3, [pc, #52]	; (800daa4 <vPortValidateInterruptPriority+0x7c>)
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	429a      	cmp	r2, r3
 800da72:	d90a      	bls.n	800da8a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800da74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da78:	f383 8811 	msr	BASEPRI, r3
 800da7c:	f3bf 8f6f 	isb	sy
 800da80:	f3bf 8f4f 	dsb	sy
 800da84:	603b      	str	r3, [r7, #0]
}
 800da86:	bf00      	nop
 800da88:	e7fe      	b.n	800da88 <vPortValidateInterruptPriority+0x60>
	}
 800da8a:	bf00      	nop
 800da8c:	3714      	adds	r7, #20
 800da8e:	46bd      	mov	sp, r7
 800da90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da94:	4770      	bx	lr
 800da96:	bf00      	nop
 800da98:	e000e3f0 	.word	0xe000e3f0
 800da9c:	20001274 	.word	0x20001274
 800daa0:	e000ed0c 	.word	0xe000ed0c
 800daa4:	20001278 	.word	0x20001278

0800daa8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800daa8:	b580      	push	{r7, lr}
 800daaa:	b08a      	sub	sp, #40	; 0x28
 800daac:	af00      	add	r7, sp, #0
 800daae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800dab0:	2300      	movs	r3, #0
 800dab2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800dab4:	f7fe fd72 	bl	800c59c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800dab8:	4b5b      	ldr	r3, [pc, #364]	; (800dc28 <pvPortMalloc+0x180>)
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d101      	bne.n	800dac4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800dac0:	f000 f920 	bl	800dd04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800dac4:	4b59      	ldr	r3, [pc, #356]	; (800dc2c <pvPortMalloc+0x184>)
 800dac6:	681a      	ldr	r2, [r3, #0]
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	4013      	ands	r3, r2
 800dacc:	2b00      	cmp	r3, #0
 800dace:	f040 8093 	bne.w	800dbf8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d01d      	beq.n	800db14 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800dad8:	2208      	movs	r2, #8
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	4413      	add	r3, r2
 800dade:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	f003 0307 	and.w	r3, r3, #7
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d014      	beq.n	800db14 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	f023 0307 	bic.w	r3, r3, #7
 800daf0:	3308      	adds	r3, #8
 800daf2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	f003 0307 	and.w	r3, r3, #7
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d00a      	beq.n	800db14 <pvPortMalloc+0x6c>
	__asm volatile
 800dafe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db02:	f383 8811 	msr	BASEPRI, r3
 800db06:	f3bf 8f6f 	isb	sy
 800db0a:	f3bf 8f4f 	dsb	sy
 800db0e:	617b      	str	r3, [r7, #20]
}
 800db10:	bf00      	nop
 800db12:	e7fe      	b.n	800db12 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	2b00      	cmp	r3, #0
 800db18:	d06e      	beq.n	800dbf8 <pvPortMalloc+0x150>
 800db1a:	4b45      	ldr	r3, [pc, #276]	; (800dc30 <pvPortMalloc+0x188>)
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	687a      	ldr	r2, [r7, #4]
 800db20:	429a      	cmp	r2, r3
 800db22:	d869      	bhi.n	800dbf8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800db24:	4b43      	ldr	r3, [pc, #268]	; (800dc34 <pvPortMalloc+0x18c>)
 800db26:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800db28:	4b42      	ldr	r3, [pc, #264]	; (800dc34 <pvPortMalloc+0x18c>)
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800db2e:	e004      	b.n	800db3a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800db30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db32:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800db34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800db3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db3c:	685b      	ldr	r3, [r3, #4]
 800db3e:	687a      	ldr	r2, [r7, #4]
 800db40:	429a      	cmp	r2, r3
 800db42:	d903      	bls.n	800db4c <pvPortMalloc+0xa4>
 800db44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d1f1      	bne.n	800db30 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800db4c:	4b36      	ldr	r3, [pc, #216]	; (800dc28 <pvPortMalloc+0x180>)
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800db52:	429a      	cmp	r2, r3
 800db54:	d050      	beq.n	800dbf8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800db56:	6a3b      	ldr	r3, [r7, #32]
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	2208      	movs	r2, #8
 800db5c:	4413      	add	r3, r2
 800db5e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800db60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db62:	681a      	ldr	r2, [r3, #0]
 800db64:	6a3b      	ldr	r3, [r7, #32]
 800db66:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800db68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db6a:	685a      	ldr	r2, [r3, #4]
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	1ad2      	subs	r2, r2, r3
 800db70:	2308      	movs	r3, #8
 800db72:	005b      	lsls	r3, r3, #1
 800db74:	429a      	cmp	r2, r3
 800db76:	d91f      	bls.n	800dbb8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800db78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	4413      	add	r3, r2
 800db7e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800db80:	69bb      	ldr	r3, [r7, #24]
 800db82:	f003 0307 	and.w	r3, r3, #7
 800db86:	2b00      	cmp	r3, #0
 800db88:	d00a      	beq.n	800dba0 <pvPortMalloc+0xf8>
	__asm volatile
 800db8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db8e:	f383 8811 	msr	BASEPRI, r3
 800db92:	f3bf 8f6f 	isb	sy
 800db96:	f3bf 8f4f 	dsb	sy
 800db9a:	613b      	str	r3, [r7, #16]
}
 800db9c:	bf00      	nop
 800db9e:	e7fe      	b.n	800db9e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800dba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dba2:	685a      	ldr	r2, [r3, #4]
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	1ad2      	subs	r2, r2, r3
 800dba8:	69bb      	ldr	r3, [r7, #24]
 800dbaa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800dbac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbae:	687a      	ldr	r2, [r7, #4]
 800dbb0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800dbb2:	69b8      	ldr	r0, [r7, #24]
 800dbb4:	f000 f908 	bl	800ddc8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800dbb8:	4b1d      	ldr	r3, [pc, #116]	; (800dc30 <pvPortMalloc+0x188>)
 800dbba:	681a      	ldr	r2, [r3, #0]
 800dbbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbbe:	685b      	ldr	r3, [r3, #4]
 800dbc0:	1ad3      	subs	r3, r2, r3
 800dbc2:	4a1b      	ldr	r2, [pc, #108]	; (800dc30 <pvPortMalloc+0x188>)
 800dbc4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800dbc6:	4b1a      	ldr	r3, [pc, #104]	; (800dc30 <pvPortMalloc+0x188>)
 800dbc8:	681a      	ldr	r2, [r3, #0]
 800dbca:	4b1b      	ldr	r3, [pc, #108]	; (800dc38 <pvPortMalloc+0x190>)
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	429a      	cmp	r2, r3
 800dbd0:	d203      	bcs.n	800dbda <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800dbd2:	4b17      	ldr	r3, [pc, #92]	; (800dc30 <pvPortMalloc+0x188>)
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	4a18      	ldr	r2, [pc, #96]	; (800dc38 <pvPortMalloc+0x190>)
 800dbd8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800dbda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbdc:	685a      	ldr	r2, [r3, #4]
 800dbde:	4b13      	ldr	r3, [pc, #76]	; (800dc2c <pvPortMalloc+0x184>)
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	431a      	orrs	r2, r3
 800dbe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbe6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800dbe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbea:	2200      	movs	r2, #0
 800dbec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800dbee:	4b13      	ldr	r3, [pc, #76]	; (800dc3c <pvPortMalloc+0x194>)
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	3301      	adds	r3, #1
 800dbf4:	4a11      	ldr	r2, [pc, #68]	; (800dc3c <pvPortMalloc+0x194>)
 800dbf6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800dbf8:	f7fe fcde 	bl	800c5b8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800dbfc:	69fb      	ldr	r3, [r7, #28]
 800dbfe:	f003 0307 	and.w	r3, r3, #7
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d00a      	beq.n	800dc1c <pvPortMalloc+0x174>
	__asm volatile
 800dc06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc0a:	f383 8811 	msr	BASEPRI, r3
 800dc0e:	f3bf 8f6f 	isb	sy
 800dc12:	f3bf 8f4f 	dsb	sy
 800dc16:	60fb      	str	r3, [r7, #12]
}
 800dc18:	bf00      	nop
 800dc1a:	e7fe      	b.n	800dc1a <pvPortMalloc+0x172>
	return pvReturn;
 800dc1c:	69fb      	ldr	r3, [r7, #28]
}
 800dc1e:	4618      	mov	r0, r3
 800dc20:	3728      	adds	r7, #40	; 0x28
 800dc22:	46bd      	mov	sp, r7
 800dc24:	bd80      	pop	{r7, pc}
 800dc26:	bf00      	nop
 800dc28:	2001a284 	.word	0x2001a284
 800dc2c:	2001a298 	.word	0x2001a298
 800dc30:	2001a288 	.word	0x2001a288
 800dc34:	2001a27c 	.word	0x2001a27c
 800dc38:	2001a28c 	.word	0x2001a28c
 800dc3c:	2001a290 	.word	0x2001a290

0800dc40 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800dc40:	b580      	push	{r7, lr}
 800dc42:	b086      	sub	sp, #24
 800dc44:	af00      	add	r7, sp, #0
 800dc46:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d04d      	beq.n	800dcee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800dc52:	2308      	movs	r3, #8
 800dc54:	425b      	negs	r3, r3
 800dc56:	697a      	ldr	r2, [r7, #20]
 800dc58:	4413      	add	r3, r2
 800dc5a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800dc5c:	697b      	ldr	r3, [r7, #20]
 800dc5e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800dc60:	693b      	ldr	r3, [r7, #16]
 800dc62:	685a      	ldr	r2, [r3, #4]
 800dc64:	4b24      	ldr	r3, [pc, #144]	; (800dcf8 <vPortFree+0xb8>)
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	4013      	ands	r3, r2
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d10a      	bne.n	800dc84 <vPortFree+0x44>
	__asm volatile
 800dc6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc72:	f383 8811 	msr	BASEPRI, r3
 800dc76:	f3bf 8f6f 	isb	sy
 800dc7a:	f3bf 8f4f 	dsb	sy
 800dc7e:	60fb      	str	r3, [r7, #12]
}
 800dc80:	bf00      	nop
 800dc82:	e7fe      	b.n	800dc82 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800dc84:	693b      	ldr	r3, [r7, #16]
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d00a      	beq.n	800dca2 <vPortFree+0x62>
	__asm volatile
 800dc8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc90:	f383 8811 	msr	BASEPRI, r3
 800dc94:	f3bf 8f6f 	isb	sy
 800dc98:	f3bf 8f4f 	dsb	sy
 800dc9c:	60bb      	str	r3, [r7, #8]
}
 800dc9e:	bf00      	nop
 800dca0:	e7fe      	b.n	800dca0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800dca2:	693b      	ldr	r3, [r7, #16]
 800dca4:	685a      	ldr	r2, [r3, #4]
 800dca6:	4b14      	ldr	r3, [pc, #80]	; (800dcf8 <vPortFree+0xb8>)
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	4013      	ands	r3, r2
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d01e      	beq.n	800dcee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800dcb0:	693b      	ldr	r3, [r7, #16]
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	d11a      	bne.n	800dcee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800dcb8:	693b      	ldr	r3, [r7, #16]
 800dcba:	685a      	ldr	r2, [r3, #4]
 800dcbc:	4b0e      	ldr	r3, [pc, #56]	; (800dcf8 <vPortFree+0xb8>)
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	43db      	mvns	r3, r3
 800dcc2:	401a      	ands	r2, r3
 800dcc4:	693b      	ldr	r3, [r7, #16]
 800dcc6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800dcc8:	f7fe fc68 	bl	800c59c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800dccc:	693b      	ldr	r3, [r7, #16]
 800dcce:	685a      	ldr	r2, [r3, #4]
 800dcd0:	4b0a      	ldr	r3, [pc, #40]	; (800dcfc <vPortFree+0xbc>)
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	4413      	add	r3, r2
 800dcd6:	4a09      	ldr	r2, [pc, #36]	; (800dcfc <vPortFree+0xbc>)
 800dcd8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800dcda:	6938      	ldr	r0, [r7, #16]
 800dcdc:	f000 f874 	bl	800ddc8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800dce0:	4b07      	ldr	r3, [pc, #28]	; (800dd00 <vPortFree+0xc0>)
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	3301      	adds	r3, #1
 800dce6:	4a06      	ldr	r2, [pc, #24]	; (800dd00 <vPortFree+0xc0>)
 800dce8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800dcea:	f7fe fc65 	bl	800c5b8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800dcee:	bf00      	nop
 800dcf0:	3718      	adds	r7, #24
 800dcf2:	46bd      	mov	sp, r7
 800dcf4:	bd80      	pop	{r7, pc}
 800dcf6:	bf00      	nop
 800dcf8:	2001a298 	.word	0x2001a298
 800dcfc:	2001a288 	.word	0x2001a288
 800dd00:	2001a294 	.word	0x2001a294

0800dd04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800dd04:	b480      	push	{r7}
 800dd06:	b085      	sub	sp, #20
 800dd08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800dd0a:	f44f 33c8 	mov.w	r3, #102400	; 0x19000
 800dd0e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800dd10:	4b27      	ldr	r3, [pc, #156]	; (800ddb0 <prvHeapInit+0xac>)
 800dd12:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	f003 0307 	and.w	r3, r3, #7
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d00c      	beq.n	800dd38 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800dd1e:	68fb      	ldr	r3, [r7, #12]
 800dd20:	3307      	adds	r3, #7
 800dd22:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	f023 0307 	bic.w	r3, r3, #7
 800dd2a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800dd2c:	68ba      	ldr	r2, [r7, #8]
 800dd2e:	68fb      	ldr	r3, [r7, #12]
 800dd30:	1ad3      	subs	r3, r2, r3
 800dd32:	4a1f      	ldr	r2, [pc, #124]	; (800ddb0 <prvHeapInit+0xac>)
 800dd34:	4413      	add	r3, r2
 800dd36:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800dd3c:	4a1d      	ldr	r2, [pc, #116]	; (800ddb4 <prvHeapInit+0xb0>)
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800dd42:	4b1c      	ldr	r3, [pc, #112]	; (800ddb4 <prvHeapInit+0xb0>)
 800dd44:	2200      	movs	r2, #0
 800dd46:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	68ba      	ldr	r2, [r7, #8]
 800dd4c:	4413      	add	r3, r2
 800dd4e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800dd50:	2208      	movs	r2, #8
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	1a9b      	subs	r3, r3, r2
 800dd56:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	f023 0307 	bic.w	r3, r3, #7
 800dd5e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	4a15      	ldr	r2, [pc, #84]	; (800ddb8 <prvHeapInit+0xb4>)
 800dd64:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800dd66:	4b14      	ldr	r3, [pc, #80]	; (800ddb8 <prvHeapInit+0xb4>)
 800dd68:	681b      	ldr	r3, [r3, #0]
 800dd6a:	2200      	movs	r2, #0
 800dd6c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800dd6e:	4b12      	ldr	r3, [pc, #72]	; (800ddb8 <prvHeapInit+0xb4>)
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	2200      	movs	r2, #0
 800dd74:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800dd7a:	683b      	ldr	r3, [r7, #0]
 800dd7c:	68fa      	ldr	r2, [r7, #12]
 800dd7e:	1ad2      	subs	r2, r2, r3
 800dd80:	683b      	ldr	r3, [r7, #0]
 800dd82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800dd84:	4b0c      	ldr	r3, [pc, #48]	; (800ddb8 <prvHeapInit+0xb4>)
 800dd86:	681a      	ldr	r2, [r3, #0]
 800dd88:	683b      	ldr	r3, [r7, #0]
 800dd8a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dd8c:	683b      	ldr	r3, [r7, #0]
 800dd8e:	685b      	ldr	r3, [r3, #4]
 800dd90:	4a0a      	ldr	r2, [pc, #40]	; (800ddbc <prvHeapInit+0xb8>)
 800dd92:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dd94:	683b      	ldr	r3, [r7, #0]
 800dd96:	685b      	ldr	r3, [r3, #4]
 800dd98:	4a09      	ldr	r2, [pc, #36]	; (800ddc0 <prvHeapInit+0xbc>)
 800dd9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800dd9c:	4b09      	ldr	r3, [pc, #36]	; (800ddc4 <prvHeapInit+0xc0>)
 800dd9e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800dda2:	601a      	str	r2, [r3, #0]
}
 800dda4:	bf00      	nop
 800dda6:	3714      	adds	r7, #20
 800dda8:	46bd      	mov	sp, r7
 800ddaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddae:	4770      	bx	lr
 800ddb0:	2000127c 	.word	0x2000127c
 800ddb4:	2001a27c 	.word	0x2001a27c
 800ddb8:	2001a284 	.word	0x2001a284
 800ddbc:	2001a28c 	.word	0x2001a28c
 800ddc0:	2001a288 	.word	0x2001a288
 800ddc4:	2001a298 	.word	0x2001a298

0800ddc8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ddc8:	b480      	push	{r7}
 800ddca:	b085      	sub	sp, #20
 800ddcc:	af00      	add	r7, sp, #0
 800ddce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ddd0:	4b28      	ldr	r3, [pc, #160]	; (800de74 <prvInsertBlockIntoFreeList+0xac>)
 800ddd2:	60fb      	str	r3, [r7, #12]
 800ddd4:	e002      	b.n	800dddc <prvInsertBlockIntoFreeList+0x14>
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	60fb      	str	r3, [r7, #12]
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	687a      	ldr	r2, [r7, #4]
 800dde2:	429a      	cmp	r2, r3
 800dde4:	d8f7      	bhi.n	800ddd6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	685b      	ldr	r3, [r3, #4]
 800ddee:	68ba      	ldr	r2, [r7, #8]
 800ddf0:	4413      	add	r3, r2
 800ddf2:	687a      	ldr	r2, [r7, #4]
 800ddf4:	429a      	cmp	r2, r3
 800ddf6:	d108      	bne.n	800de0a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	685a      	ldr	r2, [r3, #4]
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	685b      	ldr	r3, [r3, #4]
 800de00:	441a      	add	r2, r3
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800de06:	68fb      	ldr	r3, [r7, #12]
 800de08:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	685b      	ldr	r3, [r3, #4]
 800de12:	68ba      	ldr	r2, [r7, #8]
 800de14:	441a      	add	r2, r3
 800de16:	68fb      	ldr	r3, [r7, #12]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	429a      	cmp	r2, r3
 800de1c:	d118      	bne.n	800de50 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800de1e:	68fb      	ldr	r3, [r7, #12]
 800de20:	681a      	ldr	r2, [r3, #0]
 800de22:	4b15      	ldr	r3, [pc, #84]	; (800de78 <prvInsertBlockIntoFreeList+0xb0>)
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	429a      	cmp	r2, r3
 800de28:	d00d      	beq.n	800de46 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	685a      	ldr	r2, [r3, #4]
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	685b      	ldr	r3, [r3, #4]
 800de34:	441a      	add	r2, r3
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800de3a:	68fb      	ldr	r3, [r7, #12]
 800de3c:	681b      	ldr	r3, [r3, #0]
 800de3e:	681a      	ldr	r2, [r3, #0]
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	601a      	str	r2, [r3, #0]
 800de44:	e008      	b.n	800de58 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800de46:	4b0c      	ldr	r3, [pc, #48]	; (800de78 <prvInsertBlockIntoFreeList+0xb0>)
 800de48:	681a      	ldr	r2, [r3, #0]
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	601a      	str	r2, [r3, #0]
 800de4e:	e003      	b.n	800de58 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	681a      	ldr	r2, [r3, #0]
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800de58:	68fa      	ldr	r2, [r7, #12]
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	429a      	cmp	r2, r3
 800de5e:	d002      	beq.n	800de66 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	687a      	ldr	r2, [r7, #4]
 800de64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800de66:	bf00      	nop
 800de68:	3714      	adds	r7, #20
 800de6a:	46bd      	mov	sp, r7
 800de6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de70:	4770      	bx	lr
 800de72:	bf00      	nop
 800de74:	2001a27c 	.word	0x2001a27c
 800de78:	2001a284 	.word	0x2001a284

0800de7c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800de7c:	b580      	push	{r7, lr}
 800de7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800de80:	2200      	movs	r2, #0
 800de82:	4912      	ldr	r1, [pc, #72]	; (800decc <MX_USB_DEVICE_Init+0x50>)
 800de84:	4812      	ldr	r0, [pc, #72]	; (800ded0 <MX_USB_DEVICE_Init+0x54>)
 800de86:	f7fb ff09 	bl	8009c9c <USBD_Init>
 800de8a:	4603      	mov	r3, r0
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d001      	beq.n	800de94 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800de90:	f7f3 f954 	bl	800113c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800de94:	490f      	ldr	r1, [pc, #60]	; (800ded4 <MX_USB_DEVICE_Init+0x58>)
 800de96:	480e      	ldr	r0, [pc, #56]	; (800ded0 <MX_USB_DEVICE_Init+0x54>)
 800de98:	f7fb ff3e 	bl	8009d18 <USBD_RegisterClass>
 800de9c:	4603      	mov	r3, r0
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	d001      	beq.n	800dea6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800dea2:	f7f3 f94b 	bl	800113c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800dea6:	490c      	ldr	r1, [pc, #48]	; (800ded8 <MX_USB_DEVICE_Init+0x5c>)
 800dea8:	4809      	ldr	r0, [pc, #36]	; (800ded0 <MX_USB_DEVICE_Init+0x54>)
 800deaa:	f7fb fe21 	bl	8009af0 <USBD_CDC_RegisterInterface>
 800deae:	4603      	mov	r3, r0
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d001      	beq.n	800deb8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800deb4:	f7f3 f942 	bl	800113c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800deb8:	4805      	ldr	r0, [pc, #20]	; (800ded0 <MX_USB_DEVICE_Init+0x54>)
 800deba:	f7fb ff71 	bl	8009da0 <USBD_Start>
 800debe:	4603      	mov	r3, r0
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d001      	beq.n	800dec8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800dec4:	f7f3 f93a 	bl	800113c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800dec8:	bf00      	nop
 800deca:	bd80      	pop	{r7, pc}
 800decc:	20000200 	.word	0x20000200
 800ded0:	2001a29c 	.word	0x2001a29c
 800ded4:	20000168 	.word	0x20000168
 800ded8:	200001ec 	.word	0x200001ec

0800dedc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800dedc:	b580      	push	{r7, lr}
 800dede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800dee0:	2200      	movs	r2, #0
 800dee2:	4905      	ldr	r1, [pc, #20]	; (800def8 <CDC_Init_FS+0x1c>)
 800dee4:	4805      	ldr	r0, [pc, #20]	; (800defc <CDC_Init_FS+0x20>)
 800dee6:	f7fb fe1d 	bl	8009b24 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800deea:	4905      	ldr	r1, [pc, #20]	; (800df00 <CDC_Init_FS+0x24>)
 800deec:	4803      	ldr	r0, [pc, #12]	; (800defc <CDC_Init_FS+0x20>)
 800deee:	f7fb fe3b 	bl	8009b68 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800def2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800def4:	4618      	mov	r0, r3
 800def6:	bd80      	pop	{r7, pc}
 800def8:	2001a778 	.word	0x2001a778
 800defc:	2001a29c 	.word	0x2001a29c
 800df00:	2001a578 	.word	0x2001a578

0800df04 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800df04:	b480      	push	{r7}
 800df06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800df08:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800df0a:	4618      	mov	r0, r3
 800df0c:	46bd      	mov	sp, r7
 800df0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df12:	4770      	bx	lr

0800df14 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800df14:	b480      	push	{r7}
 800df16:	b083      	sub	sp, #12
 800df18:	af00      	add	r7, sp, #0
 800df1a:	4603      	mov	r3, r0
 800df1c:	6039      	str	r1, [r7, #0]
 800df1e:	71fb      	strb	r3, [r7, #7]
 800df20:	4613      	mov	r3, r2
 800df22:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800df24:	79fb      	ldrb	r3, [r7, #7]
 800df26:	2b23      	cmp	r3, #35	; 0x23
 800df28:	d84a      	bhi.n	800dfc0 <CDC_Control_FS+0xac>
 800df2a:	a201      	add	r2, pc, #4	; (adr r2, 800df30 <CDC_Control_FS+0x1c>)
 800df2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df30:	0800dfc1 	.word	0x0800dfc1
 800df34:	0800dfc1 	.word	0x0800dfc1
 800df38:	0800dfc1 	.word	0x0800dfc1
 800df3c:	0800dfc1 	.word	0x0800dfc1
 800df40:	0800dfc1 	.word	0x0800dfc1
 800df44:	0800dfc1 	.word	0x0800dfc1
 800df48:	0800dfc1 	.word	0x0800dfc1
 800df4c:	0800dfc1 	.word	0x0800dfc1
 800df50:	0800dfc1 	.word	0x0800dfc1
 800df54:	0800dfc1 	.word	0x0800dfc1
 800df58:	0800dfc1 	.word	0x0800dfc1
 800df5c:	0800dfc1 	.word	0x0800dfc1
 800df60:	0800dfc1 	.word	0x0800dfc1
 800df64:	0800dfc1 	.word	0x0800dfc1
 800df68:	0800dfc1 	.word	0x0800dfc1
 800df6c:	0800dfc1 	.word	0x0800dfc1
 800df70:	0800dfc1 	.word	0x0800dfc1
 800df74:	0800dfc1 	.word	0x0800dfc1
 800df78:	0800dfc1 	.word	0x0800dfc1
 800df7c:	0800dfc1 	.word	0x0800dfc1
 800df80:	0800dfc1 	.word	0x0800dfc1
 800df84:	0800dfc1 	.word	0x0800dfc1
 800df88:	0800dfc1 	.word	0x0800dfc1
 800df8c:	0800dfc1 	.word	0x0800dfc1
 800df90:	0800dfc1 	.word	0x0800dfc1
 800df94:	0800dfc1 	.word	0x0800dfc1
 800df98:	0800dfc1 	.word	0x0800dfc1
 800df9c:	0800dfc1 	.word	0x0800dfc1
 800dfa0:	0800dfc1 	.word	0x0800dfc1
 800dfa4:	0800dfc1 	.word	0x0800dfc1
 800dfa8:	0800dfc1 	.word	0x0800dfc1
 800dfac:	0800dfc1 	.word	0x0800dfc1
 800dfb0:	0800dfc1 	.word	0x0800dfc1
 800dfb4:	0800dfc1 	.word	0x0800dfc1
 800dfb8:	0800dfc1 	.word	0x0800dfc1
 800dfbc:	0800dfc1 	.word	0x0800dfc1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800dfc0:	bf00      	nop
  }

  return (USBD_OK);
 800dfc2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800dfc4:	4618      	mov	r0, r3
 800dfc6:	370c      	adds	r7, #12
 800dfc8:	46bd      	mov	sp, r7
 800dfca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfce:	4770      	bx	lr

0800dfd0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800dfd0:	b580      	push	{r7, lr}
 800dfd2:	b082      	sub	sp, #8
 800dfd4:	af00      	add	r7, sp, #0
 800dfd6:	6078      	str	r0, [r7, #4]
 800dfd8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800dfda:	6879      	ldr	r1, [r7, #4]
 800dfdc:	4805      	ldr	r0, [pc, #20]	; (800dff4 <CDC_Receive_FS+0x24>)
 800dfde:	f7fb fdc3 	bl	8009b68 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800dfe2:	4804      	ldr	r0, [pc, #16]	; (800dff4 <CDC_Receive_FS+0x24>)
 800dfe4:	f7fb fe24 	bl	8009c30 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800dfe8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800dfea:	4618      	mov	r0, r3
 800dfec:	3708      	adds	r7, #8
 800dfee:	46bd      	mov	sp, r7
 800dff0:	bd80      	pop	{r7, pc}
 800dff2:	bf00      	nop
 800dff4:	2001a29c 	.word	0x2001a29c

0800dff8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800dff8:	b580      	push	{r7, lr}
 800dffa:	b084      	sub	sp, #16
 800dffc:	af00      	add	r7, sp, #0
 800dffe:	6078      	str	r0, [r7, #4]
 800e000:	460b      	mov	r3, r1
 800e002:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800e004:	2300      	movs	r3, #0
 800e006:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800e008:	4b0d      	ldr	r3, [pc, #52]	; (800e040 <CDC_Transmit_FS+0x48>)
 800e00a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e00e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800e010:	68bb      	ldr	r3, [r7, #8]
 800e012:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e016:	2b00      	cmp	r3, #0
 800e018:	d001      	beq.n	800e01e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800e01a:	2301      	movs	r3, #1
 800e01c:	e00b      	b.n	800e036 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800e01e:	887b      	ldrh	r3, [r7, #2]
 800e020:	461a      	mov	r2, r3
 800e022:	6879      	ldr	r1, [r7, #4]
 800e024:	4806      	ldr	r0, [pc, #24]	; (800e040 <CDC_Transmit_FS+0x48>)
 800e026:	f7fb fd7d 	bl	8009b24 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800e02a:	4805      	ldr	r0, [pc, #20]	; (800e040 <CDC_Transmit_FS+0x48>)
 800e02c:	f7fb fdba 	bl	8009ba4 <USBD_CDC_TransmitPacket>
 800e030:	4603      	mov	r3, r0
 800e032:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800e034:	7bfb      	ldrb	r3, [r7, #15]
}
 800e036:	4618      	mov	r0, r3
 800e038:	3710      	adds	r7, #16
 800e03a:	46bd      	mov	sp, r7
 800e03c:	bd80      	pop	{r7, pc}
 800e03e:	bf00      	nop
 800e040:	2001a29c 	.word	0x2001a29c

0800e044 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e044:	b480      	push	{r7}
 800e046:	b087      	sub	sp, #28
 800e048:	af00      	add	r7, sp, #0
 800e04a:	60f8      	str	r0, [r7, #12]
 800e04c:	60b9      	str	r1, [r7, #8]
 800e04e:	4613      	mov	r3, r2
 800e050:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e052:	2300      	movs	r3, #0
 800e054:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e056:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e05a:	4618      	mov	r0, r3
 800e05c:	371c      	adds	r7, #28
 800e05e:	46bd      	mov	sp, r7
 800e060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e064:	4770      	bx	lr
	...

0800e068 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e068:	b480      	push	{r7}
 800e06a:	b083      	sub	sp, #12
 800e06c:	af00      	add	r7, sp, #0
 800e06e:	4603      	mov	r3, r0
 800e070:	6039      	str	r1, [r7, #0]
 800e072:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e074:	683b      	ldr	r3, [r7, #0]
 800e076:	2212      	movs	r2, #18
 800e078:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e07a:	4b03      	ldr	r3, [pc, #12]	; (800e088 <USBD_FS_DeviceDescriptor+0x20>)
}
 800e07c:	4618      	mov	r0, r3
 800e07e:	370c      	adds	r7, #12
 800e080:	46bd      	mov	sp, r7
 800e082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e086:	4770      	bx	lr
 800e088:	2000021c 	.word	0x2000021c

0800e08c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e08c:	b480      	push	{r7}
 800e08e:	b083      	sub	sp, #12
 800e090:	af00      	add	r7, sp, #0
 800e092:	4603      	mov	r3, r0
 800e094:	6039      	str	r1, [r7, #0]
 800e096:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e098:	683b      	ldr	r3, [r7, #0]
 800e09a:	2204      	movs	r2, #4
 800e09c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e09e:	4b03      	ldr	r3, [pc, #12]	; (800e0ac <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e0a0:	4618      	mov	r0, r3
 800e0a2:	370c      	adds	r7, #12
 800e0a4:	46bd      	mov	sp, r7
 800e0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0aa:	4770      	bx	lr
 800e0ac:	20000230 	.word	0x20000230

0800e0b0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e0b0:	b580      	push	{r7, lr}
 800e0b2:	b082      	sub	sp, #8
 800e0b4:	af00      	add	r7, sp, #0
 800e0b6:	4603      	mov	r3, r0
 800e0b8:	6039      	str	r1, [r7, #0]
 800e0ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e0bc:	79fb      	ldrb	r3, [r7, #7]
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d105      	bne.n	800e0ce <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e0c2:	683a      	ldr	r2, [r7, #0]
 800e0c4:	4907      	ldr	r1, [pc, #28]	; (800e0e4 <USBD_FS_ProductStrDescriptor+0x34>)
 800e0c6:	4808      	ldr	r0, [pc, #32]	; (800e0e8 <USBD_FS_ProductStrDescriptor+0x38>)
 800e0c8:	f7fd f816 	bl	800b0f8 <USBD_GetString>
 800e0cc:	e004      	b.n	800e0d8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e0ce:	683a      	ldr	r2, [r7, #0]
 800e0d0:	4904      	ldr	r1, [pc, #16]	; (800e0e4 <USBD_FS_ProductStrDescriptor+0x34>)
 800e0d2:	4805      	ldr	r0, [pc, #20]	; (800e0e8 <USBD_FS_ProductStrDescriptor+0x38>)
 800e0d4:	f7fd f810 	bl	800b0f8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e0d8:	4b02      	ldr	r3, [pc, #8]	; (800e0e4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e0da:	4618      	mov	r0, r3
 800e0dc:	3708      	adds	r7, #8
 800e0de:	46bd      	mov	sp, r7
 800e0e0:	bd80      	pop	{r7, pc}
 800e0e2:	bf00      	nop
 800e0e4:	2001a978 	.word	0x2001a978
 800e0e8:	08010174 	.word	0x08010174

0800e0ec <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	b082      	sub	sp, #8
 800e0f0:	af00      	add	r7, sp, #0
 800e0f2:	4603      	mov	r3, r0
 800e0f4:	6039      	str	r1, [r7, #0]
 800e0f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e0f8:	683a      	ldr	r2, [r7, #0]
 800e0fa:	4904      	ldr	r1, [pc, #16]	; (800e10c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e0fc:	4804      	ldr	r0, [pc, #16]	; (800e110 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e0fe:	f7fc fffb 	bl	800b0f8 <USBD_GetString>
  return USBD_StrDesc;
 800e102:	4b02      	ldr	r3, [pc, #8]	; (800e10c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e104:	4618      	mov	r0, r3
 800e106:	3708      	adds	r7, #8
 800e108:	46bd      	mov	sp, r7
 800e10a:	bd80      	pop	{r7, pc}
 800e10c:	2001a978 	.word	0x2001a978
 800e110:	0801018c 	.word	0x0801018c

0800e114 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e114:	b580      	push	{r7, lr}
 800e116:	b082      	sub	sp, #8
 800e118:	af00      	add	r7, sp, #0
 800e11a:	4603      	mov	r3, r0
 800e11c:	6039      	str	r1, [r7, #0]
 800e11e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e120:	683b      	ldr	r3, [r7, #0]
 800e122:	221a      	movs	r2, #26
 800e124:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e126:	f000 f843 	bl	800e1b0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e12a:	4b02      	ldr	r3, [pc, #8]	; (800e134 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e12c:	4618      	mov	r0, r3
 800e12e:	3708      	adds	r7, #8
 800e130:	46bd      	mov	sp, r7
 800e132:	bd80      	pop	{r7, pc}
 800e134:	20000234 	.word	0x20000234

0800e138 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e138:	b580      	push	{r7, lr}
 800e13a:	b082      	sub	sp, #8
 800e13c:	af00      	add	r7, sp, #0
 800e13e:	4603      	mov	r3, r0
 800e140:	6039      	str	r1, [r7, #0]
 800e142:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e144:	79fb      	ldrb	r3, [r7, #7]
 800e146:	2b00      	cmp	r3, #0
 800e148:	d105      	bne.n	800e156 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e14a:	683a      	ldr	r2, [r7, #0]
 800e14c:	4907      	ldr	r1, [pc, #28]	; (800e16c <USBD_FS_ConfigStrDescriptor+0x34>)
 800e14e:	4808      	ldr	r0, [pc, #32]	; (800e170 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e150:	f7fc ffd2 	bl	800b0f8 <USBD_GetString>
 800e154:	e004      	b.n	800e160 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e156:	683a      	ldr	r2, [r7, #0]
 800e158:	4904      	ldr	r1, [pc, #16]	; (800e16c <USBD_FS_ConfigStrDescriptor+0x34>)
 800e15a:	4805      	ldr	r0, [pc, #20]	; (800e170 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e15c:	f7fc ffcc 	bl	800b0f8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e160:	4b02      	ldr	r3, [pc, #8]	; (800e16c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e162:	4618      	mov	r0, r3
 800e164:	3708      	adds	r7, #8
 800e166:	46bd      	mov	sp, r7
 800e168:	bd80      	pop	{r7, pc}
 800e16a:	bf00      	nop
 800e16c:	2001a978 	.word	0x2001a978
 800e170:	080101a0 	.word	0x080101a0

0800e174 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e174:	b580      	push	{r7, lr}
 800e176:	b082      	sub	sp, #8
 800e178:	af00      	add	r7, sp, #0
 800e17a:	4603      	mov	r3, r0
 800e17c:	6039      	str	r1, [r7, #0]
 800e17e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e180:	79fb      	ldrb	r3, [r7, #7]
 800e182:	2b00      	cmp	r3, #0
 800e184:	d105      	bne.n	800e192 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e186:	683a      	ldr	r2, [r7, #0]
 800e188:	4907      	ldr	r1, [pc, #28]	; (800e1a8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e18a:	4808      	ldr	r0, [pc, #32]	; (800e1ac <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e18c:	f7fc ffb4 	bl	800b0f8 <USBD_GetString>
 800e190:	e004      	b.n	800e19c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e192:	683a      	ldr	r2, [r7, #0]
 800e194:	4904      	ldr	r1, [pc, #16]	; (800e1a8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e196:	4805      	ldr	r0, [pc, #20]	; (800e1ac <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e198:	f7fc ffae 	bl	800b0f8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e19c:	4b02      	ldr	r3, [pc, #8]	; (800e1a8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e19e:	4618      	mov	r0, r3
 800e1a0:	3708      	adds	r7, #8
 800e1a2:	46bd      	mov	sp, r7
 800e1a4:	bd80      	pop	{r7, pc}
 800e1a6:	bf00      	nop
 800e1a8:	2001a978 	.word	0x2001a978
 800e1ac:	080101ac 	.word	0x080101ac

0800e1b0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b084      	sub	sp, #16
 800e1b4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e1b6:	4b0f      	ldr	r3, [pc, #60]	; (800e1f4 <Get_SerialNum+0x44>)
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e1bc:	4b0e      	ldr	r3, [pc, #56]	; (800e1f8 <Get_SerialNum+0x48>)
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e1c2:	4b0e      	ldr	r3, [pc, #56]	; (800e1fc <Get_SerialNum+0x4c>)
 800e1c4:	681b      	ldr	r3, [r3, #0]
 800e1c6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e1c8:	68fa      	ldr	r2, [r7, #12]
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	4413      	add	r3, r2
 800e1ce:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d009      	beq.n	800e1ea <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e1d6:	2208      	movs	r2, #8
 800e1d8:	4909      	ldr	r1, [pc, #36]	; (800e200 <Get_SerialNum+0x50>)
 800e1da:	68f8      	ldr	r0, [r7, #12]
 800e1dc:	f000 f814 	bl	800e208 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e1e0:	2204      	movs	r2, #4
 800e1e2:	4908      	ldr	r1, [pc, #32]	; (800e204 <Get_SerialNum+0x54>)
 800e1e4:	68b8      	ldr	r0, [r7, #8]
 800e1e6:	f000 f80f 	bl	800e208 <IntToUnicode>
  }
}
 800e1ea:	bf00      	nop
 800e1ec:	3710      	adds	r7, #16
 800e1ee:	46bd      	mov	sp, r7
 800e1f0:	bd80      	pop	{r7, pc}
 800e1f2:	bf00      	nop
 800e1f4:	1fff7a10 	.word	0x1fff7a10
 800e1f8:	1fff7a14 	.word	0x1fff7a14
 800e1fc:	1fff7a18 	.word	0x1fff7a18
 800e200:	20000236 	.word	0x20000236
 800e204:	20000246 	.word	0x20000246

0800e208 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e208:	b480      	push	{r7}
 800e20a:	b087      	sub	sp, #28
 800e20c:	af00      	add	r7, sp, #0
 800e20e:	60f8      	str	r0, [r7, #12]
 800e210:	60b9      	str	r1, [r7, #8]
 800e212:	4613      	mov	r3, r2
 800e214:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e216:	2300      	movs	r3, #0
 800e218:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e21a:	2300      	movs	r3, #0
 800e21c:	75fb      	strb	r3, [r7, #23]
 800e21e:	e027      	b.n	800e270 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	0f1b      	lsrs	r3, r3, #28
 800e224:	2b09      	cmp	r3, #9
 800e226:	d80b      	bhi.n	800e240 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	0f1b      	lsrs	r3, r3, #28
 800e22c:	b2da      	uxtb	r2, r3
 800e22e:	7dfb      	ldrb	r3, [r7, #23]
 800e230:	005b      	lsls	r3, r3, #1
 800e232:	4619      	mov	r1, r3
 800e234:	68bb      	ldr	r3, [r7, #8]
 800e236:	440b      	add	r3, r1
 800e238:	3230      	adds	r2, #48	; 0x30
 800e23a:	b2d2      	uxtb	r2, r2
 800e23c:	701a      	strb	r2, [r3, #0]
 800e23e:	e00a      	b.n	800e256 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e240:	68fb      	ldr	r3, [r7, #12]
 800e242:	0f1b      	lsrs	r3, r3, #28
 800e244:	b2da      	uxtb	r2, r3
 800e246:	7dfb      	ldrb	r3, [r7, #23]
 800e248:	005b      	lsls	r3, r3, #1
 800e24a:	4619      	mov	r1, r3
 800e24c:	68bb      	ldr	r3, [r7, #8]
 800e24e:	440b      	add	r3, r1
 800e250:	3237      	adds	r2, #55	; 0x37
 800e252:	b2d2      	uxtb	r2, r2
 800e254:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	011b      	lsls	r3, r3, #4
 800e25a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e25c:	7dfb      	ldrb	r3, [r7, #23]
 800e25e:	005b      	lsls	r3, r3, #1
 800e260:	3301      	adds	r3, #1
 800e262:	68ba      	ldr	r2, [r7, #8]
 800e264:	4413      	add	r3, r2
 800e266:	2200      	movs	r2, #0
 800e268:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e26a:	7dfb      	ldrb	r3, [r7, #23]
 800e26c:	3301      	adds	r3, #1
 800e26e:	75fb      	strb	r3, [r7, #23]
 800e270:	7dfa      	ldrb	r2, [r7, #23]
 800e272:	79fb      	ldrb	r3, [r7, #7]
 800e274:	429a      	cmp	r2, r3
 800e276:	d3d3      	bcc.n	800e220 <IntToUnicode+0x18>
  }
}
 800e278:	bf00      	nop
 800e27a:	bf00      	nop
 800e27c:	371c      	adds	r7, #28
 800e27e:	46bd      	mov	sp, r7
 800e280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e284:	4770      	bx	lr
	...

0800e288 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e288:	b580      	push	{r7, lr}
 800e28a:	b08a      	sub	sp, #40	; 0x28
 800e28c:	af00      	add	r7, sp, #0
 800e28e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e290:	f107 0314 	add.w	r3, r7, #20
 800e294:	2200      	movs	r2, #0
 800e296:	601a      	str	r2, [r3, #0]
 800e298:	605a      	str	r2, [r3, #4]
 800e29a:	609a      	str	r2, [r3, #8]
 800e29c:	60da      	str	r2, [r3, #12]
 800e29e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e2a8:	d13a      	bne.n	800e320 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e2aa:	2300      	movs	r3, #0
 800e2ac:	613b      	str	r3, [r7, #16]
 800e2ae:	4b1e      	ldr	r3, [pc, #120]	; (800e328 <HAL_PCD_MspInit+0xa0>)
 800e2b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e2b2:	4a1d      	ldr	r2, [pc, #116]	; (800e328 <HAL_PCD_MspInit+0xa0>)
 800e2b4:	f043 0301 	orr.w	r3, r3, #1
 800e2b8:	6313      	str	r3, [r2, #48]	; 0x30
 800e2ba:	4b1b      	ldr	r3, [pc, #108]	; (800e328 <HAL_PCD_MspInit+0xa0>)
 800e2bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e2be:	f003 0301 	and.w	r3, r3, #1
 800e2c2:	613b      	str	r3, [r7, #16]
 800e2c4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e2c6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800e2ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e2cc:	2302      	movs	r3, #2
 800e2ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e2d0:	2300      	movs	r3, #0
 800e2d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e2d4:	2303      	movs	r3, #3
 800e2d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e2d8:	230a      	movs	r3, #10
 800e2da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e2dc:	f107 0314 	add.w	r3, r7, #20
 800e2e0:	4619      	mov	r1, r3
 800e2e2:	4812      	ldr	r0, [pc, #72]	; (800e32c <HAL_PCD_MspInit+0xa4>)
 800e2e4:	f7f3 ff26 	bl	8002134 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e2e8:	4b0f      	ldr	r3, [pc, #60]	; (800e328 <HAL_PCD_MspInit+0xa0>)
 800e2ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e2ec:	4a0e      	ldr	r2, [pc, #56]	; (800e328 <HAL_PCD_MspInit+0xa0>)
 800e2ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e2f2:	6353      	str	r3, [r2, #52]	; 0x34
 800e2f4:	2300      	movs	r3, #0
 800e2f6:	60fb      	str	r3, [r7, #12]
 800e2f8:	4b0b      	ldr	r3, [pc, #44]	; (800e328 <HAL_PCD_MspInit+0xa0>)
 800e2fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e2fc:	4a0a      	ldr	r2, [pc, #40]	; (800e328 <HAL_PCD_MspInit+0xa0>)
 800e2fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e302:	6453      	str	r3, [r2, #68]	; 0x44
 800e304:	4b08      	ldr	r3, [pc, #32]	; (800e328 <HAL_PCD_MspInit+0xa0>)
 800e306:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e308:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e30c:	60fb      	str	r3, [r7, #12]
 800e30e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800e310:	2200      	movs	r2, #0
 800e312:	2105      	movs	r1, #5
 800e314:	2043      	movs	r0, #67	; 0x43
 800e316:	f7f3 fec9 	bl	80020ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e31a:	2043      	movs	r0, #67	; 0x43
 800e31c:	f7f3 fef2 	bl	8002104 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e320:	bf00      	nop
 800e322:	3728      	adds	r7, #40	; 0x28
 800e324:	46bd      	mov	sp, r7
 800e326:	bd80      	pop	{r7, pc}
 800e328:	40023800 	.word	0x40023800
 800e32c:	40020000 	.word	0x40020000

0800e330 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e330:	b580      	push	{r7, lr}
 800e332:	b082      	sub	sp, #8
 800e334:	af00      	add	r7, sp, #0
 800e336:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800e344:	4619      	mov	r1, r3
 800e346:	4610      	mov	r0, r2
 800e348:	f7fb fd77 	bl	8009e3a <USBD_LL_SetupStage>
}
 800e34c:	bf00      	nop
 800e34e:	3708      	adds	r7, #8
 800e350:	46bd      	mov	sp, r7
 800e352:	bd80      	pop	{r7, pc}

0800e354 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e354:	b580      	push	{r7, lr}
 800e356:	b082      	sub	sp, #8
 800e358:	af00      	add	r7, sp, #0
 800e35a:	6078      	str	r0, [r7, #4]
 800e35c:	460b      	mov	r3, r1
 800e35e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800e366:	78fa      	ldrb	r2, [r7, #3]
 800e368:	6879      	ldr	r1, [r7, #4]
 800e36a:	4613      	mov	r3, r2
 800e36c:	00db      	lsls	r3, r3, #3
 800e36e:	4413      	add	r3, r2
 800e370:	009b      	lsls	r3, r3, #2
 800e372:	440b      	add	r3, r1
 800e374:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800e378:	681a      	ldr	r2, [r3, #0]
 800e37a:	78fb      	ldrb	r3, [r7, #3]
 800e37c:	4619      	mov	r1, r3
 800e37e:	f7fb fdb1 	bl	8009ee4 <USBD_LL_DataOutStage>
}
 800e382:	bf00      	nop
 800e384:	3708      	adds	r7, #8
 800e386:	46bd      	mov	sp, r7
 800e388:	bd80      	pop	{r7, pc}

0800e38a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e38a:	b580      	push	{r7, lr}
 800e38c:	b082      	sub	sp, #8
 800e38e:	af00      	add	r7, sp, #0
 800e390:	6078      	str	r0, [r7, #4]
 800e392:	460b      	mov	r3, r1
 800e394:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800e39c:	78fa      	ldrb	r2, [r7, #3]
 800e39e:	6879      	ldr	r1, [r7, #4]
 800e3a0:	4613      	mov	r3, r2
 800e3a2:	00db      	lsls	r3, r3, #3
 800e3a4:	4413      	add	r3, r2
 800e3a6:	009b      	lsls	r3, r3, #2
 800e3a8:	440b      	add	r3, r1
 800e3aa:	334c      	adds	r3, #76	; 0x4c
 800e3ac:	681a      	ldr	r2, [r3, #0]
 800e3ae:	78fb      	ldrb	r3, [r7, #3]
 800e3b0:	4619      	mov	r1, r3
 800e3b2:	f7fb fe4a 	bl	800a04a <USBD_LL_DataInStage>
}
 800e3b6:	bf00      	nop
 800e3b8:	3708      	adds	r7, #8
 800e3ba:	46bd      	mov	sp, r7
 800e3bc:	bd80      	pop	{r7, pc}

0800e3be <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e3be:	b580      	push	{r7, lr}
 800e3c0:	b082      	sub	sp, #8
 800e3c2:	af00      	add	r7, sp, #0
 800e3c4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e3cc:	4618      	mov	r0, r3
 800e3ce:	f7fb ff7e 	bl	800a2ce <USBD_LL_SOF>
}
 800e3d2:	bf00      	nop
 800e3d4:	3708      	adds	r7, #8
 800e3d6:	46bd      	mov	sp, r7
 800e3d8:	bd80      	pop	{r7, pc}

0800e3da <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e3da:	b580      	push	{r7, lr}
 800e3dc:	b084      	sub	sp, #16
 800e3de:	af00      	add	r7, sp, #0
 800e3e0:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e3e2:	2301      	movs	r3, #1
 800e3e4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	68db      	ldr	r3, [r3, #12]
 800e3ea:	2b02      	cmp	r3, #2
 800e3ec:	d001      	beq.n	800e3f2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800e3ee:	f7f2 fea5 	bl	800113c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e3f8:	7bfa      	ldrb	r2, [r7, #15]
 800e3fa:	4611      	mov	r1, r2
 800e3fc:	4618      	mov	r0, r3
 800e3fe:	f7fb ff28 	bl	800a252 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e408:	4618      	mov	r0, r3
 800e40a:	f7fb fed0 	bl	800a1ae <USBD_LL_Reset>
}
 800e40e:	bf00      	nop
 800e410:	3710      	adds	r7, #16
 800e412:	46bd      	mov	sp, r7
 800e414:	bd80      	pop	{r7, pc}
	...

0800e418 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e418:	b580      	push	{r7, lr}
 800e41a:	b082      	sub	sp, #8
 800e41c:	af00      	add	r7, sp, #0
 800e41e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e426:	4618      	mov	r0, r3
 800e428:	f7fb ff23 	bl	800a272 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	687a      	ldr	r2, [r7, #4]
 800e438:	6812      	ldr	r2, [r2, #0]
 800e43a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e43e:	f043 0301 	orr.w	r3, r3, #1
 800e442:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	6a1b      	ldr	r3, [r3, #32]
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d005      	beq.n	800e458 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e44c:	4b04      	ldr	r3, [pc, #16]	; (800e460 <HAL_PCD_SuspendCallback+0x48>)
 800e44e:	691b      	ldr	r3, [r3, #16]
 800e450:	4a03      	ldr	r2, [pc, #12]	; (800e460 <HAL_PCD_SuspendCallback+0x48>)
 800e452:	f043 0306 	orr.w	r3, r3, #6
 800e456:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e458:	bf00      	nop
 800e45a:	3708      	adds	r7, #8
 800e45c:	46bd      	mov	sp, r7
 800e45e:	bd80      	pop	{r7, pc}
 800e460:	e000ed00 	.word	0xe000ed00

0800e464 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e464:	b580      	push	{r7, lr}
 800e466:	b082      	sub	sp, #8
 800e468:	af00      	add	r7, sp, #0
 800e46a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e472:	4618      	mov	r0, r3
 800e474:	f7fb ff13 	bl	800a29e <USBD_LL_Resume>
}
 800e478:	bf00      	nop
 800e47a:	3708      	adds	r7, #8
 800e47c:	46bd      	mov	sp, r7
 800e47e:	bd80      	pop	{r7, pc}

0800e480 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e480:	b580      	push	{r7, lr}
 800e482:	b082      	sub	sp, #8
 800e484:	af00      	add	r7, sp, #0
 800e486:	6078      	str	r0, [r7, #4]
 800e488:	460b      	mov	r3, r1
 800e48a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e492:	78fa      	ldrb	r2, [r7, #3]
 800e494:	4611      	mov	r1, r2
 800e496:	4618      	mov	r0, r3
 800e498:	f7fb ff6b 	bl	800a372 <USBD_LL_IsoOUTIncomplete>
}
 800e49c:	bf00      	nop
 800e49e:	3708      	adds	r7, #8
 800e4a0:	46bd      	mov	sp, r7
 800e4a2:	bd80      	pop	{r7, pc}

0800e4a4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4a4:	b580      	push	{r7, lr}
 800e4a6:	b082      	sub	sp, #8
 800e4a8:	af00      	add	r7, sp, #0
 800e4aa:	6078      	str	r0, [r7, #4]
 800e4ac:	460b      	mov	r3, r1
 800e4ae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e4b6:	78fa      	ldrb	r2, [r7, #3]
 800e4b8:	4611      	mov	r1, r2
 800e4ba:	4618      	mov	r0, r3
 800e4bc:	f7fb ff27 	bl	800a30e <USBD_LL_IsoINIncomplete>
}
 800e4c0:	bf00      	nop
 800e4c2:	3708      	adds	r7, #8
 800e4c4:	46bd      	mov	sp, r7
 800e4c6:	bd80      	pop	{r7, pc}

0800e4c8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4c8:	b580      	push	{r7, lr}
 800e4ca:	b082      	sub	sp, #8
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e4d6:	4618      	mov	r0, r3
 800e4d8:	f7fb ff7d 	bl	800a3d6 <USBD_LL_DevConnected>
}
 800e4dc:	bf00      	nop
 800e4de:	3708      	adds	r7, #8
 800e4e0:	46bd      	mov	sp, r7
 800e4e2:	bd80      	pop	{r7, pc}

0800e4e4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4e4:	b580      	push	{r7, lr}
 800e4e6:	b082      	sub	sp, #8
 800e4e8:	af00      	add	r7, sp, #0
 800e4ea:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e4f2:	4618      	mov	r0, r3
 800e4f4:	f7fb ff7a 	bl	800a3ec <USBD_LL_DevDisconnected>
}
 800e4f8:	bf00      	nop
 800e4fa:	3708      	adds	r7, #8
 800e4fc:	46bd      	mov	sp, r7
 800e4fe:	bd80      	pop	{r7, pc}

0800e500 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e500:	b580      	push	{r7, lr}
 800e502:	b082      	sub	sp, #8
 800e504:	af00      	add	r7, sp, #0
 800e506:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	781b      	ldrb	r3, [r3, #0]
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d13c      	bne.n	800e58a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e510:	4a20      	ldr	r2, [pc, #128]	; (800e594 <USBD_LL_Init+0x94>)
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	4a1e      	ldr	r2, [pc, #120]	; (800e594 <USBD_LL_Init+0x94>)
 800e51c:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e520:	4b1c      	ldr	r3, [pc, #112]	; (800e594 <USBD_LL_Init+0x94>)
 800e522:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e526:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800e528:	4b1a      	ldr	r3, [pc, #104]	; (800e594 <USBD_LL_Init+0x94>)
 800e52a:	2204      	movs	r2, #4
 800e52c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e52e:	4b19      	ldr	r3, [pc, #100]	; (800e594 <USBD_LL_Init+0x94>)
 800e530:	2202      	movs	r2, #2
 800e532:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e534:	4b17      	ldr	r3, [pc, #92]	; (800e594 <USBD_LL_Init+0x94>)
 800e536:	2200      	movs	r2, #0
 800e538:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e53a:	4b16      	ldr	r3, [pc, #88]	; (800e594 <USBD_LL_Init+0x94>)
 800e53c:	2202      	movs	r2, #2
 800e53e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e540:	4b14      	ldr	r3, [pc, #80]	; (800e594 <USBD_LL_Init+0x94>)
 800e542:	2200      	movs	r2, #0
 800e544:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e546:	4b13      	ldr	r3, [pc, #76]	; (800e594 <USBD_LL_Init+0x94>)
 800e548:	2200      	movs	r2, #0
 800e54a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e54c:	4b11      	ldr	r3, [pc, #68]	; (800e594 <USBD_LL_Init+0x94>)
 800e54e:	2200      	movs	r2, #0
 800e550:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e552:	4b10      	ldr	r3, [pc, #64]	; (800e594 <USBD_LL_Init+0x94>)
 800e554:	2200      	movs	r2, #0
 800e556:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e558:	4b0e      	ldr	r3, [pc, #56]	; (800e594 <USBD_LL_Init+0x94>)
 800e55a:	2200      	movs	r2, #0
 800e55c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e55e:	480d      	ldr	r0, [pc, #52]	; (800e594 <USBD_LL_Init+0x94>)
 800e560:	f7f4 ff12 	bl	8003388 <HAL_PCD_Init>
 800e564:	4603      	mov	r3, r0
 800e566:	2b00      	cmp	r3, #0
 800e568:	d001      	beq.n	800e56e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e56a:	f7f2 fde7 	bl	800113c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e56e:	2180      	movs	r1, #128	; 0x80
 800e570:	4808      	ldr	r0, [pc, #32]	; (800e594 <USBD_LL_Init+0x94>)
 800e572:	f7f6 f974 	bl	800485e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e576:	2240      	movs	r2, #64	; 0x40
 800e578:	2100      	movs	r1, #0
 800e57a:	4806      	ldr	r0, [pc, #24]	; (800e594 <USBD_LL_Init+0x94>)
 800e57c:	f7f6 f928 	bl	80047d0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e580:	2280      	movs	r2, #128	; 0x80
 800e582:	2101      	movs	r1, #1
 800e584:	4803      	ldr	r0, [pc, #12]	; (800e594 <USBD_LL_Init+0x94>)
 800e586:	f7f6 f923 	bl	80047d0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e58a:	2300      	movs	r3, #0
}
 800e58c:	4618      	mov	r0, r3
 800e58e:	3708      	adds	r7, #8
 800e590:	46bd      	mov	sp, r7
 800e592:	bd80      	pop	{r7, pc}
 800e594:	2001ab78 	.word	0x2001ab78

0800e598 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e598:	b580      	push	{r7, lr}
 800e59a:	b084      	sub	sp, #16
 800e59c:	af00      	add	r7, sp, #0
 800e59e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e5a0:	2300      	movs	r3, #0
 800e5a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e5a4:	2300      	movs	r3, #0
 800e5a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e5ae:	4618      	mov	r0, r3
 800e5b0:	f7f5 f812 	bl	80035d8 <HAL_PCD_Start>
 800e5b4:	4603      	mov	r3, r0
 800e5b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e5b8:	7bfb      	ldrb	r3, [r7, #15]
 800e5ba:	4618      	mov	r0, r3
 800e5bc:	f000 f942 	bl	800e844 <USBD_Get_USB_Status>
 800e5c0:	4603      	mov	r3, r0
 800e5c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e5c4:	7bbb      	ldrb	r3, [r7, #14]
}
 800e5c6:	4618      	mov	r0, r3
 800e5c8:	3710      	adds	r7, #16
 800e5ca:	46bd      	mov	sp, r7
 800e5cc:	bd80      	pop	{r7, pc}

0800e5ce <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e5ce:	b580      	push	{r7, lr}
 800e5d0:	b084      	sub	sp, #16
 800e5d2:	af00      	add	r7, sp, #0
 800e5d4:	6078      	str	r0, [r7, #4]
 800e5d6:	4608      	mov	r0, r1
 800e5d8:	4611      	mov	r1, r2
 800e5da:	461a      	mov	r2, r3
 800e5dc:	4603      	mov	r3, r0
 800e5de:	70fb      	strb	r3, [r7, #3]
 800e5e0:	460b      	mov	r3, r1
 800e5e2:	70bb      	strb	r3, [r7, #2]
 800e5e4:	4613      	mov	r3, r2
 800e5e6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e5e8:	2300      	movs	r3, #0
 800e5ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e5ec:	2300      	movs	r3, #0
 800e5ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e5f6:	78bb      	ldrb	r3, [r7, #2]
 800e5f8:	883a      	ldrh	r2, [r7, #0]
 800e5fa:	78f9      	ldrb	r1, [r7, #3]
 800e5fc:	f7f5 fce3 	bl	8003fc6 <HAL_PCD_EP_Open>
 800e600:	4603      	mov	r3, r0
 800e602:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e604:	7bfb      	ldrb	r3, [r7, #15]
 800e606:	4618      	mov	r0, r3
 800e608:	f000 f91c 	bl	800e844 <USBD_Get_USB_Status>
 800e60c:	4603      	mov	r3, r0
 800e60e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e610:	7bbb      	ldrb	r3, [r7, #14]
}
 800e612:	4618      	mov	r0, r3
 800e614:	3710      	adds	r7, #16
 800e616:	46bd      	mov	sp, r7
 800e618:	bd80      	pop	{r7, pc}

0800e61a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e61a:	b580      	push	{r7, lr}
 800e61c:	b084      	sub	sp, #16
 800e61e:	af00      	add	r7, sp, #0
 800e620:	6078      	str	r0, [r7, #4]
 800e622:	460b      	mov	r3, r1
 800e624:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e626:	2300      	movs	r3, #0
 800e628:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e62a:	2300      	movs	r3, #0
 800e62c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e634:	78fa      	ldrb	r2, [r7, #3]
 800e636:	4611      	mov	r1, r2
 800e638:	4618      	mov	r0, r3
 800e63a:	f7f5 fd2c 	bl	8004096 <HAL_PCD_EP_Close>
 800e63e:	4603      	mov	r3, r0
 800e640:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e642:	7bfb      	ldrb	r3, [r7, #15]
 800e644:	4618      	mov	r0, r3
 800e646:	f000 f8fd 	bl	800e844 <USBD_Get_USB_Status>
 800e64a:	4603      	mov	r3, r0
 800e64c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e64e:	7bbb      	ldrb	r3, [r7, #14]
}
 800e650:	4618      	mov	r0, r3
 800e652:	3710      	adds	r7, #16
 800e654:	46bd      	mov	sp, r7
 800e656:	bd80      	pop	{r7, pc}

0800e658 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e658:	b580      	push	{r7, lr}
 800e65a:	b084      	sub	sp, #16
 800e65c:	af00      	add	r7, sp, #0
 800e65e:	6078      	str	r0, [r7, #4]
 800e660:	460b      	mov	r3, r1
 800e662:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e664:	2300      	movs	r3, #0
 800e666:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e668:	2300      	movs	r3, #0
 800e66a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e672:	78fa      	ldrb	r2, [r7, #3]
 800e674:	4611      	mov	r1, r2
 800e676:	4618      	mov	r0, r3
 800e678:	f7f5 fe04 	bl	8004284 <HAL_PCD_EP_SetStall>
 800e67c:	4603      	mov	r3, r0
 800e67e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e680:	7bfb      	ldrb	r3, [r7, #15]
 800e682:	4618      	mov	r0, r3
 800e684:	f000 f8de 	bl	800e844 <USBD_Get_USB_Status>
 800e688:	4603      	mov	r3, r0
 800e68a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e68c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e68e:	4618      	mov	r0, r3
 800e690:	3710      	adds	r7, #16
 800e692:	46bd      	mov	sp, r7
 800e694:	bd80      	pop	{r7, pc}

0800e696 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e696:	b580      	push	{r7, lr}
 800e698:	b084      	sub	sp, #16
 800e69a:	af00      	add	r7, sp, #0
 800e69c:	6078      	str	r0, [r7, #4]
 800e69e:	460b      	mov	r3, r1
 800e6a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e6a2:	2300      	movs	r3, #0
 800e6a4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e6a6:	2300      	movs	r3, #0
 800e6a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e6b0:	78fa      	ldrb	r2, [r7, #3]
 800e6b2:	4611      	mov	r1, r2
 800e6b4:	4618      	mov	r0, r3
 800e6b6:	f7f5 fe49 	bl	800434c <HAL_PCD_EP_ClrStall>
 800e6ba:	4603      	mov	r3, r0
 800e6bc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e6be:	7bfb      	ldrb	r3, [r7, #15]
 800e6c0:	4618      	mov	r0, r3
 800e6c2:	f000 f8bf 	bl	800e844 <USBD_Get_USB_Status>
 800e6c6:	4603      	mov	r3, r0
 800e6c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e6ca:	7bbb      	ldrb	r3, [r7, #14]
}
 800e6cc:	4618      	mov	r0, r3
 800e6ce:	3710      	adds	r7, #16
 800e6d0:	46bd      	mov	sp, r7
 800e6d2:	bd80      	pop	{r7, pc}

0800e6d4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e6d4:	b480      	push	{r7}
 800e6d6:	b085      	sub	sp, #20
 800e6d8:	af00      	add	r7, sp, #0
 800e6da:	6078      	str	r0, [r7, #4]
 800e6dc:	460b      	mov	r3, r1
 800e6de:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e6e6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e6e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	da0b      	bge.n	800e708 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e6f0:	78fb      	ldrb	r3, [r7, #3]
 800e6f2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e6f6:	68f9      	ldr	r1, [r7, #12]
 800e6f8:	4613      	mov	r3, r2
 800e6fa:	00db      	lsls	r3, r3, #3
 800e6fc:	4413      	add	r3, r2
 800e6fe:	009b      	lsls	r3, r3, #2
 800e700:	440b      	add	r3, r1
 800e702:	333e      	adds	r3, #62	; 0x3e
 800e704:	781b      	ldrb	r3, [r3, #0]
 800e706:	e00b      	b.n	800e720 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e708:	78fb      	ldrb	r3, [r7, #3]
 800e70a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e70e:	68f9      	ldr	r1, [r7, #12]
 800e710:	4613      	mov	r3, r2
 800e712:	00db      	lsls	r3, r3, #3
 800e714:	4413      	add	r3, r2
 800e716:	009b      	lsls	r3, r3, #2
 800e718:	440b      	add	r3, r1
 800e71a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800e71e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e720:	4618      	mov	r0, r3
 800e722:	3714      	adds	r7, #20
 800e724:	46bd      	mov	sp, r7
 800e726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e72a:	4770      	bx	lr

0800e72c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e72c:	b580      	push	{r7, lr}
 800e72e:	b084      	sub	sp, #16
 800e730:	af00      	add	r7, sp, #0
 800e732:	6078      	str	r0, [r7, #4]
 800e734:	460b      	mov	r3, r1
 800e736:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e738:	2300      	movs	r3, #0
 800e73a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e73c:	2300      	movs	r3, #0
 800e73e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e746:	78fa      	ldrb	r2, [r7, #3]
 800e748:	4611      	mov	r1, r2
 800e74a:	4618      	mov	r0, r3
 800e74c:	f7f5 fc16 	bl	8003f7c <HAL_PCD_SetAddress>
 800e750:	4603      	mov	r3, r0
 800e752:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e754:	7bfb      	ldrb	r3, [r7, #15]
 800e756:	4618      	mov	r0, r3
 800e758:	f000 f874 	bl	800e844 <USBD_Get_USB_Status>
 800e75c:	4603      	mov	r3, r0
 800e75e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e760:	7bbb      	ldrb	r3, [r7, #14]
}
 800e762:	4618      	mov	r0, r3
 800e764:	3710      	adds	r7, #16
 800e766:	46bd      	mov	sp, r7
 800e768:	bd80      	pop	{r7, pc}

0800e76a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e76a:	b580      	push	{r7, lr}
 800e76c:	b086      	sub	sp, #24
 800e76e:	af00      	add	r7, sp, #0
 800e770:	60f8      	str	r0, [r7, #12]
 800e772:	607a      	str	r2, [r7, #4]
 800e774:	603b      	str	r3, [r7, #0]
 800e776:	460b      	mov	r3, r1
 800e778:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e77a:	2300      	movs	r3, #0
 800e77c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e77e:	2300      	movs	r3, #0
 800e780:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e788:	7af9      	ldrb	r1, [r7, #11]
 800e78a:	683b      	ldr	r3, [r7, #0]
 800e78c:	687a      	ldr	r2, [r7, #4]
 800e78e:	f7f5 fd2f 	bl	80041f0 <HAL_PCD_EP_Transmit>
 800e792:	4603      	mov	r3, r0
 800e794:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e796:	7dfb      	ldrb	r3, [r7, #23]
 800e798:	4618      	mov	r0, r3
 800e79a:	f000 f853 	bl	800e844 <USBD_Get_USB_Status>
 800e79e:	4603      	mov	r3, r0
 800e7a0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e7a2:	7dbb      	ldrb	r3, [r7, #22]
}
 800e7a4:	4618      	mov	r0, r3
 800e7a6:	3718      	adds	r7, #24
 800e7a8:	46bd      	mov	sp, r7
 800e7aa:	bd80      	pop	{r7, pc}

0800e7ac <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e7ac:	b580      	push	{r7, lr}
 800e7ae:	b086      	sub	sp, #24
 800e7b0:	af00      	add	r7, sp, #0
 800e7b2:	60f8      	str	r0, [r7, #12]
 800e7b4:	607a      	str	r2, [r7, #4]
 800e7b6:	603b      	str	r3, [r7, #0]
 800e7b8:	460b      	mov	r3, r1
 800e7ba:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e7bc:	2300      	movs	r3, #0
 800e7be:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e7c0:	2300      	movs	r3, #0
 800e7c2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e7c4:	68fb      	ldr	r3, [r7, #12]
 800e7c6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e7ca:	7af9      	ldrb	r1, [r7, #11]
 800e7cc:	683b      	ldr	r3, [r7, #0]
 800e7ce:	687a      	ldr	r2, [r7, #4]
 800e7d0:	f7f5 fcab 	bl	800412a <HAL_PCD_EP_Receive>
 800e7d4:	4603      	mov	r3, r0
 800e7d6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e7d8:	7dfb      	ldrb	r3, [r7, #23]
 800e7da:	4618      	mov	r0, r3
 800e7dc:	f000 f832 	bl	800e844 <USBD_Get_USB_Status>
 800e7e0:	4603      	mov	r3, r0
 800e7e2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e7e4:	7dbb      	ldrb	r3, [r7, #22]
}
 800e7e6:	4618      	mov	r0, r3
 800e7e8:	3718      	adds	r7, #24
 800e7ea:	46bd      	mov	sp, r7
 800e7ec:	bd80      	pop	{r7, pc}

0800e7ee <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e7ee:	b580      	push	{r7, lr}
 800e7f0:	b082      	sub	sp, #8
 800e7f2:	af00      	add	r7, sp, #0
 800e7f4:	6078      	str	r0, [r7, #4]
 800e7f6:	460b      	mov	r3, r1
 800e7f8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e800:	78fa      	ldrb	r2, [r7, #3]
 800e802:	4611      	mov	r1, r2
 800e804:	4618      	mov	r0, r3
 800e806:	f7f5 fcdb 	bl	80041c0 <HAL_PCD_EP_GetRxCount>
 800e80a:	4603      	mov	r3, r0
}
 800e80c:	4618      	mov	r0, r3
 800e80e:	3708      	adds	r7, #8
 800e810:	46bd      	mov	sp, r7
 800e812:	bd80      	pop	{r7, pc}

0800e814 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e814:	b480      	push	{r7}
 800e816:	b083      	sub	sp, #12
 800e818:	af00      	add	r7, sp, #0
 800e81a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e81c:	4b03      	ldr	r3, [pc, #12]	; (800e82c <USBD_static_malloc+0x18>)
}
 800e81e:	4618      	mov	r0, r3
 800e820:	370c      	adds	r7, #12
 800e822:	46bd      	mov	sp, r7
 800e824:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e828:	4770      	bx	lr
 800e82a:	bf00      	nop
 800e82c:	2001b084 	.word	0x2001b084

0800e830 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e830:	b480      	push	{r7}
 800e832:	b083      	sub	sp, #12
 800e834:	af00      	add	r7, sp, #0
 800e836:	6078      	str	r0, [r7, #4]

}
 800e838:	bf00      	nop
 800e83a:	370c      	adds	r7, #12
 800e83c:	46bd      	mov	sp, r7
 800e83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e842:	4770      	bx	lr

0800e844 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e844:	b480      	push	{r7}
 800e846:	b085      	sub	sp, #20
 800e848:	af00      	add	r7, sp, #0
 800e84a:	4603      	mov	r3, r0
 800e84c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e84e:	2300      	movs	r3, #0
 800e850:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e852:	79fb      	ldrb	r3, [r7, #7]
 800e854:	2b03      	cmp	r3, #3
 800e856:	d817      	bhi.n	800e888 <USBD_Get_USB_Status+0x44>
 800e858:	a201      	add	r2, pc, #4	; (adr r2, 800e860 <USBD_Get_USB_Status+0x1c>)
 800e85a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e85e:	bf00      	nop
 800e860:	0800e871 	.word	0x0800e871
 800e864:	0800e877 	.word	0x0800e877
 800e868:	0800e87d 	.word	0x0800e87d
 800e86c:	0800e883 	.word	0x0800e883
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e870:	2300      	movs	r3, #0
 800e872:	73fb      	strb	r3, [r7, #15]
    break;
 800e874:	e00b      	b.n	800e88e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e876:	2303      	movs	r3, #3
 800e878:	73fb      	strb	r3, [r7, #15]
    break;
 800e87a:	e008      	b.n	800e88e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e87c:	2301      	movs	r3, #1
 800e87e:	73fb      	strb	r3, [r7, #15]
    break;
 800e880:	e005      	b.n	800e88e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e882:	2303      	movs	r3, #3
 800e884:	73fb      	strb	r3, [r7, #15]
    break;
 800e886:	e002      	b.n	800e88e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e888:	2303      	movs	r3, #3
 800e88a:	73fb      	strb	r3, [r7, #15]
    break;
 800e88c:	bf00      	nop
  }
  return usb_status;
 800e88e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e890:	4618      	mov	r0, r3
 800e892:	3714      	adds	r7, #20
 800e894:	46bd      	mov	sp, r7
 800e896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e89a:	4770      	bx	lr

0800e89c <__errno>:
 800e89c:	4b01      	ldr	r3, [pc, #4]	; (800e8a4 <__errno+0x8>)
 800e89e:	6818      	ldr	r0, [r3, #0]
 800e8a0:	4770      	bx	lr
 800e8a2:	bf00      	nop
 800e8a4:	20000250 	.word	0x20000250

0800e8a8 <std>:
 800e8a8:	2300      	movs	r3, #0
 800e8aa:	b510      	push	{r4, lr}
 800e8ac:	4604      	mov	r4, r0
 800e8ae:	e9c0 3300 	strd	r3, r3, [r0]
 800e8b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e8b6:	6083      	str	r3, [r0, #8]
 800e8b8:	8181      	strh	r1, [r0, #12]
 800e8ba:	6643      	str	r3, [r0, #100]	; 0x64
 800e8bc:	81c2      	strh	r2, [r0, #14]
 800e8be:	6183      	str	r3, [r0, #24]
 800e8c0:	4619      	mov	r1, r3
 800e8c2:	2208      	movs	r2, #8
 800e8c4:	305c      	adds	r0, #92	; 0x5c
 800e8c6:	f000 f92b 	bl	800eb20 <memset>
 800e8ca:	4b05      	ldr	r3, [pc, #20]	; (800e8e0 <std+0x38>)
 800e8cc:	6263      	str	r3, [r4, #36]	; 0x24
 800e8ce:	4b05      	ldr	r3, [pc, #20]	; (800e8e4 <std+0x3c>)
 800e8d0:	62a3      	str	r3, [r4, #40]	; 0x28
 800e8d2:	4b05      	ldr	r3, [pc, #20]	; (800e8e8 <std+0x40>)
 800e8d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e8d6:	4b05      	ldr	r3, [pc, #20]	; (800e8ec <std+0x44>)
 800e8d8:	6224      	str	r4, [r4, #32]
 800e8da:	6323      	str	r3, [r4, #48]	; 0x30
 800e8dc:	bd10      	pop	{r4, pc}
 800e8de:	bf00      	nop
 800e8e0:	0800ee81 	.word	0x0800ee81
 800e8e4:	0800eea3 	.word	0x0800eea3
 800e8e8:	0800eedb 	.word	0x0800eedb
 800e8ec:	0800eeff 	.word	0x0800eeff

0800e8f0 <_cleanup_r>:
 800e8f0:	4901      	ldr	r1, [pc, #4]	; (800e8f8 <_cleanup_r+0x8>)
 800e8f2:	f000 b8af 	b.w	800ea54 <_fwalk_reent>
 800e8f6:	bf00      	nop
 800e8f8:	0800f059 	.word	0x0800f059

0800e8fc <__sfmoreglue>:
 800e8fc:	b570      	push	{r4, r5, r6, lr}
 800e8fe:	2268      	movs	r2, #104	; 0x68
 800e900:	1e4d      	subs	r5, r1, #1
 800e902:	4355      	muls	r5, r2
 800e904:	460e      	mov	r6, r1
 800e906:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e90a:	f000 f97d 	bl	800ec08 <_malloc_r>
 800e90e:	4604      	mov	r4, r0
 800e910:	b140      	cbz	r0, 800e924 <__sfmoreglue+0x28>
 800e912:	2100      	movs	r1, #0
 800e914:	e9c0 1600 	strd	r1, r6, [r0]
 800e918:	300c      	adds	r0, #12
 800e91a:	60a0      	str	r0, [r4, #8]
 800e91c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e920:	f000 f8fe 	bl	800eb20 <memset>
 800e924:	4620      	mov	r0, r4
 800e926:	bd70      	pop	{r4, r5, r6, pc}

0800e928 <__sfp_lock_acquire>:
 800e928:	4801      	ldr	r0, [pc, #4]	; (800e930 <__sfp_lock_acquire+0x8>)
 800e92a:	f000 b8d8 	b.w	800eade <__retarget_lock_acquire_recursive>
 800e92e:	bf00      	nop
 800e930:	2001b2a5 	.word	0x2001b2a5

0800e934 <__sfp_lock_release>:
 800e934:	4801      	ldr	r0, [pc, #4]	; (800e93c <__sfp_lock_release+0x8>)
 800e936:	f000 b8d3 	b.w	800eae0 <__retarget_lock_release_recursive>
 800e93a:	bf00      	nop
 800e93c:	2001b2a5 	.word	0x2001b2a5

0800e940 <__sinit_lock_acquire>:
 800e940:	4801      	ldr	r0, [pc, #4]	; (800e948 <__sinit_lock_acquire+0x8>)
 800e942:	f000 b8cc 	b.w	800eade <__retarget_lock_acquire_recursive>
 800e946:	bf00      	nop
 800e948:	2001b2a6 	.word	0x2001b2a6

0800e94c <__sinit_lock_release>:
 800e94c:	4801      	ldr	r0, [pc, #4]	; (800e954 <__sinit_lock_release+0x8>)
 800e94e:	f000 b8c7 	b.w	800eae0 <__retarget_lock_release_recursive>
 800e952:	bf00      	nop
 800e954:	2001b2a6 	.word	0x2001b2a6

0800e958 <__sinit>:
 800e958:	b510      	push	{r4, lr}
 800e95a:	4604      	mov	r4, r0
 800e95c:	f7ff fff0 	bl	800e940 <__sinit_lock_acquire>
 800e960:	69a3      	ldr	r3, [r4, #24]
 800e962:	b11b      	cbz	r3, 800e96c <__sinit+0x14>
 800e964:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e968:	f7ff bff0 	b.w	800e94c <__sinit_lock_release>
 800e96c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e970:	6523      	str	r3, [r4, #80]	; 0x50
 800e972:	4b13      	ldr	r3, [pc, #76]	; (800e9c0 <__sinit+0x68>)
 800e974:	4a13      	ldr	r2, [pc, #76]	; (800e9c4 <__sinit+0x6c>)
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	62a2      	str	r2, [r4, #40]	; 0x28
 800e97a:	42a3      	cmp	r3, r4
 800e97c:	bf04      	itt	eq
 800e97e:	2301      	moveq	r3, #1
 800e980:	61a3      	streq	r3, [r4, #24]
 800e982:	4620      	mov	r0, r4
 800e984:	f000 f820 	bl	800e9c8 <__sfp>
 800e988:	6060      	str	r0, [r4, #4]
 800e98a:	4620      	mov	r0, r4
 800e98c:	f000 f81c 	bl	800e9c8 <__sfp>
 800e990:	60a0      	str	r0, [r4, #8]
 800e992:	4620      	mov	r0, r4
 800e994:	f000 f818 	bl	800e9c8 <__sfp>
 800e998:	2200      	movs	r2, #0
 800e99a:	60e0      	str	r0, [r4, #12]
 800e99c:	2104      	movs	r1, #4
 800e99e:	6860      	ldr	r0, [r4, #4]
 800e9a0:	f7ff ff82 	bl	800e8a8 <std>
 800e9a4:	68a0      	ldr	r0, [r4, #8]
 800e9a6:	2201      	movs	r2, #1
 800e9a8:	2109      	movs	r1, #9
 800e9aa:	f7ff ff7d 	bl	800e8a8 <std>
 800e9ae:	68e0      	ldr	r0, [r4, #12]
 800e9b0:	2202      	movs	r2, #2
 800e9b2:	2112      	movs	r1, #18
 800e9b4:	f7ff ff78 	bl	800e8a8 <std>
 800e9b8:	2301      	movs	r3, #1
 800e9ba:	61a3      	str	r3, [r4, #24]
 800e9bc:	e7d2      	b.n	800e964 <__sinit+0xc>
 800e9be:	bf00      	nop
 800e9c0:	08012b2c 	.word	0x08012b2c
 800e9c4:	0800e8f1 	.word	0x0800e8f1

0800e9c8 <__sfp>:
 800e9c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9ca:	4607      	mov	r7, r0
 800e9cc:	f7ff ffac 	bl	800e928 <__sfp_lock_acquire>
 800e9d0:	4b1e      	ldr	r3, [pc, #120]	; (800ea4c <__sfp+0x84>)
 800e9d2:	681e      	ldr	r6, [r3, #0]
 800e9d4:	69b3      	ldr	r3, [r6, #24]
 800e9d6:	b913      	cbnz	r3, 800e9de <__sfp+0x16>
 800e9d8:	4630      	mov	r0, r6
 800e9da:	f7ff ffbd 	bl	800e958 <__sinit>
 800e9de:	3648      	adds	r6, #72	; 0x48
 800e9e0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e9e4:	3b01      	subs	r3, #1
 800e9e6:	d503      	bpl.n	800e9f0 <__sfp+0x28>
 800e9e8:	6833      	ldr	r3, [r6, #0]
 800e9ea:	b30b      	cbz	r3, 800ea30 <__sfp+0x68>
 800e9ec:	6836      	ldr	r6, [r6, #0]
 800e9ee:	e7f7      	b.n	800e9e0 <__sfp+0x18>
 800e9f0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e9f4:	b9d5      	cbnz	r5, 800ea2c <__sfp+0x64>
 800e9f6:	4b16      	ldr	r3, [pc, #88]	; (800ea50 <__sfp+0x88>)
 800e9f8:	60e3      	str	r3, [r4, #12]
 800e9fa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e9fe:	6665      	str	r5, [r4, #100]	; 0x64
 800ea00:	f000 f86c 	bl	800eadc <__retarget_lock_init_recursive>
 800ea04:	f7ff ff96 	bl	800e934 <__sfp_lock_release>
 800ea08:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ea0c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ea10:	6025      	str	r5, [r4, #0]
 800ea12:	61a5      	str	r5, [r4, #24]
 800ea14:	2208      	movs	r2, #8
 800ea16:	4629      	mov	r1, r5
 800ea18:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ea1c:	f000 f880 	bl	800eb20 <memset>
 800ea20:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ea24:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ea28:	4620      	mov	r0, r4
 800ea2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea2c:	3468      	adds	r4, #104	; 0x68
 800ea2e:	e7d9      	b.n	800e9e4 <__sfp+0x1c>
 800ea30:	2104      	movs	r1, #4
 800ea32:	4638      	mov	r0, r7
 800ea34:	f7ff ff62 	bl	800e8fc <__sfmoreglue>
 800ea38:	4604      	mov	r4, r0
 800ea3a:	6030      	str	r0, [r6, #0]
 800ea3c:	2800      	cmp	r0, #0
 800ea3e:	d1d5      	bne.n	800e9ec <__sfp+0x24>
 800ea40:	f7ff ff78 	bl	800e934 <__sfp_lock_release>
 800ea44:	230c      	movs	r3, #12
 800ea46:	603b      	str	r3, [r7, #0]
 800ea48:	e7ee      	b.n	800ea28 <__sfp+0x60>
 800ea4a:	bf00      	nop
 800ea4c:	08012b2c 	.word	0x08012b2c
 800ea50:	ffff0001 	.word	0xffff0001

0800ea54 <_fwalk_reent>:
 800ea54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea58:	4606      	mov	r6, r0
 800ea5a:	4688      	mov	r8, r1
 800ea5c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ea60:	2700      	movs	r7, #0
 800ea62:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ea66:	f1b9 0901 	subs.w	r9, r9, #1
 800ea6a:	d505      	bpl.n	800ea78 <_fwalk_reent+0x24>
 800ea6c:	6824      	ldr	r4, [r4, #0]
 800ea6e:	2c00      	cmp	r4, #0
 800ea70:	d1f7      	bne.n	800ea62 <_fwalk_reent+0xe>
 800ea72:	4638      	mov	r0, r7
 800ea74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea78:	89ab      	ldrh	r3, [r5, #12]
 800ea7a:	2b01      	cmp	r3, #1
 800ea7c:	d907      	bls.n	800ea8e <_fwalk_reent+0x3a>
 800ea7e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ea82:	3301      	adds	r3, #1
 800ea84:	d003      	beq.n	800ea8e <_fwalk_reent+0x3a>
 800ea86:	4629      	mov	r1, r5
 800ea88:	4630      	mov	r0, r6
 800ea8a:	47c0      	blx	r8
 800ea8c:	4307      	orrs	r7, r0
 800ea8e:	3568      	adds	r5, #104	; 0x68
 800ea90:	e7e9      	b.n	800ea66 <_fwalk_reent+0x12>
	...

0800ea94 <__libc_init_array>:
 800ea94:	b570      	push	{r4, r5, r6, lr}
 800ea96:	4d0d      	ldr	r5, [pc, #52]	; (800eacc <__libc_init_array+0x38>)
 800ea98:	4c0d      	ldr	r4, [pc, #52]	; (800ead0 <__libc_init_array+0x3c>)
 800ea9a:	1b64      	subs	r4, r4, r5
 800ea9c:	10a4      	asrs	r4, r4, #2
 800ea9e:	2600      	movs	r6, #0
 800eaa0:	42a6      	cmp	r6, r4
 800eaa2:	d109      	bne.n	800eab8 <__libc_init_array+0x24>
 800eaa4:	4d0b      	ldr	r5, [pc, #44]	; (800ead4 <__libc_init_array+0x40>)
 800eaa6:	4c0c      	ldr	r4, [pc, #48]	; (800ead8 <__libc_init_array+0x44>)
 800eaa8:	f001 f96e 	bl	800fd88 <_init>
 800eaac:	1b64      	subs	r4, r4, r5
 800eaae:	10a4      	asrs	r4, r4, #2
 800eab0:	2600      	movs	r6, #0
 800eab2:	42a6      	cmp	r6, r4
 800eab4:	d105      	bne.n	800eac2 <__libc_init_array+0x2e>
 800eab6:	bd70      	pop	{r4, r5, r6, pc}
 800eab8:	f855 3b04 	ldr.w	r3, [r5], #4
 800eabc:	4798      	blx	r3
 800eabe:	3601      	adds	r6, #1
 800eac0:	e7ee      	b.n	800eaa0 <__libc_init_array+0xc>
 800eac2:	f855 3b04 	ldr.w	r3, [r5], #4
 800eac6:	4798      	blx	r3
 800eac8:	3601      	adds	r6, #1
 800eaca:	e7f2      	b.n	800eab2 <__libc_init_array+0x1e>
 800eacc:	08012b6c 	.word	0x08012b6c
 800ead0:	08012b6c 	.word	0x08012b6c
 800ead4:	08012b6c 	.word	0x08012b6c
 800ead8:	08012b70 	.word	0x08012b70

0800eadc <__retarget_lock_init_recursive>:
 800eadc:	4770      	bx	lr

0800eade <__retarget_lock_acquire_recursive>:
 800eade:	4770      	bx	lr

0800eae0 <__retarget_lock_release_recursive>:
 800eae0:	4770      	bx	lr
	...

0800eae4 <malloc>:
 800eae4:	4b02      	ldr	r3, [pc, #8]	; (800eaf0 <malloc+0xc>)
 800eae6:	4601      	mov	r1, r0
 800eae8:	6818      	ldr	r0, [r3, #0]
 800eaea:	f000 b88d 	b.w	800ec08 <_malloc_r>
 800eaee:	bf00      	nop
 800eaf0:	20000250 	.word	0x20000250

0800eaf4 <free>:
 800eaf4:	4b02      	ldr	r3, [pc, #8]	; (800eb00 <free+0xc>)
 800eaf6:	4601      	mov	r1, r0
 800eaf8:	6818      	ldr	r0, [r3, #0]
 800eafa:	f000 b819 	b.w	800eb30 <_free_r>
 800eafe:	bf00      	nop
 800eb00:	20000250 	.word	0x20000250

0800eb04 <memcpy>:
 800eb04:	440a      	add	r2, r1
 800eb06:	4291      	cmp	r1, r2
 800eb08:	f100 33ff 	add.w	r3, r0, #4294967295
 800eb0c:	d100      	bne.n	800eb10 <memcpy+0xc>
 800eb0e:	4770      	bx	lr
 800eb10:	b510      	push	{r4, lr}
 800eb12:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eb16:	f803 4f01 	strb.w	r4, [r3, #1]!
 800eb1a:	4291      	cmp	r1, r2
 800eb1c:	d1f9      	bne.n	800eb12 <memcpy+0xe>
 800eb1e:	bd10      	pop	{r4, pc}

0800eb20 <memset>:
 800eb20:	4402      	add	r2, r0
 800eb22:	4603      	mov	r3, r0
 800eb24:	4293      	cmp	r3, r2
 800eb26:	d100      	bne.n	800eb2a <memset+0xa>
 800eb28:	4770      	bx	lr
 800eb2a:	f803 1b01 	strb.w	r1, [r3], #1
 800eb2e:	e7f9      	b.n	800eb24 <memset+0x4>

0800eb30 <_free_r>:
 800eb30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800eb32:	2900      	cmp	r1, #0
 800eb34:	d044      	beq.n	800ebc0 <_free_r+0x90>
 800eb36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eb3a:	9001      	str	r0, [sp, #4]
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	f1a1 0404 	sub.w	r4, r1, #4
 800eb42:	bfb8      	it	lt
 800eb44:	18e4      	addlt	r4, r4, r3
 800eb46:	f000 fad5 	bl	800f0f4 <__malloc_lock>
 800eb4a:	4a1e      	ldr	r2, [pc, #120]	; (800ebc4 <_free_r+0x94>)
 800eb4c:	9801      	ldr	r0, [sp, #4]
 800eb4e:	6813      	ldr	r3, [r2, #0]
 800eb50:	b933      	cbnz	r3, 800eb60 <_free_r+0x30>
 800eb52:	6063      	str	r3, [r4, #4]
 800eb54:	6014      	str	r4, [r2, #0]
 800eb56:	b003      	add	sp, #12
 800eb58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800eb5c:	f000 bad0 	b.w	800f100 <__malloc_unlock>
 800eb60:	42a3      	cmp	r3, r4
 800eb62:	d908      	bls.n	800eb76 <_free_r+0x46>
 800eb64:	6825      	ldr	r5, [r4, #0]
 800eb66:	1961      	adds	r1, r4, r5
 800eb68:	428b      	cmp	r3, r1
 800eb6a:	bf01      	itttt	eq
 800eb6c:	6819      	ldreq	r1, [r3, #0]
 800eb6e:	685b      	ldreq	r3, [r3, #4]
 800eb70:	1949      	addeq	r1, r1, r5
 800eb72:	6021      	streq	r1, [r4, #0]
 800eb74:	e7ed      	b.n	800eb52 <_free_r+0x22>
 800eb76:	461a      	mov	r2, r3
 800eb78:	685b      	ldr	r3, [r3, #4]
 800eb7a:	b10b      	cbz	r3, 800eb80 <_free_r+0x50>
 800eb7c:	42a3      	cmp	r3, r4
 800eb7e:	d9fa      	bls.n	800eb76 <_free_r+0x46>
 800eb80:	6811      	ldr	r1, [r2, #0]
 800eb82:	1855      	adds	r5, r2, r1
 800eb84:	42a5      	cmp	r5, r4
 800eb86:	d10b      	bne.n	800eba0 <_free_r+0x70>
 800eb88:	6824      	ldr	r4, [r4, #0]
 800eb8a:	4421      	add	r1, r4
 800eb8c:	1854      	adds	r4, r2, r1
 800eb8e:	42a3      	cmp	r3, r4
 800eb90:	6011      	str	r1, [r2, #0]
 800eb92:	d1e0      	bne.n	800eb56 <_free_r+0x26>
 800eb94:	681c      	ldr	r4, [r3, #0]
 800eb96:	685b      	ldr	r3, [r3, #4]
 800eb98:	6053      	str	r3, [r2, #4]
 800eb9a:	4421      	add	r1, r4
 800eb9c:	6011      	str	r1, [r2, #0]
 800eb9e:	e7da      	b.n	800eb56 <_free_r+0x26>
 800eba0:	d902      	bls.n	800eba8 <_free_r+0x78>
 800eba2:	230c      	movs	r3, #12
 800eba4:	6003      	str	r3, [r0, #0]
 800eba6:	e7d6      	b.n	800eb56 <_free_r+0x26>
 800eba8:	6825      	ldr	r5, [r4, #0]
 800ebaa:	1961      	adds	r1, r4, r5
 800ebac:	428b      	cmp	r3, r1
 800ebae:	bf04      	itt	eq
 800ebb0:	6819      	ldreq	r1, [r3, #0]
 800ebb2:	685b      	ldreq	r3, [r3, #4]
 800ebb4:	6063      	str	r3, [r4, #4]
 800ebb6:	bf04      	itt	eq
 800ebb8:	1949      	addeq	r1, r1, r5
 800ebba:	6021      	streq	r1, [r4, #0]
 800ebbc:	6054      	str	r4, [r2, #4]
 800ebbe:	e7ca      	b.n	800eb56 <_free_r+0x26>
 800ebc0:	b003      	add	sp, #12
 800ebc2:	bd30      	pop	{r4, r5, pc}
 800ebc4:	2001b2a8 	.word	0x2001b2a8

0800ebc8 <sbrk_aligned>:
 800ebc8:	b570      	push	{r4, r5, r6, lr}
 800ebca:	4e0e      	ldr	r6, [pc, #56]	; (800ec04 <sbrk_aligned+0x3c>)
 800ebcc:	460c      	mov	r4, r1
 800ebce:	6831      	ldr	r1, [r6, #0]
 800ebd0:	4605      	mov	r5, r0
 800ebd2:	b911      	cbnz	r1, 800ebda <sbrk_aligned+0x12>
 800ebd4:	f000 f924 	bl	800ee20 <_sbrk_r>
 800ebd8:	6030      	str	r0, [r6, #0]
 800ebda:	4621      	mov	r1, r4
 800ebdc:	4628      	mov	r0, r5
 800ebde:	f000 f91f 	bl	800ee20 <_sbrk_r>
 800ebe2:	1c43      	adds	r3, r0, #1
 800ebe4:	d00a      	beq.n	800ebfc <sbrk_aligned+0x34>
 800ebe6:	1cc4      	adds	r4, r0, #3
 800ebe8:	f024 0403 	bic.w	r4, r4, #3
 800ebec:	42a0      	cmp	r0, r4
 800ebee:	d007      	beq.n	800ec00 <sbrk_aligned+0x38>
 800ebf0:	1a21      	subs	r1, r4, r0
 800ebf2:	4628      	mov	r0, r5
 800ebf4:	f000 f914 	bl	800ee20 <_sbrk_r>
 800ebf8:	3001      	adds	r0, #1
 800ebfa:	d101      	bne.n	800ec00 <sbrk_aligned+0x38>
 800ebfc:	f04f 34ff 	mov.w	r4, #4294967295
 800ec00:	4620      	mov	r0, r4
 800ec02:	bd70      	pop	{r4, r5, r6, pc}
 800ec04:	2001b2ac 	.word	0x2001b2ac

0800ec08 <_malloc_r>:
 800ec08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec0c:	1ccd      	adds	r5, r1, #3
 800ec0e:	f025 0503 	bic.w	r5, r5, #3
 800ec12:	3508      	adds	r5, #8
 800ec14:	2d0c      	cmp	r5, #12
 800ec16:	bf38      	it	cc
 800ec18:	250c      	movcc	r5, #12
 800ec1a:	2d00      	cmp	r5, #0
 800ec1c:	4607      	mov	r7, r0
 800ec1e:	db01      	blt.n	800ec24 <_malloc_r+0x1c>
 800ec20:	42a9      	cmp	r1, r5
 800ec22:	d905      	bls.n	800ec30 <_malloc_r+0x28>
 800ec24:	230c      	movs	r3, #12
 800ec26:	603b      	str	r3, [r7, #0]
 800ec28:	2600      	movs	r6, #0
 800ec2a:	4630      	mov	r0, r6
 800ec2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec30:	4e2e      	ldr	r6, [pc, #184]	; (800ecec <_malloc_r+0xe4>)
 800ec32:	f000 fa5f 	bl	800f0f4 <__malloc_lock>
 800ec36:	6833      	ldr	r3, [r6, #0]
 800ec38:	461c      	mov	r4, r3
 800ec3a:	bb34      	cbnz	r4, 800ec8a <_malloc_r+0x82>
 800ec3c:	4629      	mov	r1, r5
 800ec3e:	4638      	mov	r0, r7
 800ec40:	f7ff ffc2 	bl	800ebc8 <sbrk_aligned>
 800ec44:	1c43      	adds	r3, r0, #1
 800ec46:	4604      	mov	r4, r0
 800ec48:	d14d      	bne.n	800ece6 <_malloc_r+0xde>
 800ec4a:	6834      	ldr	r4, [r6, #0]
 800ec4c:	4626      	mov	r6, r4
 800ec4e:	2e00      	cmp	r6, #0
 800ec50:	d140      	bne.n	800ecd4 <_malloc_r+0xcc>
 800ec52:	6823      	ldr	r3, [r4, #0]
 800ec54:	4631      	mov	r1, r6
 800ec56:	4638      	mov	r0, r7
 800ec58:	eb04 0803 	add.w	r8, r4, r3
 800ec5c:	f000 f8e0 	bl	800ee20 <_sbrk_r>
 800ec60:	4580      	cmp	r8, r0
 800ec62:	d13a      	bne.n	800ecda <_malloc_r+0xd2>
 800ec64:	6821      	ldr	r1, [r4, #0]
 800ec66:	3503      	adds	r5, #3
 800ec68:	1a6d      	subs	r5, r5, r1
 800ec6a:	f025 0503 	bic.w	r5, r5, #3
 800ec6e:	3508      	adds	r5, #8
 800ec70:	2d0c      	cmp	r5, #12
 800ec72:	bf38      	it	cc
 800ec74:	250c      	movcc	r5, #12
 800ec76:	4629      	mov	r1, r5
 800ec78:	4638      	mov	r0, r7
 800ec7a:	f7ff ffa5 	bl	800ebc8 <sbrk_aligned>
 800ec7e:	3001      	adds	r0, #1
 800ec80:	d02b      	beq.n	800ecda <_malloc_r+0xd2>
 800ec82:	6823      	ldr	r3, [r4, #0]
 800ec84:	442b      	add	r3, r5
 800ec86:	6023      	str	r3, [r4, #0]
 800ec88:	e00e      	b.n	800eca8 <_malloc_r+0xa0>
 800ec8a:	6822      	ldr	r2, [r4, #0]
 800ec8c:	1b52      	subs	r2, r2, r5
 800ec8e:	d41e      	bmi.n	800ecce <_malloc_r+0xc6>
 800ec90:	2a0b      	cmp	r2, #11
 800ec92:	d916      	bls.n	800ecc2 <_malloc_r+0xba>
 800ec94:	1961      	adds	r1, r4, r5
 800ec96:	42a3      	cmp	r3, r4
 800ec98:	6025      	str	r5, [r4, #0]
 800ec9a:	bf18      	it	ne
 800ec9c:	6059      	strne	r1, [r3, #4]
 800ec9e:	6863      	ldr	r3, [r4, #4]
 800eca0:	bf08      	it	eq
 800eca2:	6031      	streq	r1, [r6, #0]
 800eca4:	5162      	str	r2, [r4, r5]
 800eca6:	604b      	str	r3, [r1, #4]
 800eca8:	4638      	mov	r0, r7
 800ecaa:	f104 060b 	add.w	r6, r4, #11
 800ecae:	f000 fa27 	bl	800f100 <__malloc_unlock>
 800ecb2:	f026 0607 	bic.w	r6, r6, #7
 800ecb6:	1d23      	adds	r3, r4, #4
 800ecb8:	1af2      	subs	r2, r6, r3
 800ecba:	d0b6      	beq.n	800ec2a <_malloc_r+0x22>
 800ecbc:	1b9b      	subs	r3, r3, r6
 800ecbe:	50a3      	str	r3, [r4, r2]
 800ecc0:	e7b3      	b.n	800ec2a <_malloc_r+0x22>
 800ecc2:	6862      	ldr	r2, [r4, #4]
 800ecc4:	42a3      	cmp	r3, r4
 800ecc6:	bf0c      	ite	eq
 800ecc8:	6032      	streq	r2, [r6, #0]
 800ecca:	605a      	strne	r2, [r3, #4]
 800eccc:	e7ec      	b.n	800eca8 <_malloc_r+0xa0>
 800ecce:	4623      	mov	r3, r4
 800ecd0:	6864      	ldr	r4, [r4, #4]
 800ecd2:	e7b2      	b.n	800ec3a <_malloc_r+0x32>
 800ecd4:	4634      	mov	r4, r6
 800ecd6:	6876      	ldr	r6, [r6, #4]
 800ecd8:	e7b9      	b.n	800ec4e <_malloc_r+0x46>
 800ecda:	230c      	movs	r3, #12
 800ecdc:	603b      	str	r3, [r7, #0]
 800ecde:	4638      	mov	r0, r7
 800ece0:	f000 fa0e 	bl	800f100 <__malloc_unlock>
 800ece4:	e7a1      	b.n	800ec2a <_malloc_r+0x22>
 800ece6:	6025      	str	r5, [r4, #0]
 800ece8:	e7de      	b.n	800eca8 <_malloc_r+0xa0>
 800ecea:	bf00      	nop
 800ecec:	2001b2a8 	.word	0x2001b2a8

0800ecf0 <iprintf>:
 800ecf0:	b40f      	push	{r0, r1, r2, r3}
 800ecf2:	4b0a      	ldr	r3, [pc, #40]	; (800ed1c <iprintf+0x2c>)
 800ecf4:	b513      	push	{r0, r1, r4, lr}
 800ecf6:	681c      	ldr	r4, [r3, #0]
 800ecf8:	b124      	cbz	r4, 800ed04 <iprintf+0x14>
 800ecfa:	69a3      	ldr	r3, [r4, #24]
 800ecfc:	b913      	cbnz	r3, 800ed04 <iprintf+0x14>
 800ecfe:	4620      	mov	r0, r4
 800ed00:	f7ff fe2a 	bl	800e958 <__sinit>
 800ed04:	ab05      	add	r3, sp, #20
 800ed06:	9a04      	ldr	r2, [sp, #16]
 800ed08:	68a1      	ldr	r1, [r4, #8]
 800ed0a:	9301      	str	r3, [sp, #4]
 800ed0c:	4620      	mov	r0, r4
 800ed0e:	f000 fb83 	bl	800f418 <_vfiprintf_r>
 800ed12:	b002      	add	sp, #8
 800ed14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ed18:	b004      	add	sp, #16
 800ed1a:	4770      	bx	lr
 800ed1c:	20000250 	.word	0x20000250

0800ed20 <putchar>:
 800ed20:	4b09      	ldr	r3, [pc, #36]	; (800ed48 <putchar+0x28>)
 800ed22:	b513      	push	{r0, r1, r4, lr}
 800ed24:	681c      	ldr	r4, [r3, #0]
 800ed26:	4601      	mov	r1, r0
 800ed28:	b134      	cbz	r4, 800ed38 <putchar+0x18>
 800ed2a:	69a3      	ldr	r3, [r4, #24]
 800ed2c:	b923      	cbnz	r3, 800ed38 <putchar+0x18>
 800ed2e:	9001      	str	r0, [sp, #4]
 800ed30:	4620      	mov	r0, r4
 800ed32:	f7ff fe11 	bl	800e958 <__sinit>
 800ed36:	9901      	ldr	r1, [sp, #4]
 800ed38:	68a2      	ldr	r2, [r4, #8]
 800ed3a:	4620      	mov	r0, r4
 800ed3c:	b002      	add	sp, #8
 800ed3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ed42:	f000 be2d 	b.w	800f9a0 <_putc_r>
 800ed46:	bf00      	nop
 800ed48:	20000250 	.word	0x20000250

0800ed4c <cleanup_glue>:
 800ed4c:	b538      	push	{r3, r4, r5, lr}
 800ed4e:	460c      	mov	r4, r1
 800ed50:	6809      	ldr	r1, [r1, #0]
 800ed52:	4605      	mov	r5, r0
 800ed54:	b109      	cbz	r1, 800ed5a <cleanup_glue+0xe>
 800ed56:	f7ff fff9 	bl	800ed4c <cleanup_glue>
 800ed5a:	4621      	mov	r1, r4
 800ed5c:	4628      	mov	r0, r5
 800ed5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ed62:	f7ff bee5 	b.w	800eb30 <_free_r>
	...

0800ed68 <_reclaim_reent>:
 800ed68:	4b2c      	ldr	r3, [pc, #176]	; (800ee1c <_reclaim_reent+0xb4>)
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	4283      	cmp	r3, r0
 800ed6e:	b570      	push	{r4, r5, r6, lr}
 800ed70:	4604      	mov	r4, r0
 800ed72:	d051      	beq.n	800ee18 <_reclaim_reent+0xb0>
 800ed74:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800ed76:	b143      	cbz	r3, 800ed8a <_reclaim_reent+0x22>
 800ed78:	68db      	ldr	r3, [r3, #12]
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d14a      	bne.n	800ee14 <_reclaim_reent+0xac>
 800ed7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ed80:	6819      	ldr	r1, [r3, #0]
 800ed82:	b111      	cbz	r1, 800ed8a <_reclaim_reent+0x22>
 800ed84:	4620      	mov	r0, r4
 800ed86:	f7ff fed3 	bl	800eb30 <_free_r>
 800ed8a:	6961      	ldr	r1, [r4, #20]
 800ed8c:	b111      	cbz	r1, 800ed94 <_reclaim_reent+0x2c>
 800ed8e:	4620      	mov	r0, r4
 800ed90:	f7ff fece 	bl	800eb30 <_free_r>
 800ed94:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800ed96:	b111      	cbz	r1, 800ed9e <_reclaim_reent+0x36>
 800ed98:	4620      	mov	r0, r4
 800ed9a:	f7ff fec9 	bl	800eb30 <_free_r>
 800ed9e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800eda0:	b111      	cbz	r1, 800eda8 <_reclaim_reent+0x40>
 800eda2:	4620      	mov	r0, r4
 800eda4:	f7ff fec4 	bl	800eb30 <_free_r>
 800eda8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800edaa:	b111      	cbz	r1, 800edb2 <_reclaim_reent+0x4a>
 800edac:	4620      	mov	r0, r4
 800edae:	f7ff febf 	bl	800eb30 <_free_r>
 800edb2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800edb4:	b111      	cbz	r1, 800edbc <_reclaim_reent+0x54>
 800edb6:	4620      	mov	r0, r4
 800edb8:	f7ff feba 	bl	800eb30 <_free_r>
 800edbc:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800edbe:	b111      	cbz	r1, 800edc6 <_reclaim_reent+0x5e>
 800edc0:	4620      	mov	r0, r4
 800edc2:	f7ff feb5 	bl	800eb30 <_free_r>
 800edc6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800edc8:	b111      	cbz	r1, 800edd0 <_reclaim_reent+0x68>
 800edca:	4620      	mov	r0, r4
 800edcc:	f7ff feb0 	bl	800eb30 <_free_r>
 800edd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800edd2:	b111      	cbz	r1, 800edda <_reclaim_reent+0x72>
 800edd4:	4620      	mov	r0, r4
 800edd6:	f7ff feab 	bl	800eb30 <_free_r>
 800edda:	69a3      	ldr	r3, [r4, #24]
 800eddc:	b1e3      	cbz	r3, 800ee18 <_reclaim_reent+0xb0>
 800edde:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ede0:	4620      	mov	r0, r4
 800ede2:	4798      	blx	r3
 800ede4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800ede6:	b1b9      	cbz	r1, 800ee18 <_reclaim_reent+0xb0>
 800ede8:	4620      	mov	r0, r4
 800edea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800edee:	f7ff bfad 	b.w	800ed4c <cleanup_glue>
 800edf2:	5949      	ldr	r1, [r1, r5]
 800edf4:	b941      	cbnz	r1, 800ee08 <_reclaim_reent+0xa0>
 800edf6:	3504      	adds	r5, #4
 800edf8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800edfa:	2d80      	cmp	r5, #128	; 0x80
 800edfc:	68d9      	ldr	r1, [r3, #12]
 800edfe:	d1f8      	bne.n	800edf2 <_reclaim_reent+0x8a>
 800ee00:	4620      	mov	r0, r4
 800ee02:	f7ff fe95 	bl	800eb30 <_free_r>
 800ee06:	e7ba      	b.n	800ed7e <_reclaim_reent+0x16>
 800ee08:	680e      	ldr	r6, [r1, #0]
 800ee0a:	4620      	mov	r0, r4
 800ee0c:	f7ff fe90 	bl	800eb30 <_free_r>
 800ee10:	4631      	mov	r1, r6
 800ee12:	e7ef      	b.n	800edf4 <_reclaim_reent+0x8c>
 800ee14:	2500      	movs	r5, #0
 800ee16:	e7ef      	b.n	800edf8 <_reclaim_reent+0x90>
 800ee18:	bd70      	pop	{r4, r5, r6, pc}
 800ee1a:	bf00      	nop
 800ee1c:	20000250 	.word	0x20000250

0800ee20 <_sbrk_r>:
 800ee20:	b538      	push	{r3, r4, r5, lr}
 800ee22:	4d06      	ldr	r5, [pc, #24]	; (800ee3c <_sbrk_r+0x1c>)
 800ee24:	2300      	movs	r3, #0
 800ee26:	4604      	mov	r4, r0
 800ee28:	4608      	mov	r0, r1
 800ee2a:	602b      	str	r3, [r5, #0]
 800ee2c:	f7f2 fed4 	bl	8001bd8 <_sbrk>
 800ee30:	1c43      	adds	r3, r0, #1
 800ee32:	d102      	bne.n	800ee3a <_sbrk_r+0x1a>
 800ee34:	682b      	ldr	r3, [r5, #0]
 800ee36:	b103      	cbz	r3, 800ee3a <_sbrk_r+0x1a>
 800ee38:	6023      	str	r3, [r4, #0]
 800ee3a:	bd38      	pop	{r3, r4, r5, pc}
 800ee3c:	2001b2b0 	.word	0x2001b2b0

0800ee40 <siprintf>:
 800ee40:	b40e      	push	{r1, r2, r3}
 800ee42:	b500      	push	{lr}
 800ee44:	b09c      	sub	sp, #112	; 0x70
 800ee46:	ab1d      	add	r3, sp, #116	; 0x74
 800ee48:	9002      	str	r0, [sp, #8]
 800ee4a:	9006      	str	r0, [sp, #24]
 800ee4c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ee50:	4809      	ldr	r0, [pc, #36]	; (800ee78 <siprintf+0x38>)
 800ee52:	9107      	str	r1, [sp, #28]
 800ee54:	9104      	str	r1, [sp, #16]
 800ee56:	4909      	ldr	r1, [pc, #36]	; (800ee7c <siprintf+0x3c>)
 800ee58:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee5c:	9105      	str	r1, [sp, #20]
 800ee5e:	6800      	ldr	r0, [r0, #0]
 800ee60:	9301      	str	r3, [sp, #4]
 800ee62:	a902      	add	r1, sp, #8
 800ee64:	f000 f9ae 	bl	800f1c4 <_svfiprintf_r>
 800ee68:	9b02      	ldr	r3, [sp, #8]
 800ee6a:	2200      	movs	r2, #0
 800ee6c:	701a      	strb	r2, [r3, #0]
 800ee6e:	b01c      	add	sp, #112	; 0x70
 800ee70:	f85d eb04 	ldr.w	lr, [sp], #4
 800ee74:	b003      	add	sp, #12
 800ee76:	4770      	bx	lr
 800ee78:	20000250 	.word	0x20000250
 800ee7c:	ffff0208 	.word	0xffff0208

0800ee80 <__sread>:
 800ee80:	b510      	push	{r4, lr}
 800ee82:	460c      	mov	r4, r1
 800ee84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee88:	f000 fdd2 	bl	800fa30 <_read_r>
 800ee8c:	2800      	cmp	r0, #0
 800ee8e:	bfab      	itete	ge
 800ee90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ee92:	89a3      	ldrhlt	r3, [r4, #12]
 800ee94:	181b      	addge	r3, r3, r0
 800ee96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ee9a:	bfac      	ite	ge
 800ee9c:	6563      	strge	r3, [r4, #84]	; 0x54
 800ee9e:	81a3      	strhlt	r3, [r4, #12]
 800eea0:	bd10      	pop	{r4, pc}

0800eea2 <__swrite>:
 800eea2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eea6:	461f      	mov	r7, r3
 800eea8:	898b      	ldrh	r3, [r1, #12]
 800eeaa:	05db      	lsls	r3, r3, #23
 800eeac:	4605      	mov	r5, r0
 800eeae:	460c      	mov	r4, r1
 800eeb0:	4616      	mov	r6, r2
 800eeb2:	d505      	bpl.n	800eec0 <__swrite+0x1e>
 800eeb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eeb8:	2302      	movs	r3, #2
 800eeba:	2200      	movs	r2, #0
 800eebc:	f000 f908 	bl	800f0d0 <_lseek_r>
 800eec0:	89a3      	ldrh	r3, [r4, #12]
 800eec2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eec6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800eeca:	81a3      	strh	r3, [r4, #12]
 800eecc:	4632      	mov	r2, r6
 800eece:	463b      	mov	r3, r7
 800eed0:	4628      	mov	r0, r5
 800eed2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eed6:	f000 b817 	b.w	800ef08 <_write_r>

0800eeda <__sseek>:
 800eeda:	b510      	push	{r4, lr}
 800eedc:	460c      	mov	r4, r1
 800eede:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eee2:	f000 f8f5 	bl	800f0d0 <_lseek_r>
 800eee6:	1c43      	adds	r3, r0, #1
 800eee8:	89a3      	ldrh	r3, [r4, #12]
 800eeea:	bf15      	itete	ne
 800eeec:	6560      	strne	r0, [r4, #84]	; 0x54
 800eeee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800eef2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800eef6:	81a3      	strheq	r3, [r4, #12]
 800eef8:	bf18      	it	ne
 800eefa:	81a3      	strhne	r3, [r4, #12]
 800eefc:	bd10      	pop	{r4, pc}

0800eefe <__sclose>:
 800eefe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef02:	f000 b813 	b.w	800ef2c <_close_r>
	...

0800ef08 <_write_r>:
 800ef08:	b538      	push	{r3, r4, r5, lr}
 800ef0a:	4d07      	ldr	r5, [pc, #28]	; (800ef28 <_write_r+0x20>)
 800ef0c:	4604      	mov	r4, r0
 800ef0e:	4608      	mov	r0, r1
 800ef10:	4611      	mov	r1, r2
 800ef12:	2200      	movs	r2, #0
 800ef14:	602a      	str	r2, [r5, #0]
 800ef16:	461a      	mov	r2, r3
 800ef18:	f7f2 f8de 	bl	80010d8 <_write>
 800ef1c:	1c43      	adds	r3, r0, #1
 800ef1e:	d102      	bne.n	800ef26 <_write_r+0x1e>
 800ef20:	682b      	ldr	r3, [r5, #0]
 800ef22:	b103      	cbz	r3, 800ef26 <_write_r+0x1e>
 800ef24:	6023      	str	r3, [r4, #0]
 800ef26:	bd38      	pop	{r3, r4, r5, pc}
 800ef28:	2001b2b0 	.word	0x2001b2b0

0800ef2c <_close_r>:
 800ef2c:	b538      	push	{r3, r4, r5, lr}
 800ef2e:	4d06      	ldr	r5, [pc, #24]	; (800ef48 <_close_r+0x1c>)
 800ef30:	2300      	movs	r3, #0
 800ef32:	4604      	mov	r4, r0
 800ef34:	4608      	mov	r0, r1
 800ef36:	602b      	str	r3, [r5, #0]
 800ef38:	f7f2 fe19 	bl	8001b6e <_close>
 800ef3c:	1c43      	adds	r3, r0, #1
 800ef3e:	d102      	bne.n	800ef46 <_close_r+0x1a>
 800ef40:	682b      	ldr	r3, [r5, #0]
 800ef42:	b103      	cbz	r3, 800ef46 <_close_r+0x1a>
 800ef44:	6023      	str	r3, [r4, #0]
 800ef46:	bd38      	pop	{r3, r4, r5, pc}
 800ef48:	2001b2b0 	.word	0x2001b2b0

0800ef4c <__sflush_r>:
 800ef4c:	898a      	ldrh	r2, [r1, #12]
 800ef4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef52:	4605      	mov	r5, r0
 800ef54:	0710      	lsls	r0, r2, #28
 800ef56:	460c      	mov	r4, r1
 800ef58:	d458      	bmi.n	800f00c <__sflush_r+0xc0>
 800ef5a:	684b      	ldr	r3, [r1, #4]
 800ef5c:	2b00      	cmp	r3, #0
 800ef5e:	dc05      	bgt.n	800ef6c <__sflush_r+0x20>
 800ef60:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	dc02      	bgt.n	800ef6c <__sflush_r+0x20>
 800ef66:	2000      	movs	r0, #0
 800ef68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ef6e:	2e00      	cmp	r6, #0
 800ef70:	d0f9      	beq.n	800ef66 <__sflush_r+0x1a>
 800ef72:	2300      	movs	r3, #0
 800ef74:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ef78:	682f      	ldr	r7, [r5, #0]
 800ef7a:	602b      	str	r3, [r5, #0]
 800ef7c:	d032      	beq.n	800efe4 <__sflush_r+0x98>
 800ef7e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ef80:	89a3      	ldrh	r3, [r4, #12]
 800ef82:	075a      	lsls	r2, r3, #29
 800ef84:	d505      	bpl.n	800ef92 <__sflush_r+0x46>
 800ef86:	6863      	ldr	r3, [r4, #4]
 800ef88:	1ac0      	subs	r0, r0, r3
 800ef8a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ef8c:	b10b      	cbz	r3, 800ef92 <__sflush_r+0x46>
 800ef8e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ef90:	1ac0      	subs	r0, r0, r3
 800ef92:	2300      	movs	r3, #0
 800ef94:	4602      	mov	r2, r0
 800ef96:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ef98:	6a21      	ldr	r1, [r4, #32]
 800ef9a:	4628      	mov	r0, r5
 800ef9c:	47b0      	blx	r6
 800ef9e:	1c43      	adds	r3, r0, #1
 800efa0:	89a3      	ldrh	r3, [r4, #12]
 800efa2:	d106      	bne.n	800efb2 <__sflush_r+0x66>
 800efa4:	6829      	ldr	r1, [r5, #0]
 800efa6:	291d      	cmp	r1, #29
 800efa8:	d82c      	bhi.n	800f004 <__sflush_r+0xb8>
 800efaa:	4a2a      	ldr	r2, [pc, #168]	; (800f054 <__sflush_r+0x108>)
 800efac:	40ca      	lsrs	r2, r1
 800efae:	07d6      	lsls	r6, r2, #31
 800efb0:	d528      	bpl.n	800f004 <__sflush_r+0xb8>
 800efb2:	2200      	movs	r2, #0
 800efb4:	6062      	str	r2, [r4, #4]
 800efb6:	04d9      	lsls	r1, r3, #19
 800efb8:	6922      	ldr	r2, [r4, #16]
 800efba:	6022      	str	r2, [r4, #0]
 800efbc:	d504      	bpl.n	800efc8 <__sflush_r+0x7c>
 800efbe:	1c42      	adds	r2, r0, #1
 800efc0:	d101      	bne.n	800efc6 <__sflush_r+0x7a>
 800efc2:	682b      	ldr	r3, [r5, #0]
 800efc4:	b903      	cbnz	r3, 800efc8 <__sflush_r+0x7c>
 800efc6:	6560      	str	r0, [r4, #84]	; 0x54
 800efc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800efca:	602f      	str	r7, [r5, #0]
 800efcc:	2900      	cmp	r1, #0
 800efce:	d0ca      	beq.n	800ef66 <__sflush_r+0x1a>
 800efd0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800efd4:	4299      	cmp	r1, r3
 800efd6:	d002      	beq.n	800efde <__sflush_r+0x92>
 800efd8:	4628      	mov	r0, r5
 800efda:	f7ff fda9 	bl	800eb30 <_free_r>
 800efde:	2000      	movs	r0, #0
 800efe0:	6360      	str	r0, [r4, #52]	; 0x34
 800efe2:	e7c1      	b.n	800ef68 <__sflush_r+0x1c>
 800efe4:	6a21      	ldr	r1, [r4, #32]
 800efe6:	2301      	movs	r3, #1
 800efe8:	4628      	mov	r0, r5
 800efea:	47b0      	blx	r6
 800efec:	1c41      	adds	r1, r0, #1
 800efee:	d1c7      	bne.n	800ef80 <__sflush_r+0x34>
 800eff0:	682b      	ldr	r3, [r5, #0]
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	d0c4      	beq.n	800ef80 <__sflush_r+0x34>
 800eff6:	2b1d      	cmp	r3, #29
 800eff8:	d001      	beq.n	800effe <__sflush_r+0xb2>
 800effa:	2b16      	cmp	r3, #22
 800effc:	d101      	bne.n	800f002 <__sflush_r+0xb6>
 800effe:	602f      	str	r7, [r5, #0]
 800f000:	e7b1      	b.n	800ef66 <__sflush_r+0x1a>
 800f002:	89a3      	ldrh	r3, [r4, #12]
 800f004:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f008:	81a3      	strh	r3, [r4, #12]
 800f00a:	e7ad      	b.n	800ef68 <__sflush_r+0x1c>
 800f00c:	690f      	ldr	r7, [r1, #16]
 800f00e:	2f00      	cmp	r7, #0
 800f010:	d0a9      	beq.n	800ef66 <__sflush_r+0x1a>
 800f012:	0793      	lsls	r3, r2, #30
 800f014:	680e      	ldr	r6, [r1, #0]
 800f016:	bf08      	it	eq
 800f018:	694b      	ldreq	r3, [r1, #20]
 800f01a:	600f      	str	r7, [r1, #0]
 800f01c:	bf18      	it	ne
 800f01e:	2300      	movne	r3, #0
 800f020:	eba6 0807 	sub.w	r8, r6, r7
 800f024:	608b      	str	r3, [r1, #8]
 800f026:	f1b8 0f00 	cmp.w	r8, #0
 800f02a:	dd9c      	ble.n	800ef66 <__sflush_r+0x1a>
 800f02c:	6a21      	ldr	r1, [r4, #32]
 800f02e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f030:	4643      	mov	r3, r8
 800f032:	463a      	mov	r2, r7
 800f034:	4628      	mov	r0, r5
 800f036:	47b0      	blx	r6
 800f038:	2800      	cmp	r0, #0
 800f03a:	dc06      	bgt.n	800f04a <__sflush_r+0xfe>
 800f03c:	89a3      	ldrh	r3, [r4, #12]
 800f03e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f042:	81a3      	strh	r3, [r4, #12]
 800f044:	f04f 30ff 	mov.w	r0, #4294967295
 800f048:	e78e      	b.n	800ef68 <__sflush_r+0x1c>
 800f04a:	4407      	add	r7, r0
 800f04c:	eba8 0800 	sub.w	r8, r8, r0
 800f050:	e7e9      	b.n	800f026 <__sflush_r+0xda>
 800f052:	bf00      	nop
 800f054:	20400001 	.word	0x20400001

0800f058 <_fflush_r>:
 800f058:	b538      	push	{r3, r4, r5, lr}
 800f05a:	690b      	ldr	r3, [r1, #16]
 800f05c:	4605      	mov	r5, r0
 800f05e:	460c      	mov	r4, r1
 800f060:	b913      	cbnz	r3, 800f068 <_fflush_r+0x10>
 800f062:	2500      	movs	r5, #0
 800f064:	4628      	mov	r0, r5
 800f066:	bd38      	pop	{r3, r4, r5, pc}
 800f068:	b118      	cbz	r0, 800f072 <_fflush_r+0x1a>
 800f06a:	6983      	ldr	r3, [r0, #24]
 800f06c:	b90b      	cbnz	r3, 800f072 <_fflush_r+0x1a>
 800f06e:	f7ff fc73 	bl	800e958 <__sinit>
 800f072:	4b14      	ldr	r3, [pc, #80]	; (800f0c4 <_fflush_r+0x6c>)
 800f074:	429c      	cmp	r4, r3
 800f076:	d11b      	bne.n	800f0b0 <_fflush_r+0x58>
 800f078:	686c      	ldr	r4, [r5, #4]
 800f07a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d0ef      	beq.n	800f062 <_fflush_r+0xa>
 800f082:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f084:	07d0      	lsls	r0, r2, #31
 800f086:	d404      	bmi.n	800f092 <_fflush_r+0x3a>
 800f088:	0599      	lsls	r1, r3, #22
 800f08a:	d402      	bmi.n	800f092 <_fflush_r+0x3a>
 800f08c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f08e:	f7ff fd26 	bl	800eade <__retarget_lock_acquire_recursive>
 800f092:	4628      	mov	r0, r5
 800f094:	4621      	mov	r1, r4
 800f096:	f7ff ff59 	bl	800ef4c <__sflush_r>
 800f09a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f09c:	07da      	lsls	r2, r3, #31
 800f09e:	4605      	mov	r5, r0
 800f0a0:	d4e0      	bmi.n	800f064 <_fflush_r+0xc>
 800f0a2:	89a3      	ldrh	r3, [r4, #12]
 800f0a4:	059b      	lsls	r3, r3, #22
 800f0a6:	d4dd      	bmi.n	800f064 <_fflush_r+0xc>
 800f0a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f0aa:	f7ff fd19 	bl	800eae0 <__retarget_lock_release_recursive>
 800f0ae:	e7d9      	b.n	800f064 <_fflush_r+0xc>
 800f0b0:	4b05      	ldr	r3, [pc, #20]	; (800f0c8 <_fflush_r+0x70>)
 800f0b2:	429c      	cmp	r4, r3
 800f0b4:	d101      	bne.n	800f0ba <_fflush_r+0x62>
 800f0b6:	68ac      	ldr	r4, [r5, #8]
 800f0b8:	e7df      	b.n	800f07a <_fflush_r+0x22>
 800f0ba:	4b04      	ldr	r3, [pc, #16]	; (800f0cc <_fflush_r+0x74>)
 800f0bc:	429c      	cmp	r4, r3
 800f0be:	bf08      	it	eq
 800f0c0:	68ec      	ldreq	r4, [r5, #12]
 800f0c2:	e7da      	b.n	800f07a <_fflush_r+0x22>
 800f0c4:	08012aec 	.word	0x08012aec
 800f0c8:	08012b0c 	.word	0x08012b0c
 800f0cc:	08012acc 	.word	0x08012acc

0800f0d0 <_lseek_r>:
 800f0d0:	b538      	push	{r3, r4, r5, lr}
 800f0d2:	4d07      	ldr	r5, [pc, #28]	; (800f0f0 <_lseek_r+0x20>)
 800f0d4:	4604      	mov	r4, r0
 800f0d6:	4608      	mov	r0, r1
 800f0d8:	4611      	mov	r1, r2
 800f0da:	2200      	movs	r2, #0
 800f0dc:	602a      	str	r2, [r5, #0]
 800f0de:	461a      	mov	r2, r3
 800f0e0:	f7f2 fd6c 	bl	8001bbc <_lseek>
 800f0e4:	1c43      	adds	r3, r0, #1
 800f0e6:	d102      	bne.n	800f0ee <_lseek_r+0x1e>
 800f0e8:	682b      	ldr	r3, [r5, #0]
 800f0ea:	b103      	cbz	r3, 800f0ee <_lseek_r+0x1e>
 800f0ec:	6023      	str	r3, [r4, #0]
 800f0ee:	bd38      	pop	{r3, r4, r5, pc}
 800f0f0:	2001b2b0 	.word	0x2001b2b0

0800f0f4 <__malloc_lock>:
 800f0f4:	4801      	ldr	r0, [pc, #4]	; (800f0fc <__malloc_lock+0x8>)
 800f0f6:	f7ff bcf2 	b.w	800eade <__retarget_lock_acquire_recursive>
 800f0fa:	bf00      	nop
 800f0fc:	2001b2a4 	.word	0x2001b2a4

0800f100 <__malloc_unlock>:
 800f100:	4801      	ldr	r0, [pc, #4]	; (800f108 <__malloc_unlock+0x8>)
 800f102:	f7ff bced 	b.w	800eae0 <__retarget_lock_release_recursive>
 800f106:	bf00      	nop
 800f108:	2001b2a4 	.word	0x2001b2a4

0800f10c <__ssputs_r>:
 800f10c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f110:	688e      	ldr	r6, [r1, #8]
 800f112:	429e      	cmp	r6, r3
 800f114:	4682      	mov	sl, r0
 800f116:	460c      	mov	r4, r1
 800f118:	4690      	mov	r8, r2
 800f11a:	461f      	mov	r7, r3
 800f11c:	d838      	bhi.n	800f190 <__ssputs_r+0x84>
 800f11e:	898a      	ldrh	r2, [r1, #12]
 800f120:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f124:	d032      	beq.n	800f18c <__ssputs_r+0x80>
 800f126:	6825      	ldr	r5, [r4, #0]
 800f128:	6909      	ldr	r1, [r1, #16]
 800f12a:	eba5 0901 	sub.w	r9, r5, r1
 800f12e:	6965      	ldr	r5, [r4, #20]
 800f130:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f134:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f138:	3301      	adds	r3, #1
 800f13a:	444b      	add	r3, r9
 800f13c:	106d      	asrs	r5, r5, #1
 800f13e:	429d      	cmp	r5, r3
 800f140:	bf38      	it	cc
 800f142:	461d      	movcc	r5, r3
 800f144:	0553      	lsls	r3, r2, #21
 800f146:	d531      	bpl.n	800f1ac <__ssputs_r+0xa0>
 800f148:	4629      	mov	r1, r5
 800f14a:	f7ff fd5d 	bl	800ec08 <_malloc_r>
 800f14e:	4606      	mov	r6, r0
 800f150:	b950      	cbnz	r0, 800f168 <__ssputs_r+0x5c>
 800f152:	230c      	movs	r3, #12
 800f154:	f8ca 3000 	str.w	r3, [sl]
 800f158:	89a3      	ldrh	r3, [r4, #12]
 800f15a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f15e:	81a3      	strh	r3, [r4, #12]
 800f160:	f04f 30ff 	mov.w	r0, #4294967295
 800f164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f168:	6921      	ldr	r1, [r4, #16]
 800f16a:	464a      	mov	r2, r9
 800f16c:	f7ff fcca 	bl	800eb04 <memcpy>
 800f170:	89a3      	ldrh	r3, [r4, #12]
 800f172:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f176:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f17a:	81a3      	strh	r3, [r4, #12]
 800f17c:	6126      	str	r6, [r4, #16]
 800f17e:	6165      	str	r5, [r4, #20]
 800f180:	444e      	add	r6, r9
 800f182:	eba5 0509 	sub.w	r5, r5, r9
 800f186:	6026      	str	r6, [r4, #0]
 800f188:	60a5      	str	r5, [r4, #8]
 800f18a:	463e      	mov	r6, r7
 800f18c:	42be      	cmp	r6, r7
 800f18e:	d900      	bls.n	800f192 <__ssputs_r+0x86>
 800f190:	463e      	mov	r6, r7
 800f192:	6820      	ldr	r0, [r4, #0]
 800f194:	4632      	mov	r2, r6
 800f196:	4641      	mov	r1, r8
 800f198:	f000 fd82 	bl	800fca0 <memmove>
 800f19c:	68a3      	ldr	r3, [r4, #8]
 800f19e:	1b9b      	subs	r3, r3, r6
 800f1a0:	60a3      	str	r3, [r4, #8]
 800f1a2:	6823      	ldr	r3, [r4, #0]
 800f1a4:	4433      	add	r3, r6
 800f1a6:	6023      	str	r3, [r4, #0]
 800f1a8:	2000      	movs	r0, #0
 800f1aa:	e7db      	b.n	800f164 <__ssputs_r+0x58>
 800f1ac:	462a      	mov	r2, r5
 800f1ae:	f000 fd91 	bl	800fcd4 <_realloc_r>
 800f1b2:	4606      	mov	r6, r0
 800f1b4:	2800      	cmp	r0, #0
 800f1b6:	d1e1      	bne.n	800f17c <__ssputs_r+0x70>
 800f1b8:	6921      	ldr	r1, [r4, #16]
 800f1ba:	4650      	mov	r0, sl
 800f1bc:	f7ff fcb8 	bl	800eb30 <_free_r>
 800f1c0:	e7c7      	b.n	800f152 <__ssputs_r+0x46>
	...

0800f1c4 <_svfiprintf_r>:
 800f1c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1c8:	4698      	mov	r8, r3
 800f1ca:	898b      	ldrh	r3, [r1, #12]
 800f1cc:	061b      	lsls	r3, r3, #24
 800f1ce:	b09d      	sub	sp, #116	; 0x74
 800f1d0:	4607      	mov	r7, r0
 800f1d2:	460d      	mov	r5, r1
 800f1d4:	4614      	mov	r4, r2
 800f1d6:	d50e      	bpl.n	800f1f6 <_svfiprintf_r+0x32>
 800f1d8:	690b      	ldr	r3, [r1, #16]
 800f1da:	b963      	cbnz	r3, 800f1f6 <_svfiprintf_r+0x32>
 800f1dc:	2140      	movs	r1, #64	; 0x40
 800f1de:	f7ff fd13 	bl	800ec08 <_malloc_r>
 800f1e2:	6028      	str	r0, [r5, #0]
 800f1e4:	6128      	str	r0, [r5, #16]
 800f1e6:	b920      	cbnz	r0, 800f1f2 <_svfiprintf_r+0x2e>
 800f1e8:	230c      	movs	r3, #12
 800f1ea:	603b      	str	r3, [r7, #0]
 800f1ec:	f04f 30ff 	mov.w	r0, #4294967295
 800f1f0:	e0d1      	b.n	800f396 <_svfiprintf_r+0x1d2>
 800f1f2:	2340      	movs	r3, #64	; 0x40
 800f1f4:	616b      	str	r3, [r5, #20]
 800f1f6:	2300      	movs	r3, #0
 800f1f8:	9309      	str	r3, [sp, #36]	; 0x24
 800f1fa:	2320      	movs	r3, #32
 800f1fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f200:	f8cd 800c 	str.w	r8, [sp, #12]
 800f204:	2330      	movs	r3, #48	; 0x30
 800f206:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f3b0 <_svfiprintf_r+0x1ec>
 800f20a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f20e:	f04f 0901 	mov.w	r9, #1
 800f212:	4623      	mov	r3, r4
 800f214:	469a      	mov	sl, r3
 800f216:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f21a:	b10a      	cbz	r2, 800f220 <_svfiprintf_r+0x5c>
 800f21c:	2a25      	cmp	r2, #37	; 0x25
 800f21e:	d1f9      	bne.n	800f214 <_svfiprintf_r+0x50>
 800f220:	ebba 0b04 	subs.w	fp, sl, r4
 800f224:	d00b      	beq.n	800f23e <_svfiprintf_r+0x7a>
 800f226:	465b      	mov	r3, fp
 800f228:	4622      	mov	r2, r4
 800f22a:	4629      	mov	r1, r5
 800f22c:	4638      	mov	r0, r7
 800f22e:	f7ff ff6d 	bl	800f10c <__ssputs_r>
 800f232:	3001      	adds	r0, #1
 800f234:	f000 80aa 	beq.w	800f38c <_svfiprintf_r+0x1c8>
 800f238:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f23a:	445a      	add	r2, fp
 800f23c:	9209      	str	r2, [sp, #36]	; 0x24
 800f23e:	f89a 3000 	ldrb.w	r3, [sl]
 800f242:	2b00      	cmp	r3, #0
 800f244:	f000 80a2 	beq.w	800f38c <_svfiprintf_r+0x1c8>
 800f248:	2300      	movs	r3, #0
 800f24a:	f04f 32ff 	mov.w	r2, #4294967295
 800f24e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f252:	f10a 0a01 	add.w	sl, sl, #1
 800f256:	9304      	str	r3, [sp, #16]
 800f258:	9307      	str	r3, [sp, #28]
 800f25a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f25e:	931a      	str	r3, [sp, #104]	; 0x68
 800f260:	4654      	mov	r4, sl
 800f262:	2205      	movs	r2, #5
 800f264:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f268:	4851      	ldr	r0, [pc, #324]	; (800f3b0 <_svfiprintf_r+0x1ec>)
 800f26a:	f7f0 ffb9 	bl	80001e0 <memchr>
 800f26e:	9a04      	ldr	r2, [sp, #16]
 800f270:	b9d8      	cbnz	r0, 800f2aa <_svfiprintf_r+0xe6>
 800f272:	06d0      	lsls	r0, r2, #27
 800f274:	bf44      	itt	mi
 800f276:	2320      	movmi	r3, #32
 800f278:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f27c:	0711      	lsls	r1, r2, #28
 800f27e:	bf44      	itt	mi
 800f280:	232b      	movmi	r3, #43	; 0x2b
 800f282:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f286:	f89a 3000 	ldrb.w	r3, [sl]
 800f28a:	2b2a      	cmp	r3, #42	; 0x2a
 800f28c:	d015      	beq.n	800f2ba <_svfiprintf_r+0xf6>
 800f28e:	9a07      	ldr	r2, [sp, #28]
 800f290:	4654      	mov	r4, sl
 800f292:	2000      	movs	r0, #0
 800f294:	f04f 0c0a 	mov.w	ip, #10
 800f298:	4621      	mov	r1, r4
 800f29a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f29e:	3b30      	subs	r3, #48	; 0x30
 800f2a0:	2b09      	cmp	r3, #9
 800f2a2:	d94e      	bls.n	800f342 <_svfiprintf_r+0x17e>
 800f2a4:	b1b0      	cbz	r0, 800f2d4 <_svfiprintf_r+0x110>
 800f2a6:	9207      	str	r2, [sp, #28]
 800f2a8:	e014      	b.n	800f2d4 <_svfiprintf_r+0x110>
 800f2aa:	eba0 0308 	sub.w	r3, r0, r8
 800f2ae:	fa09 f303 	lsl.w	r3, r9, r3
 800f2b2:	4313      	orrs	r3, r2
 800f2b4:	9304      	str	r3, [sp, #16]
 800f2b6:	46a2      	mov	sl, r4
 800f2b8:	e7d2      	b.n	800f260 <_svfiprintf_r+0x9c>
 800f2ba:	9b03      	ldr	r3, [sp, #12]
 800f2bc:	1d19      	adds	r1, r3, #4
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	9103      	str	r1, [sp, #12]
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	bfbb      	ittet	lt
 800f2c6:	425b      	neglt	r3, r3
 800f2c8:	f042 0202 	orrlt.w	r2, r2, #2
 800f2cc:	9307      	strge	r3, [sp, #28]
 800f2ce:	9307      	strlt	r3, [sp, #28]
 800f2d0:	bfb8      	it	lt
 800f2d2:	9204      	strlt	r2, [sp, #16]
 800f2d4:	7823      	ldrb	r3, [r4, #0]
 800f2d6:	2b2e      	cmp	r3, #46	; 0x2e
 800f2d8:	d10c      	bne.n	800f2f4 <_svfiprintf_r+0x130>
 800f2da:	7863      	ldrb	r3, [r4, #1]
 800f2dc:	2b2a      	cmp	r3, #42	; 0x2a
 800f2de:	d135      	bne.n	800f34c <_svfiprintf_r+0x188>
 800f2e0:	9b03      	ldr	r3, [sp, #12]
 800f2e2:	1d1a      	adds	r2, r3, #4
 800f2e4:	681b      	ldr	r3, [r3, #0]
 800f2e6:	9203      	str	r2, [sp, #12]
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	bfb8      	it	lt
 800f2ec:	f04f 33ff 	movlt.w	r3, #4294967295
 800f2f0:	3402      	adds	r4, #2
 800f2f2:	9305      	str	r3, [sp, #20]
 800f2f4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f3c0 <_svfiprintf_r+0x1fc>
 800f2f8:	7821      	ldrb	r1, [r4, #0]
 800f2fa:	2203      	movs	r2, #3
 800f2fc:	4650      	mov	r0, sl
 800f2fe:	f7f0 ff6f 	bl	80001e0 <memchr>
 800f302:	b140      	cbz	r0, 800f316 <_svfiprintf_r+0x152>
 800f304:	2340      	movs	r3, #64	; 0x40
 800f306:	eba0 000a 	sub.w	r0, r0, sl
 800f30a:	fa03 f000 	lsl.w	r0, r3, r0
 800f30e:	9b04      	ldr	r3, [sp, #16]
 800f310:	4303      	orrs	r3, r0
 800f312:	3401      	adds	r4, #1
 800f314:	9304      	str	r3, [sp, #16]
 800f316:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f31a:	4826      	ldr	r0, [pc, #152]	; (800f3b4 <_svfiprintf_r+0x1f0>)
 800f31c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f320:	2206      	movs	r2, #6
 800f322:	f7f0 ff5d 	bl	80001e0 <memchr>
 800f326:	2800      	cmp	r0, #0
 800f328:	d038      	beq.n	800f39c <_svfiprintf_r+0x1d8>
 800f32a:	4b23      	ldr	r3, [pc, #140]	; (800f3b8 <_svfiprintf_r+0x1f4>)
 800f32c:	bb1b      	cbnz	r3, 800f376 <_svfiprintf_r+0x1b2>
 800f32e:	9b03      	ldr	r3, [sp, #12]
 800f330:	3307      	adds	r3, #7
 800f332:	f023 0307 	bic.w	r3, r3, #7
 800f336:	3308      	adds	r3, #8
 800f338:	9303      	str	r3, [sp, #12]
 800f33a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f33c:	4433      	add	r3, r6
 800f33e:	9309      	str	r3, [sp, #36]	; 0x24
 800f340:	e767      	b.n	800f212 <_svfiprintf_r+0x4e>
 800f342:	fb0c 3202 	mla	r2, ip, r2, r3
 800f346:	460c      	mov	r4, r1
 800f348:	2001      	movs	r0, #1
 800f34a:	e7a5      	b.n	800f298 <_svfiprintf_r+0xd4>
 800f34c:	2300      	movs	r3, #0
 800f34e:	3401      	adds	r4, #1
 800f350:	9305      	str	r3, [sp, #20]
 800f352:	4619      	mov	r1, r3
 800f354:	f04f 0c0a 	mov.w	ip, #10
 800f358:	4620      	mov	r0, r4
 800f35a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f35e:	3a30      	subs	r2, #48	; 0x30
 800f360:	2a09      	cmp	r2, #9
 800f362:	d903      	bls.n	800f36c <_svfiprintf_r+0x1a8>
 800f364:	2b00      	cmp	r3, #0
 800f366:	d0c5      	beq.n	800f2f4 <_svfiprintf_r+0x130>
 800f368:	9105      	str	r1, [sp, #20]
 800f36a:	e7c3      	b.n	800f2f4 <_svfiprintf_r+0x130>
 800f36c:	fb0c 2101 	mla	r1, ip, r1, r2
 800f370:	4604      	mov	r4, r0
 800f372:	2301      	movs	r3, #1
 800f374:	e7f0      	b.n	800f358 <_svfiprintf_r+0x194>
 800f376:	ab03      	add	r3, sp, #12
 800f378:	9300      	str	r3, [sp, #0]
 800f37a:	462a      	mov	r2, r5
 800f37c:	4b0f      	ldr	r3, [pc, #60]	; (800f3bc <_svfiprintf_r+0x1f8>)
 800f37e:	a904      	add	r1, sp, #16
 800f380:	4638      	mov	r0, r7
 800f382:	f3af 8000 	nop.w
 800f386:	1c42      	adds	r2, r0, #1
 800f388:	4606      	mov	r6, r0
 800f38a:	d1d6      	bne.n	800f33a <_svfiprintf_r+0x176>
 800f38c:	89ab      	ldrh	r3, [r5, #12]
 800f38e:	065b      	lsls	r3, r3, #25
 800f390:	f53f af2c 	bmi.w	800f1ec <_svfiprintf_r+0x28>
 800f394:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f396:	b01d      	add	sp, #116	; 0x74
 800f398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f39c:	ab03      	add	r3, sp, #12
 800f39e:	9300      	str	r3, [sp, #0]
 800f3a0:	462a      	mov	r2, r5
 800f3a2:	4b06      	ldr	r3, [pc, #24]	; (800f3bc <_svfiprintf_r+0x1f8>)
 800f3a4:	a904      	add	r1, sp, #16
 800f3a6:	4638      	mov	r0, r7
 800f3a8:	f000 f9d4 	bl	800f754 <_printf_i>
 800f3ac:	e7eb      	b.n	800f386 <_svfiprintf_r+0x1c2>
 800f3ae:	bf00      	nop
 800f3b0:	08012b30 	.word	0x08012b30
 800f3b4:	08012b3a 	.word	0x08012b3a
 800f3b8:	00000000 	.word	0x00000000
 800f3bc:	0800f10d 	.word	0x0800f10d
 800f3c0:	08012b36 	.word	0x08012b36

0800f3c4 <__sfputc_r>:
 800f3c4:	6893      	ldr	r3, [r2, #8]
 800f3c6:	3b01      	subs	r3, #1
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	b410      	push	{r4}
 800f3cc:	6093      	str	r3, [r2, #8]
 800f3ce:	da08      	bge.n	800f3e2 <__sfputc_r+0x1e>
 800f3d0:	6994      	ldr	r4, [r2, #24]
 800f3d2:	42a3      	cmp	r3, r4
 800f3d4:	db01      	blt.n	800f3da <__sfputc_r+0x16>
 800f3d6:	290a      	cmp	r1, #10
 800f3d8:	d103      	bne.n	800f3e2 <__sfputc_r+0x1e>
 800f3da:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f3de:	f000 bb39 	b.w	800fa54 <__swbuf_r>
 800f3e2:	6813      	ldr	r3, [r2, #0]
 800f3e4:	1c58      	adds	r0, r3, #1
 800f3e6:	6010      	str	r0, [r2, #0]
 800f3e8:	7019      	strb	r1, [r3, #0]
 800f3ea:	4608      	mov	r0, r1
 800f3ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f3f0:	4770      	bx	lr

0800f3f2 <__sfputs_r>:
 800f3f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3f4:	4606      	mov	r6, r0
 800f3f6:	460f      	mov	r7, r1
 800f3f8:	4614      	mov	r4, r2
 800f3fa:	18d5      	adds	r5, r2, r3
 800f3fc:	42ac      	cmp	r4, r5
 800f3fe:	d101      	bne.n	800f404 <__sfputs_r+0x12>
 800f400:	2000      	movs	r0, #0
 800f402:	e007      	b.n	800f414 <__sfputs_r+0x22>
 800f404:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f408:	463a      	mov	r2, r7
 800f40a:	4630      	mov	r0, r6
 800f40c:	f7ff ffda 	bl	800f3c4 <__sfputc_r>
 800f410:	1c43      	adds	r3, r0, #1
 800f412:	d1f3      	bne.n	800f3fc <__sfputs_r+0xa>
 800f414:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f418 <_vfiprintf_r>:
 800f418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f41c:	460d      	mov	r5, r1
 800f41e:	b09d      	sub	sp, #116	; 0x74
 800f420:	4614      	mov	r4, r2
 800f422:	4698      	mov	r8, r3
 800f424:	4606      	mov	r6, r0
 800f426:	b118      	cbz	r0, 800f430 <_vfiprintf_r+0x18>
 800f428:	6983      	ldr	r3, [r0, #24]
 800f42a:	b90b      	cbnz	r3, 800f430 <_vfiprintf_r+0x18>
 800f42c:	f7ff fa94 	bl	800e958 <__sinit>
 800f430:	4b89      	ldr	r3, [pc, #548]	; (800f658 <_vfiprintf_r+0x240>)
 800f432:	429d      	cmp	r5, r3
 800f434:	d11b      	bne.n	800f46e <_vfiprintf_r+0x56>
 800f436:	6875      	ldr	r5, [r6, #4]
 800f438:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f43a:	07d9      	lsls	r1, r3, #31
 800f43c:	d405      	bmi.n	800f44a <_vfiprintf_r+0x32>
 800f43e:	89ab      	ldrh	r3, [r5, #12]
 800f440:	059a      	lsls	r2, r3, #22
 800f442:	d402      	bmi.n	800f44a <_vfiprintf_r+0x32>
 800f444:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f446:	f7ff fb4a 	bl	800eade <__retarget_lock_acquire_recursive>
 800f44a:	89ab      	ldrh	r3, [r5, #12]
 800f44c:	071b      	lsls	r3, r3, #28
 800f44e:	d501      	bpl.n	800f454 <_vfiprintf_r+0x3c>
 800f450:	692b      	ldr	r3, [r5, #16]
 800f452:	b9eb      	cbnz	r3, 800f490 <_vfiprintf_r+0x78>
 800f454:	4629      	mov	r1, r5
 800f456:	4630      	mov	r0, r6
 800f458:	f000 fb4e 	bl	800faf8 <__swsetup_r>
 800f45c:	b1c0      	cbz	r0, 800f490 <_vfiprintf_r+0x78>
 800f45e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f460:	07dc      	lsls	r4, r3, #31
 800f462:	d50e      	bpl.n	800f482 <_vfiprintf_r+0x6a>
 800f464:	f04f 30ff 	mov.w	r0, #4294967295
 800f468:	b01d      	add	sp, #116	; 0x74
 800f46a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f46e:	4b7b      	ldr	r3, [pc, #492]	; (800f65c <_vfiprintf_r+0x244>)
 800f470:	429d      	cmp	r5, r3
 800f472:	d101      	bne.n	800f478 <_vfiprintf_r+0x60>
 800f474:	68b5      	ldr	r5, [r6, #8]
 800f476:	e7df      	b.n	800f438 <_vfiprintf_r+0x20>
 800f478:	4b79      	ldr	r3, [pc, #484]	; (800f660 <_vfiprintf_r+0x248>)
 800f47a:	429d      	cmp	r5, r3
 800f47c:	bf08      	it	eq
 800f47e:	68f5      	ldreq	r5, [r6, #12]
 800f480:	e7da      	b.n	800f438 <_vfiprintf_r+0x20>
 800f482:	89ab      	ldrh	r3, [r5, #12]
 800f484:	0598      	lsls	r0, r3, #22
 800f486:	d4ed      	bmi.n	800f464 <_vfiprintf_r+0x4c>
 800f488:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f48a:	f7ff fb29 	bl	800eae0 <__retarget_lock_release_recursive>
 800f48e:	e7e9      	b.n	800f464 <_vfiprintf_r+0x4c>
 800f490:	2300      	movs	r3, #0
 800f492:	9309      	str	r3, [sp, #36]	; 0x24
 800f494:	2320      	movs	r3, #32
 800f496:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f49a:	f8cd 800c 	str.w	r8, [sp, #12]
 800f49e:	2330      	movs	r3, #48	; 0x30
 800f4a0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f664 <_vfiprintf_r+0x24c>
 800f4a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f4a8:	f04f 0901 	mov.w	r9, #1
 800f4ac:	4623      	mov	r3, r4
 800f4ae:	469a      	mov	sl, r3
 800f4b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f4b4:	b10a      	cbz	r2, 800f4ba <_vfiprintf_r+0xa2>
 800f4b6:	2a25      	cmp	r2, #37	; 0x25
 800f4b8:	d1f9      	bne.n	800f4ae <_vfiprintf_r+0x96>
 800f4ba:	ebba 0b04 	subs.w	fp, sl, r4
 800f4be:	d00b      	beq.n	800f4d8 <_vfiprintf_r+0xc0>
 800f4c0:	465b      	mov	r3, fp
 800f4c2:	4622      	mov	r2, r4
 800f4c4:	4629      	mov	r1, r5
 800f4c6:	4630      	mov	r0, r6
 800f4c8:	f7ff ff93 	bl	800f3f2 <__sfputs_r>
 800f4cc:	3001      	adds	r0, #1
 800f4ce:	f000 80aa 	beq.w	800f626 <_vfiprintf_r+0x20e>
 800f4d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f4d4:	445a      	add	r2, fp
 800f4d6:	9209      	str	r2, [sp, #36]	; 0x24
 800f4d8:	f89a 3000 	ldrb.w	r3, [sl]
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	f000 80a2 	beq.w	800f626 <_vfiprintf_r+0x20e>
 800f4e2:	2300      	movs	r3, #0
 800f4e4:	f04f 32ff 	mov.w	r2, #4294967295
 800f4e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f4ec:	f10a 0a01 	add.w	sl, sl, #1
 800f4f0:	9304      	str	r3, [sp, #16]
 800f4f2:	9307      	str	r3, [sp, #28]
 800f4f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f4f8:	931a      	str	r3, [sp, #104]	; 0x68
 800f4fa:	4654      	mov	r4, sl
 800f4fc:	2205      	movs	r2, #5
 800f4fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f502:	4858      	ldr	r0, [pc, #352]	; (800f664 <_vfiprintf_r+0x24c>)
 800f504:	f7f0 fe6c 	bl	80001e0 <memchr>
 800f508:	9a04      	ldr	r2, [sp, #16]
 800f50a:	b9d8      	cbnz	r0, 800f544 <_vfiprintf_r+0x12c>
 800f50c:	06d1      	lsls	r1, r2, #27
 800f50e:	bf44      	itt	mi
 800f510:	2320      	movmi	r3, #32
 800f512:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f516:	0713      	lsls	r3, r2, #28
 800f518:	bf44      	itt	mi
 800f51a:	232b      	movmi	r3, #43	; 0x2b
 800f51c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f520:	f89a 3000 	ldrb.w	r3, [sl]
 800f524:	2b2a      	cmp	r3, #42	; 0x2a
 800f526:	d015      	beq.n	800f554 <_vfiprintf_r+0x13c>
 800f528:	9a07      	ldr	r2, [sp, #28]
 800f52a:	4654      	mov	r4, sl
 800f52c:	2000      	movs	r0, #0
 800f52e:	f04f 0c0a 	mov.w	ip, #10
 800f532:	4621      	mov	r1, r4
 800f534:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f538:	3b30      	subs	r3, #48	; 0x30
 800f53a:	2b09      	cmp	r3, #9
 800f53c:	d94e      	bls.n	800f5dc <_vfiprintf_r+0x1c4>
 800f53e:	b1b0      	cbz	r0, 800f56e <_vfiprintf_r+0x156>
 800f540:	9207      	str	r2, [sp, #28]
 800f542:	e014      	b.n	800f56e <_vfiprintf_r+0x156>
 800f544:	eba0 0308 	sub.w	r3, r0, r8
 800f548:	fa09 f303 	lsl.w	r3, r9, r3
 800f54c:	4313      	orrs	r3, r2
 800f54e:	9304      	str	r3, [sp, #16]
 800f550:	46a2      	mov	sl, r4
 800f552:	e7d2      	b.n	800f4fa <_vfiprintf_r+0xe2>
 800f554:	9b03      	ldr	r3, [sp, #12]
 800f556:	1d19      	adds	r1, r3, #4
 800f558:	681b      	ldr	r3, [r3, #0]
 800f55a:	9103      	str	r1, [sp, #12]
 800f55c:	2b00      	cmp	r3, #0
 800f55e:	bfbb      	ittet	lt
 800f560:	425b      	neglt	r3, r3
 800f562:	f042 0202 	orrlt.w	r2, r2, #2
 800f566:	9307      	strge	r3, [sp, #28]
 800f568:	9307      	strlt	r3, [sp, #28]
 800f56a:	bfb8      	it	lt
 800f56c:	9204      	strlt	r2, [sp, #16]
 800f56e:	7823      	ldrb	r3, [r4, #0]
 800f570:	2b2e      	cmp	r3, #46	; 0x2e
 800f572:	d10c      	bne.n	800f58e <_vfiprintf_r+0x176>
 800f574:	7863      	ldrb	r3, [r4, #1]
 800f576:	2b2a      	cmp	r3, #42	; 0x2a
 800f578:	d135      	bne.n	800f5e6 <_vfiprintf_r+0x1ce>
 800f57a:	9b03      	ldr	r3, [sp, #12]
 800f57c:	1d1a      	adds	r2, r3, #4
 800f57e:	681b      	ldr	r3, [r3, #0]
 800f580:	9203      	str	r2, [sp, #12]
 800f582:	2b00      	cmp	r3, #0
 800f584:	bfb8      	it	lt
 800f586:	f04f 33ff 	movlt.w	r3, #4294967295
 800f58a:	3402      	adds	r4, #2
 800f58c:	9305      	str	r3, [sp, #20]
 800f58e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f674 <_vfiprintf_r+0x25c>
 800f592:	7821      	ldrb	r1, [r4, #0]
 800f594:	2203      	movs	r2, #3
 800f596:	4650      	mov	r0, sl
 800f598:	f7f0 fe22 	bl	80001e0 <memchr>
 800f59c:	b140      	cbz	r0, 800f5b0 <_vfiprintf_r+0x198>
 800f59e:	2340      	movs	r3, #64	; 0x40
 800f5a0:	eba0 000a 	sub.w	r0, r0, sl
 800f5a4:	fa03 f000 	lsl.w	r0, r3, r0
 800f5a8:	9b04      	ldr	r3, [sp, #16]
 800f5aa:	4303      	orrs	r3, r0
 800f5ac:	3401      	adds	r4, #1
 800f5ae:	9304      	str	r3, [sp, #16]
 800f5b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f5b4:	482c      	ldr	r0, [pc, #176]	; (800f668 <_vfiprintf_r+0x250>)
 800f5b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f5ba:	2206      	movs	r2, #6
 800f5bc:	f7f0 fe10 	bl	80001e0 <memchr>
 800f5c0:	2800      	cmp	r0, #0
 800f5c2:	d03f      	beq.n	800f644 <_vfiprintf_r+0x22c>
 800f5c4:	4b29      	ldr	r3, [pc, #164]	; (800f66c <_vfiprintf_r+0x254>)
 800f5c6:	bb1b      	cbnz	r3, 800f610 <_vfiprintf_r+0x1f8>
 800f5c8:	9b03      	ldr	r3, [sp, #12]
 800f5ca:	3307      	adds	r3, #7
 800f5cc:	f023 0307 	bic.w	r3, r3, #7
 800f5d0:	3308      	adds	r3, #8
 800f5d2:	9303      	str	r3, [sp, #12]
 800f5d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f5d6:	443b      	add	r3, r7
 800f5d8:	9309      	str	r3, [sp, #36]	; 0x24
 800f5da:	e767      	b.n	800f4ac <_vfiprintf_r+0x94>
 800f5dc:	fb0c 3202 	mla	r2, ip, r2, r3
 800f5e0:	460c      	mov	r4, r1
 800f5e2:	2001      	movs	r0, #1
 800f5e4:	e7a5      	b.n	800f532 <_vfiprintf_r+0x11a>
 800f5e6:	2300      	movs	r3, #0
 800f5e8:	3401      	adds	r4, #1
 800f5ea:	9305      	str	r3, [sp, #20]
 800f5ec:	4619      	mov	r1, r3
 800f5ee:	f04f 0c0a 	mov.w	ip, #10
 800f5f2:	4620      	mov	r0, r4
 800f5f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f5f8:	3a30      	subs	r2, #48	; 0x30
 800f5fa:	2a09      	cmp	r2, #9
 800f5fc:	d903      	bls.n	800f606 <_vfiprintf_r+0x1ee>
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d0c5      	beq.n	800f58e <_vfiprintf_r+0x176>
 800f602:	9105      	str	r1, [sp, #20]
 800f604:	e7c3      	b.n	800f58e <_vfiprintf_r+0x176>
 800f606:	fb0c 2101 	mla	r1, ip, r1, r2
 800f60a:	4604      	mov	r4, r0
 800f60c:	2301      	movs	r3, #1
 800f60e:	e7f0      	b.n	800f5f2 <_vfiprintf_r+0x1da>
 800f610:	ab03      	add	r3, sp, #12
 800f612:	9300      	str	r3, [sp, #0]
 800f614:	462a      	mov	r2, r5
 800f616:	4b16      	ldr	r3, [pc, #88]	; (800f670 <_vfiprintf_r+0x258>)
 800f618:	a904      	add	r1, sp, #16
 800f61a:	4630      	mov	r0, r6
 800f61c:	f3af 8000 	nop.w
 800f620:	4607      	mov	r7, r0
 800f622:	1c78      	adds	r0, r7, #1
 800f624:	d1d6      	bne.n	800f5d4 <_vfiprintf_r+0x1bc>
 800f626:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f628:	07d9      	lsls	r1, r3, #31
 800f62a:	d405      	bmi.n	800f638 <_vfiprintf_r+0x220>
 800f62c:	89ab      	ldrh	r3, [r5, #12]
 800f62e:	059a      	lsls	r2, r3, #22
 800f630:	d402      	bmi.n	800f638 <_vfiprintf_r+0x220>
 800f632:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f634:	f7ff fa54 	bl	800eae0 <__retarget_lock_release_recursive>
 800f638:	89ab      	ldrh	r3, [r5, #12]
 800f63a:	065b      	lsls	r3, r3, #25
 800f63c:	f53f af12 	bmi.w	800f464 <_vfiprintf_r+0x4c>
 800f640:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f642:	e711      	b.n	800f468 <_vfiprintf_r+0x50>
 800f644:	ab03      	add	r3, sp, #12
 800f646:	9300      	str	r3, [sp, #0]
 800f648:	462a      	mov	r2, r5
 800f64a:	4b09      	ldr	r3, [pc, #36]	; (800f670 <_vfiprintf_r+0x258>)
 800f64c:	a904      	add	r1, sp, #16
 800f64e:	4630      	mov	r0, r6
 800f650:	f000 f880 	bl	800f754 <_printf_i>
 800f654:	e7e4      	b.n	800f620 <_vfiprintf_r+0x208>
 800f656:	bf00      	nop
 800f658:	08012aec 	.word	0x08012aec
 800f65c:	08012b0c 	.word	0x08012b0c
 800f660:	08012acc 	.word	0x08012acc
 800f664:	08012b30 	.word	0x08012b30
 800f668:	08012b3a 	.word	0x08012b3a
 800f66c:	00000000 	.word	0x00000000
 800f670:	0800f3f3 	.word	0x0800f3f3
 800f674:	08012b36 	.word	0x08012b36

0800f678 <_printf_common>:
 800f678:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f67c:	4616      	mov	r6, r2
 800f67e:	4699      	mov	r9, r3
 800f680:	688a      	ldr	r2, [r1, #8]
 800f682:	690b      	ldr	r3, [r1, #16]
 800f684:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f688:	4293      	cmp	r3, r2
 800f68a:	bfb8      	it	lt
 800f68c:	4613      	movlt	r3, r2
 800f68e:	6033      	str	r3, [r6, #0]
 800f690:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f694:	4607      	mov	r7, r0
 800f696:	460c      	mov	r4, r1
 800f698:	b10a      	cbz	r2, 800f69e <_printf_common+0x26>
 800f69a:	3301      	adds	r3, #1
 800f69c:	6033      	str	r3, [r6, #0]
 800f69e:	6823      	ldr	r3, [r4, #0]
 800f6a0:	0699      	lsls	r1, r3, #26
 800f6a2:	bf42      	ittt	mi
 800f6a4:	6833      	ldrmi	r3, [r6, #0]
 800f6a6:	3302      	addmi	r3, #2
 800f6a8:	6033      	strmi	r3, [r6, #0]
 800f6aa:	6825      	ldr	r5, [r4, #0]
 800f6ac:	f015 0506 	ands.w	r5, r5, #6
 800f6b0:	d106      	bne.n	800f6c0 <_printf_common+0x48>
 800f6b2:	f104 0a19 	add.w	sl, r4, #25
 800f6b6:	68e3      	ldr	r3, [r4, #12]
 800f6b8:	6832      	ldr	r2, [r6, #0]
 800f6ba:	1a9b      	subs	r3, r3, r2
 800f6bc:	42ab      	cmp	r3, r5
 800f6be:	dc26      	bgt.n	800f70e <_printf_common+0x96>
 800f6c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f6c4:	1e13      	subs	r3, r2, #0
 800f6c6:	6822      	ldr	r2, [r4, #0]
 800f6c8:	bf18      	it	ne
 800f6ca:	2301      	movne	r3, #1
 800f6cc:	0692      	lsls	r2, r2, #26
 800f6ce:	d42b      	bmi.n	800f728 <_printf_common+0xb0>
 800f6d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f6d4:	4649      	mov	r1, r9
 800f6d6:	4638      	mov	r0, r7
 800f6d8:	47c0      	blx	r8
 800f6da:	3001      	adds	r0, #1
 800f6dc:	d01e      	beq.n	800f71c <_printf_common+0xa4>
 800f6de:	6823      	ldr	r3, [r4, #0]
 800f6e0:	68e5      	ldr	r5, [r4, #12]
 800f6e2:	6832      	ldr	r2, [r6, #0]
 800f6e4:	f003 0306 	and.w	r3, r3, #6
 800f6e8:	2b04      	cmp	r3, #4
 800f6ea:	bf08      	it	eq
 800f6ec:	1aad      	subeq	r5, r5, r2
 800f6ee:	68a3      	ldr	r3, [r4, #8]
 800f6f0:	6922      	ldr	r2, [r4, #16]
 800f6f2:	bf0c      	ite	eq
 800f6f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f6f8:	2500      	movne	r5, #0
 800f6fa:	4293      	cmp	r3, r2
 800f6fc:	bfc4      	itt	gt
 800f6fe:	1a9b      	subgt	r3, r3, r2
 800f700:	18ed      	addgt	r5, r5, r3
 800f702:	2600      	movs	r6, #0
 800f704:	341a      	adds	r4, #26
 800f706:	42b5      	cmp	r5, r6
 800f708:	d11a      	bne.n	800f740 <_printf_common+0xc8>
 800f70a:	2000      	movs	r0, #0
 800f70c:	e008      	b.n	800f720 <_printf_common+0xa8>
 800f70e:	2301      	movs	r3, #1
 800f710:	4652      	mov	r2, sl
 800f712:	4649      	mov	r1, r9
 800f714:	4638      	mov	r0, r7
 800f716:	47c0      	blx	r8
 800f718:	3001      	adds	r0, #1
 800f71a:	d103      	bne.n	800f724 <_printf_common+0xac>
 800f71c:	f04f 30ff 	mov.w	r0, #4294967295
 800f720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f724:	3501      	adds	r5, #1
 800f726:	e7c6      	b.n	800f6b6 <_printf_common+0x3e>
 800f728:	18e1      	adds	r1, r4, r3
 800f72a:	1c5a      	adds	r2, r3, #1
 800f72c:	2030      	movs	r0, #48	; 0x30
 800f72e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f732:	4422      	add	r2, r4
 800f734:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f738:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f73c:	3302      	adds	r3, #2
 800f73e:	e7c7      	b.n	800f6d0 <_printf_common+0x58>
 800f740:	2301      	movs	r3, #1
 800f742:	4622      	mov	r2, r4
 800f744:	4649      	mov	r1, r9
 800f746:	4638      	mov	r0, r7
 800f748:	47c0      	blx	r8
 800f74a:	3001      	adds	r0, #1
 800f74c:	d0e6      	beq.n	800f71c <_printf_common+0xa4>
 800f74e:	3601      	adds	r6, #1
 800f750:	e7d9      	b.n	800f706 <_printf_common+0x8e>
	...

0800f754 <_printf_i>:
 800f754:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f758:	7e0f      	ldrb	r7, [r1, #24]
 800f75a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f75c:	2f78      	cmp	r7, #120	; 0x78
 800f75e:	4691      	mov	r9, r2
 800f760:	4680      	mov	r8, r0
 800f762:	460c      	mov	r4, r1
 800f764:	469a      	mov	sl, r3
 800f766:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f76a:	d807      	bhi.n	800f77c <_printf_i+0x28>
 800f76c:	2f62      	cmp	r7, #98	; 0x62
 800f76e:	d80a      	bhi.n	800f786 <_printf_i+0x32>
 800f770:	2f00      	cmp	r7, #0
 800f772:	f000 80d8 	beq.w	800f926 <_printf_i+0x1d2>
 800f776:	2f58      	cmp	r7, #88	; 0x58
 800f778:	f000 80a3 	beq.w	800f8c2 <_printf_i+0x16e>
 800f77c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f780:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f784:	e03a      	b.n	800f7fc <_printf_i+0xa8>
 800f786:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f78a:	2b15      	cmp	r3, #21
 800f78c:	d8f6      	bhi.n	800f77c <_printf_i+0x28>
 800f78e:	a101      	add	r1, pc, #4	; (adr r1, 800f794 <_printf_i+0x40>)
 800f790:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f794:	0800f7ed 	.word	0x0800f7ed
 800f798:	0800f801 	.word	0x0800f801
 800f79c:	0800f77d 	.word	0x0800f77d
 800f7a0:	0800f77d 	.word	0x0800f77d
 800f7a4:	0800f77d 	.word	0x0800f77d
 800f7a8:	0800f77d 	.word	0x0800f77d
 800f7ac:	0800f801 	.word	0x0800f801
 800f7b0:	0800f77d 	.word	0x0800f77d
 800f7b4:	0800f77d 	.word	0x0800f77d
 800f7b8:	0800f77d 	.word	0x0800f77d
 800f7bc:	0800f77d 	.word	0x0800f77d
 800f7c0:	0800f90d 	.word	0x0800f90d
 800f7c4:	0800f831 	.word	0x0800f831
 800f7c8:	0800f8ef 	.word	0x0800f8ef
 800f7cc:	0800f77d 	.word	0x0800f77d
 800f7d0:	0800f77d 	.word	0x0800f77d
 800f7d4:	0800f92f 	.word	0x0800f92f
 800f7d8:	0800f77d 	.word	0x0800f77d
 800f7dc:	0800f831 	.word	0x0800f831
 800f7e0:	0800f77d 	.word	0x0800f77d
 800f7e4:	0800f77d 	.word	0x0800f77d
 800f7e8:	0800f8f7 	.word	0x0800f8f7
 800f7ec:	682b      	ldr	r3, [r5, #0]
 800f7ee:	1d1a      	adds	r2, r3, #4
 800f7f0:	681b      	ldr	r3, [r3, #0]
 800f7f2:	602a      	str	r2, [r5, #0]
 800f7f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f7f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f7fc:	2301      	movs	r3, #1
 800f7fe:	e0a3      	b.n	800f948 <_printf_i+0x1f4>
 800f800:	6820      	ldr	r0, [r4, #0]
 800f802:	6829      	ldr	r1, [r5, #0]
 800f804:	0606      	lsls	r6, r0, #24
 800f806:	f101 0304 	add.w	r3, r1, #4
 800f80a:	d50a      	bpl.n	800f822 <_printf_i+0xce>
 800f80c:	680e      	ldr	r6, [r1, #0]
 800f80e:	602b      	str	r3, [r5, #0]
 800f810:	2e00      	cmp	r6, #0
 800f812:	da03      	bge.n	800f81c <_printf_i+0xc8>
 800f814:	232d      	movs	r3, #45	; 0x2d
 800f816:	4276      	negs	r6, r6
 800f818:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f81c:	485e      	ldr	r0, [pc, #376]	; (800f998 <_printf_i+0x244>)
 800f81e:	230a      	movs	r3, #10
 800f820:	e019      	b.n	800f856 <_printf_i+0x102>
 800f822:	680e      	ldr	r6, [r1, #0]
 800f824:	602b      	str	r3, [r5, #0]
 800f826:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f82a:	bf18      	it	ne
 800f82c:	b236      	sxthne	r6, r6
 800f82e:	e7ef      	b.n	800f810 <_printf_i+0xbc>
 800f830:	682b      	ldr	r3, [r5, #0]
 800f832:	6820      	ldr	r0, [r4, #0]
 800f834:	1d19      	adds	r1, r3, #4
 800f836:	6029      	str	r1, [r5, #0]
 800f838:	0601      	lsls	r1, r0, #24
 800f83a:	d501      	bpl.n	800f840 <_printf_i+0xec>
 800f83c:	681e      	ldr	r6, [r3, #0]
 800f83e:	e002      	b.n	800f846 <_printf_i+0xf2>
 800f840:	0646      	lsls	r6, r0, #25
 800f842:	d5fb      	bpl.n	800f83c <_printf_i+0xe8>
 800f844:	881e      	ldrh	r6, [r3, #0]
 800f846:	4854      	ldr	r0, [pc, #336]	; (800f998 <_printf_i+0x244>)
 800f848:	2f6f      	cmp	r7, #111	; 0x6f
 800f84a:	bf0c      	ite	eq
 800f84c:	2308      	moveq	r3, #8
 800f84e:	230a      	movne	r3, #10
 800f850:	2100      	movs	r1, #0
 800f852:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f856:	6865      	ldr	r5, [r4, #4]
 800f858:	60a5      	str	r5, [r4, #8]
 800f85a:	2d00      	cmp	r5, #0
 800f85c:	bfa2      	ittt	ge
 800f85e:	6821      	ldrge	r1, [r4, #0]
 800f860:	f021 0104 	bicge.w	r1, r1, #4
 800f864:	6021      	strge	r1, [r4, #0]
 800f866:	b90e      	cbnz	r6, 800f86c <_printf_i+0x118>
 800f868:	2d00      	cmp	r5, #0
 800f86a:	d04d      	beq.n	800f908 <_printf_i+0x1b4>
 800f86c:	4615      	mov	r5, r2
 800f86e:	fbb6 f1f3 	udiv	r1, r6, r3
 800f872:	fb03 6711 	mls	r7, r3, r1, r6
 800f876:	5dc7      	ldrb	r7, [r0, r7]
 800f878:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f87c:	4637      	mov	r7, r6
 800f87e:	42bb      	cmp	r3, r7
 800f880:	460e      	mov	r6, r1
 800f882:	d9f4      	bls.n	800f86e <_printf_i+0x11a>
 800f884:	2b08      	cmp	r3, #8
 800f886:	d10b      	bne.n	800f8a0 <_printf_i+0x14c>
 800f888:	6823      	ldr	r3, [r4, #0]
 800f88a:	07de      	lsls	r6, r3, #31
 800f88c:	d508      	bpl.n	800f8a0 <_printf_i+0x14c>
 800f88e:	6923      	ldr	r3, [r4, #16]
 800f890:	6861      	ldr	r1, [r4, #4]
 800f892:	4299      	cmp	r1, r3
 800f894:	bfde      	ittt	le
 800f896:	2330      	movle	r3, #48	; 0x30
 800f898:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f89c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f8a0:	1b52      	subs	r2, r2, r5
 800f8a2:	6122      	str	r2, [r4, #16]
 800f8a4:	f8cd a000 	str.w	sl, [sp]
 800f8a8:	464b      	mov	r3, r9
 800f8aa:	aa03      	add	r2, sp, #12
 800f8ac:	4621      	mov	r1, r4
 800f8ae:	4640      	mov	r0, r8
 800f8b0:	f7ff fee2 	bl	800f678 <_printf_common>
 800f8b4:	3001      	adds	r0, #1
 800f8b6:	d14c      	bne.n	800f952 <_printf_i+0x1fe>
 800f8b8:	f04f 30ff 	mov.w	r0, #4294967295
 800f8bc:	b004      	add	sp, #16
 800f8be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8c2:	4835      	ldr	r0, [pc, #212]	; (800f998 <_printf_i+0x244>)
 800f8c4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f8c8:	6829      	ldr	r1, [r5, #0]
 800f8ca:	6823      	ldr	r3, [r4, #0]
 800f8cc:	f851 6b04 	ldr.w	r6, [r1], #4
 800f8d0:	6029      	str	r1, [r5, #0]
 800f8d2:	061d      	lsls	r5, r3, #24
 800f8d4:	d514      	bpl.n	800f900 <_printf_i+0x1ac>
 800f8d6:	07df      	lsls	r7, r3, #31
 800f8d8:	bf44      	itt	mi
 800f8da:	f043 0320 	orrmi.w	r3, r3, #32
 800f8de:	6023      	strmi	r3, [r4, #0]
 800f8e0:	b91e      	cbnz	r6, 800f8ea <_printf_i+0x196>
 800f8e2:	6823      	ldr	r3, [r4, #0]
 800f8e4:	f023 0320 	bic.w	r3, r3, #32
 800f8e8:	6023      	str	r3, [r4, #0]
 800f8ea:	2310      	movs	r3, #16
 800f8ec:	e7b0      	b.n	800f850 <_printf_i+0xfc>
 800f8ee:	6823      	ldr	r3, [r4, #0]
 800f8f0:	f043 0320 	orr.w	r3, r3, #32
 800f8f4:	6023      	str	r3, [r4, #0]
 800f8f6:	2378      	movs	r3, #120	; 0x78
 800f8f8:	4828      	ldr	r0, [pc, #160]	; (800f99c <_printf_i+0x248>)
 800f8fa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f8fe:	e7e3      	b.n	800f8c8 <_printf_i+0x174>
 800f900:	0659      	lsls	r1, r3, #25
 800f902:	bf48      	it	mi
 800f904:	b2b6      	uxthmi	r6, r6
 800f906:	e7e6      	b.n	800f8d6 <_printf_i+0x182>
 800f908:	4615      	mov	r5, r2
 800f90a:	e7bb      	b.n	800f884 <_printf_i+0x130>
 800f90c:	682b      	ldr	r3, [r5, #0]
 800f90e:	6826      	ldr	r6, [r4, #0]
 800f910:	6961      	ldr	r1, [r4, #20]
 800f912:	1d18      	adds	r0, r3, #4
 800f914:	6028      	str	r0, [r5, #0]
 800f916:	0635      	lsls	r5, r6, #24
 800f918:	681b      	ldr	r3, [r3, #0]
 800f91a:	d501      	bpl.n	800f920 <_printf_i+0x1cc>
 800f91c:	6019      	str	r1, [r3, #0]
 800f91e:	e002      	b.n	800f926 <_printf_i+0x1d2>
 800f920:	0670      	lsls	r0, r6, #25
 800f922:	d5fb      	bpl.n	800f91c <_printf_i+0x1c8>
 800f924:	8019      	strh	r1, [r3, #0]
 800f926:	2300      	movs	r3, #0
 800f928:	6123      	str	r3, [r4, #16]
 800f92a:	4615      	mov	r5, r2
 800f92c:	e7ba      	b.n	800f8a4 <_printf_i+0x150>
 800f92e:	682b      	ldr	r3, [r5, #0]
 800f930:	1d1a      	adds	r2, r3, #4
 800f932:	602a      	str	r2, [r5, #0]
 800f934:	681d      	ldr	r5, [r3, #0]
 800f936:	6862      	ldr	r2, [r4, #4]
 800f938:	2100      	movs	r1, #0
 800f93a:	4628      	mov	r0, r5
 800f93c:	f7f0 fc50 	bl	80001e0 <memchr>
 800f940:	b108      	cbz	r0, 800f946 <_printf_i+0x1f2>
 800f942:	1b40      	subs	r0, r0, r5
 800f944:	6060      	str	r0, [r4, #4]
 800f946:	6863      	ldr	r3, [r4, #4]
 800f948:	6123      	str	r3, [r4, #16]
 800f94a:	2300      	movs	r3, #0
 800f94c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f950:	e7a8      	b.n	800f8a4 <_printf_i+0x150>
 800f952:	6923      	ldr	r3, [r4, #16]
 800f954:	462a      	mov	r2, r5
 800f956:	4649      	mov	r1, r9
 800f958:	4640      	mov	r0, r8
 800f95a:	47d0      	blx	sl
 800f95c:	3001      	adds	r0, #1
 800f95e:	d0ab      	beq.n	800f8b8 <_printf_i+0x164>
 800f960:	6823      	ldr	r3, [r4, #0]
 800f962:	079b      	lsls	r3, r3, #30
 800f964:	d413      	bmi.n	800f98e <_printf_i+0x23a>
 800f966:	68e0      	ldr	r0, [r4, #12]
 800f968:	9b03      	ldr	r3, [sp, #12]
 800f96a:	4298      	cmp	r0, r3
 800f96c:	bfb8      	it	lt
 800f96e:	4618      	movlt	r0, r3
 800f970:	e7a4      	b.n	800f8bc <_printf_i+0x168>
 800f972:	2301      	movs	r3, #1
 800f974:	4632      	mov	r2, r6
 800f976:	4649      	mov	r1, r9
 800f978:	4640      	mov	r0, r8
 800f97a:	47d0      	blx	sl
 800f97c:	3001      	adds	r0, #1
 800f97e:	d09b      	beq.n	800f8b8 <_printf_i+0x164>
 800f980:	3501      	adds	r5, #1
 800f982:	68e3      	ldr	r3, [r4, #12]
 800f984:	9903      	ldr	r1, [sp, #12]
 800f986:	1a5b      	subs	r3, r3, r1
 800f988:	42ab      	cmp	r3, r5
 800f98a:	dcf2      	bgt.n	800f972 <_printf_i+0x21e>
 800f98c:	e7eb      	b.n	800f966 <_printf_i+0x212>
 800f98e:	2500      	movs	r5, #0
 800f990:	f104 0619 	add.w	r6, r4, #25
 800f994:	e7f5      	b.n	800f982 <_printf_i+0x22e>
 800f996:	bf00      	nop
 800f998:	08012b41 	.word	0x08012b41
 800f99c:	08012b52 	.word	0x08012b52

0800f9a0 <_putc_r>:
 800f9a0:	b570      	push	{r4, r5, r6, lr}
 800f9a2:	460d      	mov	r5, r1
 800f9a4:	4614      	mov	r4, r2
 800f9a6:	4606      	mov	r6, r0
 800f9a8:	b118      	cbz	r0, 800f9b2 <_putc_r+0x12>
 800f9aa:	6983      	ldr	r3, [r0, #24]
 800f9ac:	b90b      	cbnz	r3, 800f9b2 <_putc_r+0x12>
 800f9ae:	f7fe ffd3 	bl	800e958 <__sinit>
 800f9b2:	4b1c      	ldr	r3, [pc, #112]	; (800fa24 <_putc_r+0x84>)
 800f9b4:	429c      	cmp	r4, r3
 800f9b6:	d124      	bne.n	800fa02 <_putc_r+0x62>
 800f9b8:	6874      	ldr	r4, [r6, #4]
 800f9ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f9bc:	07d8      	lsls	r0, r3, #31
 800f9be:	d405      	bmi.n	800f9cc <_putc_r+0x2c>
 800f9c0:	89a3      	ldrh	r3, [r4, #12]
 800f9c2:	0599      	lsls	r1, r3, #22
 800f9c4:	d402      	bmi.n	800f9cc <_putc_r+0x2c>
 800f9c6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f9c8:	f7ff f889 	bl	800eade <__retarget_lock_acquire_recursive>
 800f9cc:	68a3      	ldr	r3, [r4, #8]
 800f9ce:	3b01      	subs	r3, #1
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	60a3      	str	r3, [r4, #8]
 800f9d4:	da05      	bge.n	800f9e2 <_putc_r+0x42>
 800f9d6:	69a2      	ldr	r2, [r4, #24]
 800f9d8:	4293      	cmp	r3, r2
 800f9da:	db1c      	blt.n	800fa16 <_putc_r+0x76>
 800f9dc:	b2eb      	uxtb	r3, r5
 800f9de:	2b0a      	cmp	r3, #10
 800f9e0:	d019      	beq.n	800fa16 <_putc_r+0x76>
 800f9e2:	6823      	ldr	r3, [r4, #0]
 800f9e4:	1c5a      	adds	r2, r3, #1
 800f9e6:	6022      	str	r2, [r4, #0]
 800f9e8:	701d      	strb	r5, [r3, #0]
 800f9ea:	b2ed      	uxtb	r5, r5
 800f9ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f9ee:	07da      	lsls	r2, r3, #31
 800f9f0:	d405      	bmi.n	800f9fe <_putc_r+0x5e>
 800f9f2:	89a3      	ldrh	r3, [r4, #12]
 800f9f4:	059b      	lsls	r3, r3, #22
 800f9f6:	d402      	bmi.n	800f9fe <_putc_r+0x5e>
 800f9f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f9fa:	f7ff f871 	bl	800eae0 <__retarget_lock_release_recursive>
 800f9fe:	4628      	mov	r0, r5
 800fa00:	bd70      	pop	{r4, r5, r6, pc}
 800fa02:	4b09      	ldr	r3, [pc, #36]	; (800fa28 <_putc_r+0x88>)
 800fa04:	429c      	cmp	r4, r3
 800fa06:	d101      	bne.n	800fa0c <_putc_r+0x6c>
 800fa08:	68b4      	ldr	r4, [r6, #8]
 800fa0a:	e7d6      	b.n	800f9ba <_putc_r+0x1a>
 800fa0c:	4b07      	ldr	r3, [pc, #28]	; (800fa2c <_putc_r+0x8c>)
 800fa0e:	429c      	cmp	r4, r3
 800fa10:	bf08      	it	eq
 800fa12:	68f4      	ldreq	r4, [r6, #12]
 800fa14:	e7d1      	b.n	800f9ba <_putc_r+0x1a>
 800fa16:	4629      	mov	r1, r5
 800fa18:	4622      	mov	r2, r4
 800fa1a:	4630      	mov	r0, r6
 800fa1c:	f000 f81a 	bl	800fa54 <__swbuf_r>
 800fa20:	4605      	mov	r5, r0
 800fa22:	e7e3      	b.n	800f9ec <_putc_r+0x4c>
 800fa24:	08012aec 	.word	0x08012aec
 800fa28:	08012b0c 	.word	0x08012b0c
 800fa2c:	08012acc 	.word	0x08012acc

0800fa30 <_read_r>:
 800fa30:	b538      	push	{r3, r4, r5, lr}
 800fa32:	4d07      	ldr	r5, [pc, #28]	; (800fa50 <_read_r+0x20>)
 800fa34:	4604      	mov	r4, r0
 800fa36:	4608      	mov	r0, r1
 800fa38:	4611      	mov	r1, r2
 800fa3a:	2200      	movs	r2, #0
 800fa3c:	602a      	str	r2, [r5, #0]
 800fa3e:	461a      	mov	r2, r3
 800fa40:	f7f2 f878 	bl	8001b34 <_read>
 800fa44:	1c43      	adds	r3, r0, #1
 800fa46:	d102      	bne.n	800fa4e <_read_r+0x1e>
 800fa48:	682b      	ldr	r3, [r5, #0]
 800fa4a:	b103      	cbz	r3, 800fa4e <_read_r+0x1e>
 800fa4c:	6023      	str	r3, [r4, #0]
 800fa4e:	bd38      	pop	{r3, r4, r5, pc}
 800fa50:	2001b2b0 	.word	0x2001b2b0

0800fa54 <__swbuf_r>:
 800fa54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa56:	460e      	mov	r6, r1
 800fa58:	4614      	mov	r4, r2
 800fa5a:	4605      	mov	r5, r0
 800fa5c:	b118      	cbz	r0, 800fa66 <__swbuf_r+0x12>
 800fa5e:	6983      	ldr	r3, [r0, #24]
 800fa60:	b90b      	cbnz	r3, 800fa66 <__swbuf_r+0x12>
 800fa62:	f7fe ff79 	bl	800e958 <__sinit>
 800fa66:	4b21      	ldr	r3, [pc, #132]	; (800faec <__swbuf_r+0x98>)
 800fa68:	429c      	cmp	r4, r3
 800fa6a:	d12b      	bne.n	800fac4 <__swbuf_r+0x70>
 800fa6c:	686c      	ldr	r4, [r5, #4]
 800fa6e:	69a3      	ldr	r3, [r4, #24]
 800fa70:	60a3      	str	r3, [r4, #8]
 800fa72:	89a3      	ldrh	r3, [r4, #12]
 800fa74:	071a      	lsls	r2, r3, #28
 800fa76:	d52f      	bpl.n	800fad8 <__swbuf_r+0x84>
 800fa78:	6923      	ldr	r3, [r4, #16]
 800fa7a:	b36b      	cbz	r3, 800fad8 <__swbuf_r+0x84>
 800fa7c:	6923      	ldr	r3, [r4, #16]
 800fa7e:	6820      	ldr	r0, [r4, #0]
 800fa80:	1ac0      	subs	r0, r0, r3
 800fa82:	6963      	ldr	r3, [r4, #20]
 800fa84:	b2f6      	uxtb	r6, r6
 800fa86:	4283      	cmp	r3, r0
 800fa88:	4637      	mov	r7, r6
 800fa8a:	dc04      	bgt.n	800fa96 <__swbuf_r+0x42>
 800fa8c:	4621      	mov	r1, r4
 800fa8e:	4628      	mov	r0, r5
 800fa90:	f7ff fae2 	bl	800f058 <_fflush_r>
 800fa94:	bb30      	cbnz	r0, 800fae4 <__swbuf_r+0x90>
 800fa96:	68a3      	ldr	r3, [r4, #8]
 800fa98:	3b01      	subs	r3, #1
 800fa9a:	60a3      	str	r3, [r4, #8]
 800fa9c:	6823      	ldr	r3, [r4, #0]
 800fa9e:	1c5a      	adds	r2, r3, #1
 800faa0:	6022      	str	r2, [r4, #0]
 800faa2:	701e      	strb	r6, [r3, #0]
 800faa4:	6963      	ldr	r3, [r4, #20]
 800faa6:	3001      	adds	r0, #1
 800faa8:	4283      	cmp	r3, r0
 800faaa:	d004      	beq.n	800fab6 <__swbuf_r+0x62>
 800faac:	89a3      	ldrh	r3, [r4, #12]
 800faae:	07db      	lsls	r3, r3, #31
 800fab0:	d506      	bpl.n	800fac0 <__swbuf_r+0x6c>
 800fab2:	2e0a      	cmp	r6, #10
 800fab4:	d104      	bne.n	800fac0 <__swbuf_r+0x6c>
 800fab6:	4621      	mov	r1, r4
 800fab8:	4628      	mov	r0, r5
 800faba:	f7ff facd 	bl	800f058 <_fflush_r>
 800fabe:	b988      	cbnz	r0, 800fae4 <__swbuf_r+0x90>
 800fac0:	4638      	mov	r0, r7
 800fac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fac4:	4b0a      	ldr	r3, [pc, #40]	; (800faf0 <__swbuf_r+0x9c>)
 800fac6:	429c      	cmp	r4, r3
 800fac8:	d101      	bne.n	800face <__swbuf_r+0x7a>
 800faca:	68ac      	ldr	r4, [r5, #8]
 800facc:	e7cf      	b.n	800fa6e <__swbuf_r+0x1a>
 800face:	4b09      	ldr	r3, [pc, #36]	; (800faf4 <__swbuf_r+0xa0>)
 800fad0:	429c      	cmp	r4, r3
 800fad2:	bf08      	it	eq
 800fad4:	68ec      	ldreq	r4, [r5, #12]
 800fad6:	e7ca      	b.n	800fa6e <__swbuf_r+0x1a>
 800fad8:	4621      	mov	r1, r4
 800fada:	4628      	mov	r0, r5
 800fadc:	f000 f80c 	bl	800faf8 <__swsetup_r>
 800fae0:	2800      	cmp	r0, #0
 800fae2:	d0cb      	beq.n	800fa7c <__swbuf_r+0x28>
 800fae4:	f04f 37ff 	mov.w	r7, #4294967295
 800fae8:	e7ea      	b.n	800fac0 <__swbuf_r+0x6c>
 800faea:	bf00      	nop
 800faec:	08012aec 	.word	0x08012aec
 800faf0:	08012b0c 	.word	0x08012b0c
 800faf4:	08012acc 	.word	0x08012acc

0800faf8 <__swsetup_r>:
 800faf8:	4b32      	ldr	r3, [pc, #200]	; (800fbc4 <__swsetup_r+0xcc>)
 800fafa:	b570      	push	{r4, r5, r6, lr}
 800fafc:	681d      	ldr	r5, [r3, #0]
 800fafe:	4606      	mov	r6, r0
 800fb00:	460c      	mov	r4, r1
 800fb02:	b125      	cbz	r5, 800fb0e <__swsetup_r+0x16>
 800fb04:	69ab      	ldr	r3, [r5, #24]
 800fb06:	b913      	cbnz	r3, 800fb0e <__swsetup_r+0x16>
 800fb08:	4628      	mov	r0, r5
 800fb0a:	f7fe ff25 	bl	800e958 <__sinit>
 800fb0e:	4b2e      	ldr	r3, [pc, #184]	; (800fbc8 <__swsetup_r+0xd0>)
 800fb10:	429c      	cmp	r4, r3
 800fb12:	d10f      	bne.n	800fb34 <__swsetup_r+0x3c>
 800fb14:	686c      	ldr	r4, [r5, #4]
 800fb16:	89a3      	ldrh	r3, [r4, #12]
 800fb18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fb1c:	0719      	lsls	r1, r3, #28
 800fb1e:	d42c      	bmi.n	800fb7a <__swsetup_r+0x82>
 800fb20:	06dd      	lsls	r5, r3, #27
 800fb22:	d411      	bmi.n	800fb48 <__swsetup_r+0x50>
 800fb24:	2309      	movs	r3, #9
 800fb26:	6033      	str	r3, [r6, #0]
 800fb28:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800fb2c:	81a3      	strh	r3, [r4, #12]
 800fb2e:	f04f 30ff 	mov.w	r0, #4294967295
 800fb32:	e03e      	b.n	800fbb2 <__swsetup_r+0xba>
 800fb34:	4b25      	ldr	r3, [pc, #148]	; (800fbcc <__swsetup_r+0xd4>)
 800fb36:	429c      	cmp	r4, r3
 800fb38:	d101      	bne.n	800fb3e <__swsetup_r+0x46>
 800fb3a:	68ac      	ldr	r4, [r5, #8]
 800fb3c:	e7eb      	b.n	800fb16 <__swsetup_r+0x1e>
 800fb3e:	4b24      	ldr	r3, [pc, #144]	; (800fbd0 <__swsetup_r+0xd8>)
 800fb40:	429c      	cmp	r4, r3
 800fb42:	bf08      	it	eq
 800fb44:	68ec      	ldreq	r4, [r5, #12]
 800fb46:	e7e6      	b.n	800fb16 <__swsetup_r+0x1e>
 800fb48:	0758      	lsls	r0, r3, #29
 800fb4a:	d512      	bpl.n	800fb72 <__swsetup_r+0x7a>
 800fb4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fb4e:	b141      	cbz	r1, 800fb62 <__swsetup_r+0x6a>
 800fb50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fb54:	4299      	cmp	r1, r3
 800fb56:	d002      	beq.n	800fb5e <__swsetup_r+0x66>
 800fb58:	4630      	mov	r0, r6
 800fb5a:	f7fe ffe9 	bl	800eb30 <_free_r>
 800fb5e:	2300      	movs	r3, #0
 800fb60:	6363      	str	r3, [r4, #52]	; 0x34
 800fb62:	89a3      	ldrh	r3, [r4, #12]
 800fb64:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800fb68:	81a3      	strh	r3, [r4, #12]
 800fb6a:	2300      	movs	r3, #0
 800fb6c:	6063      	str	r3, [r4, #4]
 800fb6e:	6923      	ldr	r3, [r4, #16]
 800fb70:	6023      	str	r3, [r4, #0]
 800fb72:	89a3      	ldrh	r3, [r4, #12]
 800fb74:	f043 0308 	orr.w	r3, r3, #8
 800fb78:	81a3      	strh	r3, [r4, #12]
 800fb7a:	6923      	ldr	r3, [r4, #16]
 800fb7c:	b94b      	cbnz	r3, 800fb92 <__swsetup_r+0x9a>
 800fb7e:	89a3      	ldrh	r3, [r4, #12]
 800fb80:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800fb84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fb88:	d003      	beq.n	800fb92 <__swsetup_r+0x9a>
 800fb8a:	4621      	mov	r1, r4
 800fb8c:	4630      	mov	r0, r6
 800fb8e:	f000 f847 	bl	800fc20 <__smakebuf_r>
 800fb92:	89a0      	ldrh	r0, [r4, #12]
 800fb94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fb98:	f010 0301 	ands.w	r3, r0, #1
 800fb9c:	d00a      	beq.n	800fbb4 <__swsetup_r+0xbc>
 800fb9e:	2300      	movs	r3, #0
 800fba0:	60a3      	str	r3, [r4, #8]
 800fba2:	6963      	ldr	r3, [r4, #20]
 800fba4:	425b      	negs	r3, r3
 800fba6:	61a3      	str	r3, [r4, #24]
 800fba8:	6923      	ldr	r3, [r4, #16]
 800fbaa:	b943      	cbnz	r3, 800fbbe <__swsetup_r+0xc6>
 800fbac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800fbb0:	d1ba      	bne.n	800fb28 <__swsetup_r+0x30>
 800fbb2:	bd70      	pop	{r4, r5, r6, pc}
 800fbb4:	0781      	lsls	r1, r0, #30
 800fbb6:	bf58      	it	pl
 800fbb8:	6963      	ldrpl	r3, [r4, #20]
 800fbba:	60a3      	str	r3, [r4, #8]
 800fbbc:	e7f4      	b.n	800fba8 <__swsetup_r+0xb0>
 800fbbe:	2000      	movs	r0, #0
 800fbc0:	e7f7      	b.n	800fbb2 <__swsetup_r+0xba>
 800fbc2:	bf00      	nop
 800fbc4:	20000250 	.word	0x20000250
 800fbc8:	08012aec 	.word	0x08012aec
 800fbcc:	08012b0c 	.word	0x08012b0c
 800fbd0:	08012acc 	.word	0x08012acc

0800fbd4 <__swhatbuf_r>:
 800fbd4:	b570      	push	{r4, r5, r6, lr}
 800fbd6:	460e      	mov	r6, r1
 800fbd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbdc:	2900      	cmp	r1, #0
 800fbde:	b096      	sub	sp, #88	; 0x58
 800fbe0:	4614      	mov	r4, r2
 800fbe2:	461d      	mov	r5, r3
 800fbe4:	da08      	bge.n	800fbf8 <__swhatbuf_r+0x24>
 800fbe6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800fbea:	2200      	movs	r2, #0
 800fbec:	602a      	str	r2, [r5, #0]
 800fbee:	061a      	lsls	r2, r3, #24
 800fbf0:	d410      	bmi.n	800fc14 <__swhatbuf_r+0x40>
 800fbf2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fbf6:	e00e      	b.n	800fc16 <__swhatbuf_r+0x42>
 800fbf8:	466a      	mov	r2, sp
 800fbfa:	f000 f89b 	bl	800fd34 <_fstat_r>
 800fbfe:	2800      	cmp	r0, #0
 800fc00:	dbf1      	blt.n	800fbe6 <__swhatbuf_r+0x12>
 800fc02:	9a01      	ldr	r2, [sp, #4]
 800fc04:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800fc08:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800fc0c:	425a      	negs	r2, r3
 800fc0e:	415a      	adcs	r2, r3
 800fc10:	602a      	str	r2, [r5, #0]
 800fc12:	e7ee      	b.n	800fbf2 <__swhatbuf_r+0x1e>
 800fc14:	2340      	movs	r3, #64	; 0x40
 800fc16:	2000      	movs	r0, #0
 800fc18:	6023      	str	r3, [r4, #0]
 800fc1a:	b016      	add	sp, #88	; 0x58
 800fc1c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800fc20 <__smakebuf_r>:
 800fc20:	898b      	ldrh	r3, [r1, #12]
 800fc22:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fc24:	079d      	lsls	r5, r3, #30
 800fc26:	4606      	mov	r6, r0
 800fc28:	460c      	mov	r4, r1
 800fc2a:	d507      	bpl.n	800fc3c <__smakebuf_r+0x1c>
 800fc2c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800fc30:	6023      	str	r3, [r4, #0]
 800fc32:	6123      	str	r3, [r4, #16]
 800fc34:	2301      	movs	r3, #1
 800fc36:	6163      	str	r3, [r4, #20]
 800fc38:	b002      	add	sp, #8
 800fc3a:	bd70      	pop	{r4, r5, r6, pc}
 800fc3c:	ab01      	add	r3, sp, #4
 800fc3e:	466a      	mov	r2, sp
 800fc40:	f7ff ffc8 	bl	800fbd4 <__swhatbuf_r>
 800fc44:	9900      	ldr	r1, [sp, #0]
 800fc46:	4605      	mov	r5, r0
 800fc48:	4630      	mov	r0, r6
 800fc4a:	f7fe ffdd 	bl	800ec08 <_malloc_r>
 800fc4e:	b948      	cbnz	r0, 800fc64 <__smakebuf_r+0x44>
 800fc50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc54:	059a      	lsls	r2, r3, #22
 800fc56:	d4ef      	bmi.n	800fc38 <__smakebuf_r+0x18>
 800fc58:	f023 0303 	bic.w	r3, r3, #3
 800fc5c:	f043 0302 	orr.w	r3, r3, #2
 800fc60:	81a3      	strh	r3, [r4, #12]
 800fc62:	e7e3      	b.n	800fc2c <__smakebuf_r+0xc>
 800fc64:	4b0d      	ldr	r3, [pc, #52]	; (800fc9c <__smakebuf_r+0x7c>)
 800fc66:	62b3      	str	r3, [r6, #40]	; 0x28
 800fc68:	89a3      	ldrh	r3, [r4, #12]
 800fc6a:	6020      	str	r0, [r4, #0]
 800fc6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fc70:	81a3      	strh	r3, [r4, #12]
 800fc72:	9b00      	ldr	r3, [sp, #0]
 800fc74:	6163      	str	r3, [r4, #20]
 800fc76:	9b01      	ldr	r3, [sp, #4]
 800fc78:	6120      	str	r0, [r4, #16]
 800fc7a:	b15b      	cbz	r3, 800fc94 <__smakebuf_r+0x74>
 800fc7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fc80:	4630      	mov	r0, r6
 800fc82:	f000 f869 	bl	800fd58 <_isatty_r>
 800fc86:	b128      	cbz	r0, 800fc94 <__smakebuf_r+0x74>
 800fc88:	89a3      	ldrh	r3, [r4, #12]
 800fc8a:	f023 0303 	bic.w	r3, r3, #3
 800fc8e:	f043 0301 	orr.w	r3, r3, #1
 800fc92:	81a3      	strh	r3, [r4, #12]
 800fc94:	89a0      	ldrh	r0, [r4, #12]
 800fc96:	4305      	orrs	r5, r0
 800fc98:	81a5      	strh	r5, [r4, #12]
 800fc9a:	e7cd      	b.n	800fc38 <__smakebuf_r+0x18>
 800fc9c:	0800e8f1 	.word	0x0800e8f1

0800fca0 <memmove>:
 800fca0:	4288      	cmp	r0, r1
 800fca2:	b510      	push	{r4, lr}
 800fca4:	eb01 0402 	add.w	r4, r1, r2
 800fca8:	d902      	bls.n	800fcb0 <memmove+0x10>
 800fcaa:	4284      	cmp	r4, r0
 800fcac:	4623      	mov	r3, r4
 800fcae:	d807      	bhi.n	800fcc0 <memmove+0x20>
 800fcb0:	1e43      	subs	r3, r0, #1
 800fcb2:	42a1      	cmp	r1, r4
 800fcb4:	d008      	beq.n	800fcc8 <memmove+0x28>
 800fcb6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fcba:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fcbe:	e7f8      	b.n	800fcb2 <memmove+0x12>
 800fcc0:	4402      	add	r2, r0
 800fcc2:	4601      	mov	r1, r0
 800fcc4:	428a      	cmp	r2, r1
 800fcc6:	d100      	bne.n	800fcca <memmove+0x2a>
 800fcc8:	bd10      	pop	{r4, pc}
 800fcca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fcce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fcd2:	e7f7      	b.n	800fcc4 <memmove+0x24>

0800fcd4 <_realloc_r>:
 800fcd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fcd8:	4680      	mov	r8, r0
 800fcda:	4614      	mov	r4, r2
 800fcdc:	460e      	mov	r6, r1
 800fcde:	b921      	cbnz	r1, 800fcea <_realloc_r+0x16>
 800fce0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fce4:	4611      	mov	r1, r2
 800fce6:	f7fe bf8f 	b.w	800ec08 <_malloc_r>
 800fcea:	b92a      	cbnz	r2, 800fcf8 <_realloc_r+0x24>
 800fcec:	f7fe ff20 	bl	800eb30 <_free_r>
 800fcf0:	4625      	mov	r5, r4
 800fcf2:	4628      	mov	r0, r5
 800fcf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fcf8:	f000 f83e 	bl	800fd78 <_malloc_usable_size_r>
 800fcfc:	4284      	cmp	r4, r0
 800fcfe:	4607      	mov	r7, r0
 800fd00:	d802      	bhi.n	800fd08 <_realloc_r+0x34>
 800fd02:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fd06:	d812      	bhi.n	800fd2e <_realloc_r+0x5a>
 800fd08:	4621      	mov	r1, r4
 800fd0a:	4640      	mov	r0, r8
 800fd0c:	f7fe ff7c 	bl	800ec08 <_malloc_r>
 800fd10:	4605      	mov	r5, r0
 800fd12:	2800      	cmp	r0, #0
 800fd14:	d0ed      	beq.n	800fcf2 <_realloc_r+0x1e>
 800fd16:	42bc      	cmp	r4, r7
 800fd18:	4622      	mov	r2, r4
 800fd1a:	4631      	mov	r1, r6
 800fd1c:	bf28      	it	cs
 800fd1e:	463a      	movcs	r2, r7
 800fd20:	f7fe fef0 	bl	800eb04 <memcpy>
 800fd24:	4631      	mov	r1, r6
 800fd26:	4640      	mov	r0, r8
 800fd28:	f7fe ff02 	bl	800eb30 <_free_r>
 800fd2c:	e7e1      	b.n	800fcf2 <_realloc_r+0x1e>
 800fd2e:	4635      	mov	r5, r6
 800fd30:	e7df      	b.n	800fcf2 <_realloc_r+0x1e>
	...

0800fd34 <_fstat_r>:
 800fd34:	b538      	push	{r3, r4, r5, lr}
 800fd36:	4d07      	ldr	r5, [pc, #28]	; (800fd54 <_fstat_r+0x20>)
 800fd38:	2300      	movs	r3, #0
 800fd3a:	4604      	mov	r4, r0
 800fd3c:	4608      	mov	r0, r1
 800fd3e:	4611      	mov	r1, r2
 800fd40:	602b      	str	r3, [r5, #0]
 800fd42:	f7f1 ff20 	bl	8001b86 <_fstat>
 800fd46:	1c43      	adds	r3, r0, #1
 800fd48:	d102      	bne.n	800fd50 <_fstat_r+0x1c>
 800fd4a:	682b      	ldr	r3, [r5, #0]
 800fd4c:	b103      	cbz	r3, 800fd50 <_fstat_r+0x1c>
 800fd4e:	6023      	str	r3, [r4, #0]
 800fd50:	bd38      	pop	{r3, r4, r5, pc}
 800fd52:	bf00      	nop
 800fd54:	2001b2b0 	.word	0x2001b2b0

0800fd58 <_isatty_r>:
 800fd58:	b538      	push	{r3, r4, r5, lr}
 800fd5a:	4d06      	ldr	r5, [pc, #24]	; (800fd74 <_isatty_r+0x1c>)
 800fd5c:	2300      	movs	r3, #0
 800fd5e:	4604      	mov	r4, r0
 800fd60:	4608      	mov	r0, r1
 800fd62:	602b      	str	r3, [r5, #0]
 800fd64:	f7f1 ff1f 	bl	8001ba6 <_isatty>
 800fd68:	1c43      	adds	r3, r0, #1
 800fd6a:	d102      	bne.n	800fd72 <_isatty_r+0x1a>
 800fd6c:	682b      	ldr	r3, [r5, #0]
 800fd6e:	b103      	cbz	r3, 800fd72 <_isatty_r+0x1a>
 800fd70:	6023      	str	r3, [r4, #0]
 800fd72:	bd38      	pop	{r3, r4, r5, pc}
 800fd74:	2001b2b0 	.word	0x2001b2b0

0800fd78 <_malloc_usable_size_r>:
 800fd78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fd7c:	1f18      	subs	r0, r3, #4
 800fd7e:	2b00      	cmp	r3, #0
 800fd80:	bfbc      	itt	lt
 800fd82:	580b      	ldrlt	r3, [r1, r0]
 800fd84:	18c0      	addlt	r0, r0, r3
 800fd86:	4770      	bx	lr

0800fd88 <_init>:
 800fd88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd8a:	bf00      	nop
 800fd8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fd8e:	bc08      	pop	{r3}
 800fd90:	469e      	mov	lr, r3
 800fd92:	4770      	bx	lr

0800fd94 <_fini>:
 800fd94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd96:	bf00      	nop
 800fd98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fd9a:	bc08      	pop	{r3}
 800fd9c:	469e      	mov	lr, r3
 800fd9e:	4770      	bx	lr
