Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov  2 22:39:18 2023
| Host         : DESKTOP-SA1D2UB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Quartus_synth_timing_summary_routed.rpt -pb Quartus_synth_timing_summary_routed.pb -rpx Quartus_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : Quartus_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2239)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3107)
5. checking no_input_delay (2)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2239)
---------------------------
 There are 237 register/latch pins with no clock driven by root clock pin: btnL (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 817 register/latch pins with no clock driven by root clock pin: g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: g_button_tick_latch/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: g_button_tick_latch/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: g_clock_divider_slow/o_CLK_DIV_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3107)
---------------------------------------------------
 There are 3107 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.242        0.000                      0                   68        0.157        0.000                      0                   68        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.242        0.000                      0                   68        0.157        0.000                      0                   68        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 2.622ns (45.512%)  route 3.139ns (54.488%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/Q
                         net (fo=4, routed)           0.873     6.415    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.146     6.561 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_13/O
                         net (fo=1, routed)           0.800     7.361    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_13_n_1
    SLICE_X30Y47         LUT5 (Prop_lut5_I4_O)        0.328     7.689 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_9/O
                         net (fo=33, routed)          1.466     9.155    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_9_n_1
    SLICE_X31Y40         LUT6 (Prop_lut6_I3_O)        0.124     9.279 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     9.279    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_5_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.829 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.829    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.943 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.943    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.057 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.171    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.285 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.285    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.399 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.399    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.513 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.513    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.847 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.847    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_7
    SLICE_X31Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446    14.787    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y47         FDCE (Setup_fdce_C_D)        0.062    15.089    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 2.601ns (45.313%)  route 3.139ns (54.687%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/Q
                         net (fo=4, routed)           0.873     6.415    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.146     6.561 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_13/O
                         net (fo=1, routed)           0.800     7.361    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_13_n_1
    SLICE_X30Y47         LUT5 (Prop_lut5_I4_O)        0.328     7.689 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_9/O
                         net (fo=33, routed)          1.466     9.155    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_9_n_1
    SLICE_X31Y40         LUT6 (Prop_lut6_I3_O)        0.124     9.279 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     9.279    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_5_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.829 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.829    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.943 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.943    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.057 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.171    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.285 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.285    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.399 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.399    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.513 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.513    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.826 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.826    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_5
    SLICE_X31Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446    14.787    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y47         FDCE (Setup_fdce_C_D)        0.062    15.089    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 2.396ns (43.049%)  route 3.170ns (56.951%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  g_clock_divider_slow/s_ms_reg_reg[5]/Q
                         net (fo=2, routed)           1.139     6.681    g_clock_divider_slow/s_ms_reg_reg[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.805 r  g_clock_divider_slow/o_CLK_DIV_i_9__0/O
                         net (fo=1, routed)           0.562     7.367    g_clock_divider_slow/o_CLK_DIV_i_9__0_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.491 r  g_clock_divider_slow/o_CLK_DIV_i_5__0/O
                         net (fo=34, routed)          1.468     8.959    g_clock_divider_slow/o_CLK_DIV_i_5__0_n_1
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.083 r  g_clock_divider_slow/s_ms_reg[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.083    g_clock_divider_slow/s_ms_reg[0]_i_5__0_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.633 r  g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.633    g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.747 r  g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.747    g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.861    g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.975 r  g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.975    g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.089 r  g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.089    g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.203 r  g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    10.204    g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.318    g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.652 r  g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.652    g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0_n_7
    SLICE_X36Y51         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.436    14.777    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDCE (Setup_fdce_C_D)        0.062    14.983    g_clock_divider_slow/s_ms_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 2.527ns (44.599%)  route 3.139ns (55.401%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/Q
                         net (fo=4, routed)           0.873     6.415    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.146     6.561 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_13/O
                         net (fo=1, routed)           0.800     7.361    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_13_n_1
    SLICE_X30Y47         LUT5 (Prop_lut5_I4_O)        0.328     7.689 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_9/O
                         net (fo=33, routed)          1.466     9.155    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_9_n_1
    SLICE_X31Y40         LUT6 (Prop_lut6_I3_O)        0.124     9.279 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     9.279    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_5_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.829 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.829    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.943 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.943    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.057 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.171    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.285 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.285    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.399 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.399    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.513 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.513    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.752 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.752    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_6
    SLICE_X31Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446    14.787    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y47         FDCE (Setup_fdce_C_D)        0.062    15.089    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 2.375ns (42.833%)  route 3.170ns (57.167%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  g_clock_divider_slow/s_ms_reg_reg[5]/Q
                         net (fo=2, routed)           1.139     6.681    g_clock_divider_slow/s_ms_reg_reg[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.805 r  g_clock_divider_slow/o_CLK_DIV_i_9__0/O
                         net (fo=1, routed)           0.562     7.367    g_clock_divider_slow/o_CLK_DIV_i_9__0_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.491 r  g_clock_divider_slow/o_CLK_DIV_i_5__0/O
                         net (fo=34, routed)          1.468     8.959    g_clock_divider_slow/o_CLK_DIV_i_5__0_n_1
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.083 r  g_clock_divider_slow/s_ms_reg[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.083    g_clock_divider_slow/s_ms_reg[0]_i_5__0_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.633 r  g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.633    g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.747 r  g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.747    g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.861    g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.975 r  g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.975    g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.089 r  g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.089    g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.203 r  g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    10.204    g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.318    g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.631 r  g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.631    g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0_n_5
    SLICE_X36Y51         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.436    14.777    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDCE (Setup_fdce_C_D)        0.062    14.983    g_clock_divider_slow/s_ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 2.511ns (44.442%)  route 3.139ns (55.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/Q
                         net (fo=4, routed)           0.873     6.415    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.146     6.561 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_13/O
                         net (fo=1, routed)           0.800     7.361    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_13_n_1
    SLICE_X30Y47         LUT5 (Prop_lut5_I4_O)        0.328     7.689 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_9/O
                         net (fo=33, routed)          1.466     9.155    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_9_n_1
    SLICE_X31Y40         LUT6 (Prop_lut6_I3_O)        0.124     9.279 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     9.279    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_5_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.829 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.829    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.943 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.943    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.057 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.171    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.285 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.285    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.399 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.399    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.513 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.513    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.736 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.736    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_8
    SLICE_X31Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446    14.787    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y47         FDCE (Setup_fdce_C_D)        0.062    15.089    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.380ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 2.508ns (44.412%)  route 3.139ns (55.588%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/Q
                         net (fo=4, routed)           0.873     6.415    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.146     6.561 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_13/O
                         net (fo=1, routed)           0.800     7.361    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_13_n_1
    SLICE_X30Y47         LUT5 (Prop_lut5_I4_O)        0.328     7.689 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_9/O
                         net (fo=33, routed)          1.466     9.155    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_9_n_1
    SLICE_X31Y40         LUT6 (Prop_lut6_I3_O)        0.124     9.279 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     9.279    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_5_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.829 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.829    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.943 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.943    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.057 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.171    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.285 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.285    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.399 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.399    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.733 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.733    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_7
    SLICE_X31Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X31Y46         FDCE (Setup_fdce_C_D)        0.062    15.113    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                  4.380    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 2.487ns (44.205%)  route 3.139ns (55.795%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/Q
                         net (fo=4, routed)           0.873     6.415    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.146     6.561 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_13/O
                         net (fo=1, routed)           0.800     7.361    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_13_n_1
    SLICE_X30Y47         LUT5 (Prop_lut5_I4_O)        0.328     7.689 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_9/O
                         net (fo=33, routed)          1.466     9.155    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_9_n_1
    SLICE_X31Y40         LUT6 (Prop_lut6_I3_O)        0.124     9.279 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     9.279    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_5_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.829 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.829    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.943 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.943    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.057 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.171    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.285 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.285    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.399 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.399    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.712 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.712    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_5
    SLICE_X31Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X31Y46         FDCE (Setup_fdce_C_D)        0.062    15.113    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 2.301ns (42.060%)  route 3.170ns (57.940%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  g_clock_divider_slow/s_ms_reg_reg[5]/Q
                         net (fo=2, routed)           1.139     6.681    g_clock_divider_slow/s_ms_reg_reg[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.805 r  g_clock_divider_slow/o_CLK_DIV_i_9__0/O
                         net (fo=1, routed)           0.562     7.367    g_clock_divider_slow/o_CLK_DIV_i_9__0_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.491 r  g_clock_divider_slow/o_CLK_DIV_i_5__0/O
                         net (fo=34, routed)          1.468     8.959    g_clock_divider_slow/o_CLK_DIV_i_5__0_n_1
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.083 r  g_clock_divider_slow/s_ms_reg[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.083    g_clock_divider_slow/s_ms_reg[0]_i_5__0_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.633 r  g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.633    g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.747 r  g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.747    g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.861    g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.975 r  g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.975    g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.089 r  g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.089    g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.203 r  g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    10.204    g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.318    g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.557 r  g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.557    g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0_n_6
    SLICE_X36Y51         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.436    14.777    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDCE (Setup_fdce_C_D)        0.062    14.983    g_clock_divider_slow/s_ms_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                  4.426    

Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 2.285ns (41.890%)  route 3.170ns (58.110%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  g_clock_divider_slow/s_ms_reg_reg[5]/Q
                         net (fo=2, routed)           1.139     6.681    g_clock_divider_slow/s_ms_reg_reg[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.805 r  g_clock_divider_slow/o_CLK_DIV_i_9__0/O
                         net (fo=1, routed)           0.562     7.367    g_clock_divider_slow/o_CLK_DIV_i_9__0_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.491 r  g_clock_divider_slow/o_CLK_DIV_i_5__0/O
                         net (fo=34, routed)          1.468     8.959    g_clock_divider_slow/o_CLK_DIV_i_5__0_n_1
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.083 r  g_clock_divider_slow/s_ms_reg[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.083    g_clock_divider_slow/s_ms_reg[0]_i_5__0_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.633 r  g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.633    g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.747 r  g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.747    g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.861    g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.975 r  g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.975    g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.089 r  g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.089    g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.203 r  g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    10.204    g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.318    g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.541 r  g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.541    g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0_n_8
    SLICE_X36Y51         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.436    14.777    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDCE (Setup_fdce_C_D)        0.062    14.983    g_clock_divider_slow/s_ms_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                  4.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.138%)  route 0.174ns (32.862%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.564     1.447    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  g_clock_divider_slow/s_ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.173     1.761    g_clock_divider_slow/s_ms_reg_reg[23]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  g_clock_divider_slow/s_ms_reg[20]_i_2__0/O
                         net (fo=1, routed)           0.000     1.806    g_clock_divider_slow/s_ms_reg[20]_i_2__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.921 r  g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.922    g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.976 r  g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.976    g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0_n_8
    SLICE_X36Y50         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.958    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.105     1.819    g_clock_divider_slow/s_ms_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.366ns (67.808%)  route 0.174ns (32.192%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.564     1.447    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  g_clock_divider_slow/s_ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.173     1.761    g_clock_divider_slow/s_ms_reg_reg[23]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  g_clock_divider_slow/s_ms_reg[20]_i_2__0/O
                         net (fo=1, routed)           0.000     1.806    g_clock_divider_slow/s_ms_reg[20]_i_2__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.921 r  g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.922    g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.987 r  g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.987    g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0_n_6
    SLICE_X36Y50         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.958    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.105     1.819    g_clock_divider_slow/s_ms_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.233%)  route 0.174ns (30.767%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.564     1.447    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  g_clock_divider_slow/s_ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.173     1.761    g_clock_divider_slow/s_ms_reg_reg[23]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  g_clock_divider_slow/s_ms_reg[20]_i_2__0/O
                         net (fo=1, routed)           0.000     1.806    g_clock_divider_slow/s_ms_reg[20]_i_2__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.921 r  g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.922    g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.012 r  g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.012    g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0_n_7
    SLICE_X36Y50         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.958    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.105     1.819    g_clock_divider_slow/s_ms_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.233%)  route 0.174ns (30.767%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.564     1.447    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  g_clock_divider_slow/s_ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.173     1.761    g_clock_divider_slow/s_ms_reg_reg[23]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  g_clock_divider_slow/s_ms_reg[20]_i_2__0/O
                         net (fo=1, routed)           0.000     1.806    g_clock_divider_slow/s_ms_reg[20]_i_2__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.921 r  g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.922    g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.012 r  g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.012    g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0_n_5
    SLICE_X36Y50         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.958    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.105     1.819    g_clock_divider_slow/s_ms_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.394ns (69.396%)  route 0.174ns (30.604%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.564     1.447    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  g_clock_divider_slow/s_ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.173     1.761    g_clock_divider_slow/s_ms_reg_reg[23]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  g_clock_divider_slow/s_ms_reg[20]_i_2__0/O
                         net (fo=1, routed)           0.000     1.806    g_clock_divider_slow/s_ms_reg[20]_i_2__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.921 r  g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.922    g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.961 r  g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.961    g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.015 r  g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.015    g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0_n_8
    SLICE_X36Y51         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.958    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDCE (Hold_fdce_C_D)         0.105     1.819    g_clock_divider_slow/s_ms_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.405ns (69.977%)  route 0.174ns (30.023%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.564     1.447    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  g_clock_divider_slow/s_ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.173     1.761    g_clock_divider_slow/s_ms_reg_reg[23]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  g_clock_divider_slow/s_ms_reg[20]_i_2__0/O
                         net (fo=1, routed)           0.000     1.806    g_clock_divider_slow/s_ms_reg[20]_i_2__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.921 r  g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.922    g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.961 r  g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.961    g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.026 r  g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.026    g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0_n_6
    SLICE_X36Y51         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.958    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDCE (Hold_fdce_C_D)         0.105     1.819    g_clock_divider_slow/s_ms_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.296ns (49.056%)  route 0.307ns (50.944%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.562     1.445    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  g_clock_divider_slow/s_ms_reg_reg[26]/Q
                         net (fo=2, routed)           0.065     1.651    g_clock_divider_slow/s_ms_reg_reg[26]
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.696 r  g_clock_divider_slow/o_CLK_DIV_i_5__0/O
                         net (fo=34, routed)          0.242     1.939    g_clock_divider_slow/o_CLK_DIV_i_5__0_n_1
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.984 r  g_clock_divider_slow/s_ms_reg[16]_i_4__0/O
                         net (fo=1, routed)           0.000     1.984    g_clock_divider_slow/s_ms_reg[16]_i_4__0_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.049 r  g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.049    g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0_n_7
    SLICE_X36Y48         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.833     1.960    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y48         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[17]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X36Y48         FDCE (Hold_fdce_C_D)         0.105     1.821    g_clock_divider_slow/s_ms_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.294ns (48.510%)  route 0.312ns (51.490%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.562     1.445    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  g_clock_divider_slow/s_ms_reg_reg[26]/Q
                         net (fo=2, routed)           0.065     1.651    g_clock_divider_slow/s_ms_reg_reg[26]
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.696 r  g_clock_divider_slow/o_CLK_DIV_i_5__0/O
                         net (fo=34, routed)          0.247     1.943    g_clock_divider_slow/o_CLK_DIV_i_5__0_n_1
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.988 r  g_clock_divider_slow/s_ms_reg[16]_i_2__0/O
                         net (fo=1, routed)           0.000     1.988    g_clock_divider_slow/s_ms_reg[16]_i_2__0_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.051 r  g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.051    g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0_n_5
    SLICE_X36Y48         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.833     1.960    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y48         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[19]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X36Y48         FDCE (Hold_fdce_C_D)         0.105     1.821    g_clock_divider_slow/s_ms_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.294ns (48.507%)  route 0.312ns (51.493%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.562     1.445    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  g_clock_divider_slow/s_ms_reg_reg[26]/Q
                         net (fo=2, routed)           0.065     1.651    g_clock_divider_slow/s_ms_reg_reg[26]
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.696 r  g_clock_divider_slow/o_CLK_DIV_i_5__0/O
                         net (fo=34, routed)          0.247     1.943    g_clock_divider_slow/o_CLK_DIV_i_5__0_n_1
    SLICE_X36Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.988 r  g_clock_divider_slow/s_ms_reg[20]_i_2__0/O
                         net (fo=1, routed)           0.000     1.988    g_clock_divider_slow/s_ms_reg[20]_i_2__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.051 r  g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.051    g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0_n_5
    SLICE_X36Y49         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.833     1.960    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[23]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X36Y49         FDCE (Hold_fdce_C_D)         0.105     1.821    g_clock_divider_slow/s_ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.430ns (71.220%)  route 0.174ns (28.780%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.564     1.447    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  g_clock_divider_slow/s_ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.173     1.761    g_clock_divider_slow/s_ms_reg_reg[23]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  g_clock_divider_slow/s_ms_reg[20]_i_2__0/O
                         net (fo=1, routed)           0.000     1.806    g_clock_divider_slow/s_ms_reg[20]_i_2__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.921 r  g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.922    g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.961 r  g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.961    g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.051 r  g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.051    g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0_n_7
    SLICE_X36Y51         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.958    g_clock_divider_slow/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDCE (Hold_fdce_C_D)         0.105     1.819    g_clock_divider_slow/s_ms_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y47   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y40   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y43   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y43   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y43   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y43   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y40   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y40   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y40   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y40   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3124 Endpoints
Min Delay          3124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.683ns  (logic 1.441ns (14.884%)  route 8.242ns (85.116%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        8.242     9.683    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/btnC_IBUF
    SLICE_X43Y26         FDCE                                         f  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.683ns  (logic 1.441ns (14.884%)  route 8.242ns (85.116%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        8.242     9.683    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/btnC_IBUF
    SLICE_X43Y26         FDCE                                         f  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.683ns  (logic 1.441ns (14.884%)  route 8.242ns (85.116%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        8.242     9.683    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/btnC_IBUF
    SLICE_X42Y26         FDCE                                         f  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.683ns  (logic 1.441ns (14.884%)  route 8.242ns (85.116%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        8.242     9.683    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/btnC_IBUF
    SLICE_X42Y26         FDCE                                         f  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.683ns  (logic 1.441ns (14.884%)  route 8.242ns (85.116%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        8.242     9.683    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/btnC_IBUF
    SLICE_X42Y26         FDCE                                         f  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.683ns  (logic 1.441ns (14.884%)  route 8.242ns (85.116%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        8.242     9.683    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/btnC_IBUF
    SLICE_X42Y26         FDCE                                         f  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[21]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.683ns  (logic 1.441ns (14.884%)  route 8.242ns (85.116%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        8.242     9.683    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/btnC_IBUF
    SLICE_X42Y26         FDCE                                         f  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[22]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.683ns  (logic 1.441ns (14.884%)  route 8.242ns (85.116%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        8.242     9.683    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/btnC_IBUF
    SLICE_X42Y26         FDCE                                         f  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[23]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.683ns  (logic 1.441ns (14.884%)  route 8.242ns (85.116%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        8.242     9.683    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/btnC_IBUF
    SLICE_X43Y26         FDCE                                         f  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[24]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.683ns  (logic 1.441ns (14.884%)  route 8.242ns (85.116%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        8.242     9.683    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/btnC_IBUF
    SLICE_X42Y26         FDCE                                         f  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_OLED_interface/s_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE                         0.000     0.000 r  g_OLED_interface/s_DATA_reg[6]/C
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/s_DATA_reg[6]/Q
                         net (fo=1, routed)           0.057     0.198    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[39]_0[4]
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.045     0.243 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.243    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/p_0_in[6]
    SLICE_X44Y29         FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/C
    SLICE_X47Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/Q
                         net (fo=1, routed)           0.112     0.253    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg_0
    SLICE_X47Y30         FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/s_ASCII_reg[402]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/s_ASCII_reg[410]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE                         0.000     0.000 r  g_OLED_interface/s_ASCII_reg[402]/C
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  g_OLED_interface/s_ASCII_reg[402]/Q
                         net (fo=1, routed)           0.050     0.214    g_RMS/g_task3_dffN/Q[9]
    SLICE_X43Y41         LUT6 (Prop_lut6_I0_O)        0.045     0.259 r  g_RMS/g_task3_dffN/s_ASCII[410]_i_1/O
                         net (fo=1, routed)           0.000     0.259    g_OLED_interface/D[39]
    SLICE_X43Y41         FDCE                                         r  g_OLED_interface/s_ASCII_reg[410]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/s_ASCII_reg[308]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/s_ASCII_reg[316]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE                         0.000     0.000 r  g_OLED_interface/s_ASCII_reg[308]/C
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/s_ASCII_reg[308]/Q
                         net (fo=1, routed)           0.085     0.226    g_RMS/g_task4_dffN/Q[11]
    SLICE_X41Y35         LUT5 (Prop_lut5_I0_O)        0.045     0.271 r  g_RMS/g_task4_dffN/s_ASCII[316]_i_1/O
                         net (fo=1, routed)           0.000     0.271    g_OLED_interface/D[13]
    SLICE_X41Y35         FDCE                                         r  g_OLED_interface/s_ASCII_reg[316]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/s_DATA_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE                         0.000     0.000 r  g_OLED_interface/s_DATA_reg[11]/C
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/s_DATA_reg[11]/Q
                         net (fo=2, routed)           0.087     0.228    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[39]_0[6]
    SLICE_X42Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.273 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.273    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg[11]_i_1_n_1
    SLICE_X42Y28         FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/s_DATA_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE                         0.000     0.000 r  g_OLED_interface/s_DATA_reg[11]/C
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/s_DATA_reg[11]/Q
                         net (fo=2, routed)           0.087     0.228    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[39]_0[6]
    SLICE_X42Y28         LUT3 (Prop_lut3_I2_O)        0.048     0.276 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.276    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg[3]_i_1_n_1
    SLICE_X42Y28         FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/s_ASCII_reg[216]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/s_ASCII_reg[224]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE                         0.000     0.000 r  g_OLED_interface/s_ASCII_reg[216]/C
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/s_ASCII_reg[216]/Q
                         net (fo=1, routed)           0.091     0.232    g_OLED_interface/s_ASCII_reg_n_1_[216]
    SLICE_X34Y35         LUT2 (Prop_lut2_I1_O)        0.045     0.277 r  g_OLED_interface/s_ASCII[224]_i_1/O
                         net (fo=1, routed)           0.000     0.277    g_OLED_interface/s_ASCII[224]_i_1_n_1
    SLICE_X34Y35         FDCE                                         r  g_OLED_interface/s_ASCII_reg[224]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/s_ASCII_reg[342]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/s_ASCII_reg[350]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE                         0.000     0.000 r  g_OLED_interface/s_ASCII_reg[342]/C
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/s_ASCII_reg[342]/Q
                         net (fo=1, routed)           0.089     0.230    g_OLED_interface/s_ASCII_reg_n_1_[342]
    SLICE_X38Y37         LUT2 (Prop_lut2_I1_O)        0.049     0.279 r  g_OLED_interface/s_ASCII[350]_i_1/O
                         net (fo=1, routed)           0.000     0.279    g_OLED_interface/s_ASCII[350]_i_1_n_1
    SLICE_X38Y37         FDCE                                         r  g_OLED_interface/s_ASCII_reg[350]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/s_ASCII_reg[659]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/s_ASCII_reg[667]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDCE                         0.000     0.000 r  g_OLED_interface/s_ASCII_reg[659]/C
    SLICE_X51Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/s_ASCII_reg[659]/Q
                         net (fo=1, routed)           0.091     0.232    g_OLED_interface/s_ASCII_reg_n_1_[659]
    SLICE_X50Y37         LUT2 (Prop_lut2_I1_O)        0.048     0.280 r  g_OLED_interface/s_ASCII[667]_i_1/O
                         net (fo=1, routed)           0.000     0.280    g_OLED_interface/s_ASCII[667]_i_1_n_1
    SLICE_X50Y37         FDCE                                         r  g_OLED_interface/s_ASCII_reg[667]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/s_ASCII_reg[49]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/s_ASCII_reg[57]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDCE                         0.000     0.000 r  g_OLED_interface/s_ASCII_reg[49]/C
    SLICE_X29Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/s_ASCII_reg[49]/Q
                         net (fo=1, routed)           0.097     0.238    g_OLED_interface/s_ASCII_reg_n_1_[49]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  g_OLED_interface/s_ASCII[57]_i_1/O
                         net (fo=1, routed)           0.000     0.283    g_OLED_interface/s_ASCII[57]_i_1_n_1
    SLICE_X28Y31         FDCE                                         r  g_OLED_interface/s_ASCII_reg[57]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.892ns  (logic 4.104ns (52.002%)  route 3.788ns (47.998%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.566     5.087    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.857     6.462    JA_OBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.558 r  JA_OBUF_BUFG[3]_inst/O
                         net (fo=818, routed)         2.931     9.489    JA_OBUF_BUFG[3]
    G2                   OBUF (Prop_obuf_I_O)         3.490    12.979 r  JA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.979    JA[3]
    G2                                                                r  JA[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.381ns (56.106%)  route 1.081ns (43.894%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.564     1.447    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.331     1.942    JA_OBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  JA_OBUF_BUFG[3]_inst/O
                         net (fo=818, routed)         0.749     2.718    JA_OBUF_BUFG[3]
    G2                   OBUF (Prop_obuf_I_O)         1.191     3.909 r  JA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.909    JA[3]
    G2                                                                r  JA[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           134 Endpoints
Min Delay           134 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.586ns  (logic 3.109ns (26.837%)  route 8.477ns (73.163%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        7.957     9.398    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.522 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.520    10.042    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.568 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.568    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.682 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.682    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.796 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.796    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.910    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.024 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.024    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.138 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.138    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.252    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.586 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.586    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_7
    SLICE_X31Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446     4.787    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.565ns  (logic 3.088ns (26.704%)  route 8.477ns (73.296%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        7.957     9.398    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.522 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.520    10.042    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.568 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.568    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.682 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.682    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.796 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.796    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.910    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.024 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.024    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.138 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.138    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.252    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.565 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.565    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_5
    SLICE_X31Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446     4.787    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.491ns  (logic 3.014ns (26.232%)  route 8.477ns (73.768%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        7.957     9.398    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.522 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.520    10.042    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.568 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.568    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.682 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.682    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.796 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.796    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.910    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.024 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.024    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.138 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.138    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.252    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.491 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.491    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_6
    SLICE_X31Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446     4.787    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.475ns  (logic 2.998ns (26.129%)  route 8.477ns (73.871%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        7.957     9.398    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.522 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.520    10.042    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.568 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.568    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.682 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.682    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.796 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.796    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.910    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.024 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.024    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.138 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.138    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.252    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.475 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.475    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_8
    SLICE_X31Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446     4.787    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.472ns  (logic 2.995ns (26.110%)  route 8.477ns (73.890%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        7.957     9.398    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.522 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.520    10.042    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.568 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.568    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.682 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.682    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.796 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.796    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.910    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.024 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.024    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.138 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.138    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.472 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.472    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_7
    SLICE_X31Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.451ns  (logic 2.974ns (25.974%)  route 8.477ns (74.026%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        7.957     9.398    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.522 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.520    10.042    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.568 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.568    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.682 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.682    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.796 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.796    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.910    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.024 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.024    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.138 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.138    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.451 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.451    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_5
    SLICE_X31Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.377ns  (logic 2.900ns (25.493%)  route 8.477ns (74.507%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        7.957     9.398    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.522 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.520    10.042    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.568 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.568    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.682 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.682    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.796 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.796    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.910    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.024 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.024    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.138 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.138    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.377 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.377    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_6
    SLICE_X31Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.361ns  (logic 2.884ns (25.388%)  route 8.477ns (74.612%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        7.957     9.398    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.522 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.520    10.042    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.568 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.568    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.682 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.682    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.796 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.796    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.910    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.024 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.024    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.138 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.138    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.361 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.361    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_8
    SLICE_X31Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.358ns  (logic 2.881ns (25.368%)  route 8.477ns (74.632%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        7.957     9.398    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.522 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.520    10.042    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.568 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.568    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.682 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.682    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.796 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.796    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.910    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.024 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.024    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.358 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.358    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_7
    SLICE_X31Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.337ns  (logic 2.860ns (25.230%)  route 8.477ns (74.770%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        7.957     9.398    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.522 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.520    10.042    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.568 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.568    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.682 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.682    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.796 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.796    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.910    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.024 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.024    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.337 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.337    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_5
    SLICE_X31Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            g_button_tick_latch/FSM_sequential_state_reg_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.264ns (18.021%)  route 1.203ns (81.979%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=3, routed)           1.203     1.422    g_button_tick_latch/btnL_IBUF
    SLICE_X34Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.467 r  g_button_tick_latch/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.467    g_button_tick_latch/FSM_sequential_state_reg[0]_i_1_n_1
    SLICE_X34Y46         FDCE                                         r  g_button_tick_latch/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     6.958    g_button_tick_latch/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  g_button_tick_latch/FSM_sequential_state_reg_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            g_button_tick_latch/FSM_sequential_state_reg_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.470ns  (logic 0.267ns (18.188%)  route 1.203ns (81.812%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=3, routed)           1.203     1.422    g_button_tick_latch/btnL_IBUF
    SLICE_X34Y46         LUT3 (Prop_lut3_I1_O)        0.048     1.470 r  g_button_tick_latch/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.470    g_button_tick_latch/FSM_sequential_state_reg[1]_i_1_n_1
    SLICE_X34Y46         FDCE                                         r  g_button_tick_latch/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     6.958    g_button_tick_latch/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  g_button_tick_latch/FSM_sequential_state_reg_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.107ns  (logic 0.210ns (9.944%)  route 1.897ns (90.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        1.897     2.107    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X31Y40         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y40         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.107ns  (logic 0.210ns (9.944%)  route 1.897ns (90.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        1.897     2.107    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X31Y40         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y40         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.107ns  (logic 0.210ns (9.944%)  route 1.897ns (90.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        1.897     2.107    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X31Y40         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y40         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.107ns  (logic 0.210ns (9.944%)  route 1.897ns (90.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        1.897     2.107    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X31Y40         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y40         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.188ns  (logic 0.210ns (9.578%)  route 1.978ns (90.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        1.978     2.188    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X31Y41         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y41         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.188ns  (logic 0.210ns (9.578%)  route 1.978ns (90.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        1.978     2.188    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X31Y41         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y41         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.188ns  (logic 0.210ns (9.578%)  route 1.978ns (90.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        1.978     2.188    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X31Y41         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y41         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.188ns  (logic 0.210ns (9.578%)  route 1.978ns (90.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1185, routed)        1.978     2.188    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X31Y41         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y41         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/C





