read -sv run_verilog_mid/adder_32b_9_97_fd6a24228e4f67a29cacf6bbdb9fa728.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_97_fd6a24228e4f67a29cacf6bbdb9fa728_yosys.v
