// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inStream_dout,
        inStream_empty_n,
        inStream_read,
        compressdStream_din,
        compressdStream_full_n,
        compressdStream_write,
        compressdStream_num_data_valid,
        compressdStream_fifo_cap,
        arrayidx55_promoted157_reload,
        arrayidx46_3_promoted155_reload,
        arrayidx65_promoted153_reload,
        arrayidx61_promoted151_reload,
        arrayidx58_promoted149_reload,
        sub34,
        dict_address0,
        dict_ce0,
        dict_we0,
        dict_d0,
        dict_address1,
        dict_ce1,
        dict_q1,
        present_window_15_out,
        present_window_15_out_ap_vld,
        present_window_14_out,
        present_window_14_out_ap_vld,
        present_window_13_out,
        present_window_13_out_ap_vld,
        present_window_12_out,
        present_window_12_out_ap_vld,
        present_window_11_out,
        present_window_11_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] inStream_dout;
input   inStream_empty_n;
output   inStream_read;
output  [31:0] compressdStream_din;
input   compressdStream_full_n;
output   compressdStream_write;
input  [3:0] compressdStream_num_data_valid;
input  [3:0] compressdStream_fifo_cap;
input  [7:0] arrayidx55_promoted157_reload;
input  [7:0] arrayidx46_3_promoted155_reload;
input  [7:0] arrayidx65_promoted153_reload;
input  [7:0] arrayidx61_promoted151_reload;
input  [7:0] arrayidx58_promoted149_reload;
input  [31:0] sub34;
output  [10:0] dict_address0;
output   dict_ce0;
output   dict_we0;
output  [431:0] dict_d0;
output  [10:0] dict_address1;
output   dict_ce1;
input  [431:0] dict_q1;
output  [7:0] present_window_15_out;
output   present_window_15_out_ap_vld;
output  [7:0] present_window_14_out;
output   present_window_14_out_ap_vld;
output  [7:0] present_window_13_out;
output   present_window_13_out_ap_vld;
output  [7:0] present_window_12_out;
output   present_window_12_out_ap_vld;
output  [7:0] present_window_11_out;
output   present_window_11_out_ap_vld;

reg ap_idle;
reg inStream_read;
reg compressdStream_write;
reg present_window_15_out_ap_vld;
reg present_window_14_out_ap_vld;
reg present_window_13_out_ap_vld;
reg present_window_12_out_ap_vld;
reg present_window_11_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln87_reg_2508;
reg    ap_block_state2_pp0_stage0_iter1_grp1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln87_fu_430_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    inStream_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg    compressdStream_blk_n;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg   [31:0] i_1_reg_2503;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] i_1_reg_2503_pp0_iter1_reg;
reg   [0:0] icmp_ln87_reg_2508_pp0_iter1_reg;
reg   [0:0] icmp_ln87_reg_2508_pp0_iter2_reg;
reg   [7:0] present_window_12_load_reg_2512;
reg    ap_block_pp0_stage0_11001_grp1;
reg   [7:0] present_window_12_load_reg_2512_pp0_iter2_reg;
reg   [7:0] present_window_13_load_reg_2524;
reg   [7:0] present_window_13_load_reg_2524_pp0_iter2_reg;
reg   [7:0] present_window_14_load_reg_2536;
reg   [7:0] present_window_14_load_reg_2536_pp0_iter2_reg;
reg   [7:0] present_window_15_load_reg_2548;
reg   [7:0] present_window_15_load_reg_2548_pp0_iter2_reg;
reg   [7:0] present_window_11_load_reg_2560;
reg   [7:0] present_window_11_load_reg_2560_pp0_iter2_reg;
reg   [7:0] present_window_11_load_reg_2560_pp0_iter3_reg;
reg   [7:0] inStream_read_reg_2572;
reg   [10:0] dict_addr_reg_2583;
wire   [31:0] currIdx_fu_546_p2;
reg   [31:0] currIdx_reg_2589;
wire   [2:0] len_6_fu_710_p3;
reg   [2:0] len_6_reg_2601;
wire   [0:0] done_4_fu_733_p2;
reg   [0:0] done_4_reg_2607;
wire   [0:0] icmp_ln135_4_fu_749_p2;
reg   [0:0] icmp_ln135_4_reg_2613;
wire   [0:0] icmp_ln141_fu_754_p2;
reg   [0:0] icmp_ln141_reg_2618;
wire   [31:0] sub_ln141_fu_760_p2;
reg   [31:0] sub_ln141_reg_2623;
wire   [0:0] icmp_ln141_1_fu_776_p2;
reg   [0:0] icmp_ln141_1_reg_2628;
wire   [2:0] len_18_fu_924_p3;
reg   [2:0] len_18_reg_2633;
wire   [0:0] done_9_fu_947_p2;
reg   [0:0] done_9_reg_2639;
wire   [0:0] icmp_ln135_10_fu_963_p2;
reg   [0:0] icmp_ln135_10_reg_2645;
wire   [0:0] icmp_ln141_2_fu_968_p2;
reg   [0:0] icmp_ln141_2_reg_2650;
wire   [31:0] sub_ln141_1_fu_974_p2;
reg   [31:0] sub_ln141_1_reg_2655;
wire   [0:0] icmp_ln141_3_fu_990_p2;
reg   [0:0] icmp_ln141_3_reg_2660;
reg   [23:0] compareIdx_2_reg_2665;
wire   [1:0] len_28_fu_1095_p3;
reg   [1:0] len_28_reg_2670;
wire   [0:0] done_13_fu_1118_p2;
reg   [0:0] done_13_reg_2675;
wire   [0:0] icmp_ln135_15_fu_1134_p2;
reg   [0:0] icmp_ln135_15_reg_2681;
wire   [0:0] icmp_ln135_16_fu_1149_p2;
reg   [0:0] icmp_ln135_16_reg_2686;
reg   [23:0] compareIdx_3_reg_2691;
wire   [1:0] len_40_fu_1253_p3;
reg   [1:0] len_40_reg_2696;
wire   [0:0] done_18_fu_1276_p2;
reg   [0:0] done_18_reg_2701;
wire   [0:0] icmp_ln135_21_fu_1292_p2;
reg   [0:0] icmp_ln135_21_reg_2707;
wire   [0:0] icmp_ln135_22_fu_1307_p2;
reg   [0:0] icmp_ln135_22_reg_2712;
reg   [23:0] compareIdx_4_reg_2717;
wire   [1:0] len_52_fu_1411_p3;
reg   [1:0] len_52_reg_2722;
wire   [0:0] done_23_fu_1434_p2;
reg   [0:0] done_23_reg_2727;
wire   [0:0] icmp_ln135_27_fu_1450_p2;
reg   [0:0] icmp_ln135_27_reg_2733;
wire   [0:0] icmp_ln135_28_fu_1465_p2;
reg   [0:0] icmp_ln135_28_reg_2738;
reg   [23:0] compareIdx_5_reg_2743;
wire   [1:0] len_64_fu_1569_p3;
reg   [1:0] len_64_reg_2748;
wire   [0:0] done_28_fu_1592_p2;
reg   [0:0] done_28_reg_2753;
wire   [0:0] icmp_ln135_33_fu_1608_p2;
reg   [0:0] icmp_ln135_33_reg_2759;
wire   [0:0] icmp_ln135_34_fu_1623_p2;
reg   [0:0] icmp_ln135_34_reg_2764;
wire   [31:0] match_offset_2_fu_1882_p2;
reg   [31:0] match_offset_2_reg_2769;
wire   [0:0] icmp_ln149_2_fu_1920_p2;
reg   [0:0] icmp_ln149_2_reg_2774;
wire   [2:0] match_length_4_fu_1926_p3;
reg   [2:0] match_length_4_reg_2779;
wire   [31:0] match_offset_3_fu_2024_p2;
reg   [31:0] match_offset_3_reg_2785;
wire   [2:0] len_75_fu_2054_p3;
reg   [2:0] len_75_reg_2790;
wire   [31:0] match_offset_4_fu_2152_p2;
reg   [31:0] match_offset_4_reg_2796;
wire   [2:0] len_76_fu_2182_p3;
reg   [2:0] len_76_reg_2801;
wire   [31:0] match_offset_5_fu_2280_p2;
reg   [31:0] match_offset_5_reg_2807;
wire   [2:0] len_77_fu_2310_p3;
reg   [2:0] len_77_reg_2812;
wire   [15:0] select_ln149_4_fu_2340_p3;
reg   [15:0] select_ln149_4_reg_2818;
reg    ap_condition_exit_pp0_iter1_stage0;
wire   [63:0] zext_ln115_fu_516_p1;
reg   [31:0] i_fu_272;
wire   [31:0] i_2_fu_436_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_i_1;
wire    ap_block_pp0_stage0;
reg   [7:0] present_window_11_fu_276;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
wire    ap_block_pp0_stage0_grp0;
reg   [7:0] present_window_12_fu_280;
reg   [7:0] present_window_13_fu_284;
reg   [7:0] present_window_14_fu_288;
reg   [7:0] present_window_15_fu_292;
reg    ap_block_pp0_stage0_01001_grp1;
wire    ap_block_pp0_stage0_01001_grp0;
reg    dict_ce1_local;
reg    dict_we0_local;
wire   [431:0] dictWriteValue_fu_559_p9;
reg    dict_ce0_local;
wire   [6:0] trunc_ln109_fu_462_p1;
wire   [9:0] shl_ln109_2_fu_482_p3;
wire   [9:0] zext_ln111_fu_490_p1;
wire   [9:0] xor_ln111_fu_494_p2;
wire   [10:0] shl_ln109_1_fu_474_p3;
wire   [10:0] zext_ln111_1_fu_500_p1;
wire   [10:0] xor_ln111_1_fu_504_p2;
wire   [10:0] shl_ln_fu_466_p3;
wire   [10:0] hash_fu_510_p2;
wire   [359:0] trunc_ln116_fu_551_p1;
wire   [23:0] trunc_ln121_fu_555_p1;
wire   [23:0] compareIdx_fu_574_p4;
wire   [7:0] trunc_ln135_fu_588_p1;
wire   [0:0] len_fu_592_p2;
wire   [7:0] tmp_2_fu_607_p4;
wire   [0:0] icmp_ln135_fu_617_p2;
wire   [0:0] done_fu_601_p2;
wire   [0:0] done_1_fu_622_p2;
wire   [1:0] zext_ln135_fu_597_p1;
wire   [1:0] len_1_fu_628_p3;
wire   [7:0] tmp_3_fu_644_p4;
wire   [0:0] icmp_ln135_1_fu_654_p2;
wire   [1:0] len_2_fu_636_p3;
wire   [0:0] done_2_fu_659_p2;
wire   [1:0] len_3_fu_665_p2;
wire   [1:0] len_4_fu_671_p3;
wire   [7:0] tmp_4_fu_683_p4;
wire   [0:0] icmp_ln135_2_fu_693_p2;
wire   [2:0] zext_ln131_fu_679_p1;
wire   [0:0] done_3_fu_698_p2;
wire   [2:0] len_5_fu_704_p2;
wire   [7:0] tmp_5_fu_718_p4;
wire   [0:0] icmp_ln135_3_fu_728_p2;
wire   [7:0] tmp_6_fu_739_p4;
wire   [31:0] zext_ln133_fu_584_p1;
wire   [15:0] tmp_1_fu_766_p4;
wire   [23:0] compareIdx_1_fu_782_p4;
wire   [7:0] tmp_9_fu_796_p4;
wire   [0:0] len_12_fu_806_p2;
wire   [7:0] tmp_s_fu_821_p4;
wire   [0:0] icmp_ln135_6_fu_831_p2;
wire   [0:0] done_5_fu_815_p2;
wire   [0:0] done_6_fu_836_p2;
wire   [1:0] zext_ln135_1_fu_811_p1;
wire   [1:0] len_13_fu_842_p3;
wire   [7:0] tmp_7_fu_858_p4;
wire   [0:0] icmp_ln135_7_fu_868_p2;
wire   [1:0] len_14_fu_850_p3;
wire   [0:0] done_7_fu_873_p2;
wire   [1:0] len_15_fu_879_p2;
wire   [1:0] len_16_fu_885_p3;
wire   [7:0] tmp_8_fu_897_p4;
wire   [0:0] icmp_ln135_8_fu_907_p2;
wire   [2:0] zext_ln131_1_fu_893_p1;
wire   [0:0] done_8_fu_912_p2;
wire   [2:0] len_17_fu_918_p2;
wire   [7:0] tmp_10_fu_932_p4;
wire   [0:0] icmp_ln135_9_fu_942_p2;
wire   [7:0] tmp_11_fu_953_p4;
wire   [31:0] zext_ln133_1_fu_792_p1;
wire   [15:0] tmp_37_fu_980_p4;
wire   [7:0] tmp_13_fu_1006_p4;
wire   [0:0] len_24_fu_1016_p2;
wire   [7:0] tmp_14_fu_1031_p4;
wire   [0:0] icmp_ln135_12_fu_1041_p2;
wire   [0:0] done_10_fu_1025_p2;
wire   [0:0] done_11_fu_1046_p2;
wire   [1:0] zext_ln135_2_fu_1021_p1;
wire   [1:0] len_25_fu_1052_p3;
wire   [7:0] tmp_15_fu_1068_p4;
wire   [0:0] icmp_ln135_13_fu_1078_p2;
wire   [1:0] len_26_fu_1060_p3;
wire   [0:0] done_12_fu_1083_p2;
wire   [1:0] len_27_fu_1089_p2;
wire   [7:0] tmp_16_fu_1103_p4;
wire   [0:0] icmp_ln135_14_fu_1113_p2;
wire   [7:0] tmp_17_fu_1124_p4;
wire   [7:0] tmp_18_fu_1139_p4;
wire   [7:0] tmp_19_fu_1164_p4;
wire   [0:0] len_36_fu_1174_p2;
wire   [7:0] tmp_20_fu_1189_p4;
wire   [0:0] icmp_ln135_18_fu_1199_p2;
wire   [0:0] done_15_fu_1183_p2;
wire   [0:0] done_16_fu_1204_p2;
wire   [1:0] zext_ln135_3_fu_1179_p1;
wire   [1:0] len_37_fu_1210_p3;
wire   [7:0] tmp_21_fu_1226_p4;
wire   [0:0] icmp_ln135_19_fu_1236_p2;
wire   [1:0] len_38_fu_1218_p3;
wire   [0:0] done_17_fu_1241_p2;
wire   [1:0] len_39_fu_1247_p2;
wire   [7:0] tmp_22_fu_1261_p4;
wire   [0:0] icmp_ln135_20_fu_1271_p2;
wire   [7:0] tmp_23_fu_1282_p4;
wire   [7:0] tmp_24_fu_1297_p4;
wire   [7:0] tmp_25_fu_1322_p4;
wire   [0:0] len_48_fu_1332_p2;
wire   [7:0] tmp_26_fu_1347_p4;
wire   [0:0] icmp_ln135_24_fu_1357_p2;
wire   [0:0] done_20_fu_1341_p2;
wire   [0:0] done_21_fu_1362_p2;
wire   [1:0] zext_ln135_4_fu_1337_p1;
wire   [1:0] len_49_fu_1368_p3;
wire   [7:0] tmp_27_fu_1384_p4;
wire   [0:0] icmp_ln135_25_fu_1394_p2;
wire   [1:0] len_50_fu_1376_p3;
wire   [0:0] done_22_fu_1399_p2;
wire   [1:0] len_51_fu_1405_p2;
wire   [7:0] tmp_28_fu_1419_p4;
wire   [0:0] icmp_ln135_26_fu_1429_p2;
wire   [7:0] tmp_29_fu_1440_p4;
wire   [7:0] tmp_30_fu_1455_p4;
wire   [7:0] tmp_31_fu_1480_p4;
wire   [0:0] len_60_fu_1490_p2;
wire   [7:0] tmp_32_fu_1505_p4;
wire   [0:0] icmp_ln135_30_fu_1515_p2;
wire   [0:0] done_25_fu_1499_p2;
wire   [0:0] done_26_fu_1520_p2;
wire   [1:0] zext_ln135_5_fu_1495_p1;
wire   [1:0] len_61_fu_1526_p3;
wire   [7:0] tmp_33_fu_1542_p4;
wire   [0:0] icmp_ln135_31_fu_1552_p2;
wire   [1:0] len_62_fu_1534_p3;
wire   [0:0] done_27_fu_1557_p2;
wire   [1:0] len_63_fu_1563_p2;
wire   [7:0] tmp_34_fu_1577_p4;
wire   [0:0] icmp_ln135_32_fu_1587_p2;
wire   [7:0] tmp_35_fu_1598_p4;
wire   [7:0] tmp_36_fu_1613_p4;
wire   [2:0] len_7_fu_1628_p2;
wire   [2:0] len_8_fu_1633_p3;
wire   [0:0] or_ln135_fu_1639_p2;
wire   [2:0] len_9_fu_1643_p2;
wire   [2:0] len_10_fu_1649_p3;
wire   [31:0] match_offset_fu_1665_p2;
wire   [0:0] icmp_ln142_fu_1670_p2;
wire   [0:0] tmp_fu_1657_p3;
wire   [0:0] and_ln141_1_fu_1681_p2;
wire   [0:0] and_ln141_fu_1676_p2;
wire   [0:0] and_ln141_2_fu_1686_p2;
wire   [2:0] len_72_fu_1692_p3;
wire   [2:0] len_19_fu_1706_p2;
wire   [2:0] len_20_fu_1711_p3;
wire   [0:0] or_ln135_5_fu_1717_p2;
wire   [2:0] len_21_fu_1721_p2;
wire   [2:0] len_22_fu_1727_p3;
wire   [31:0] match_offset_1_fu_1743_p2;
wire   [0:0] icmp_ln142_1_fu_1748_p2;
wire   [0:0] tmp_12_fu_1735_p3;
wire   [0:0] and_ln141_4_fu_1759_p2;
wire   [0:0] and_ln141_3_fu_1754_p2;
wire   [0:0] and_ln141_5_fu_1764_p2;
wire   [2:0] len_73_fu_1770_p3;
wire   [0:0] icmp_ln149_1_fu_1778_p2;
wire   [2:0] zext_ln131_2_fu_1795_p1;
wire   [2:0] len_29_fu_1798_p2;
wire   [2:0] len_30_fu_1804_p3;
wire   [0:0] done_14_fu_1811_p2;
wire   [2:0] len_31_fu_1815_p2;
wire   [2:0] len_32_fu_1821_p3;
wire   [0:0] or_ln135_10_fu_1829_p2;
wire   [2:0] len_33_fu_1834_p2;
wire   [2:0] len_34_fu_1840_p3;
wire   [31:0] zext_ln133_2_fu_1792_p1;
wire   [31:0] sub_ln141_2_fu_1861_p2;
wire   [15:0] tmp_39_fu_1866_p4;
wire   [0:0] icmp_ln142_2_fu_1888_p2;
wire   [0:0] icmp_ln141_4_fu_1856_p2;
wire   [0:0] tmp_38_fu_1848_p3;
wire   [0:0] icmp_ln141_5_fu_1876_p2;
wire   [0:0] and_ln141_7_fu_1900_p2;
wire   [0:0] and_ln141_6_fu_1894_p2;
wire   [0:0] and_ln141_8_fu_1906_p2;
wire   [2:0] len_74_fu_1912_p3;
wire   [2:0] match_length_2_fu_1784_p3;
wire   [2:0] zext_ln131_3_fu_1937_p1;
wire   [2:0] len_41_fu_1940_p2;
wire   [2:0] len_42_fu_1946_p3;
wire   [0:0] done_19_fu_1953_p2;
wire   [2:0] len_43_fu_1957_p2;
wire   [2:0] len_44_fu_1963_p3;
wire   [0:0] or_ln135_15_fu_1971_p2;
wire   [2:0] len_45_fu_1976_p2;
wire   [2:0] len_46_fu_1982_p3;
wire   [31:0] zext_ln133_3_fu_1934_p1;
wire   [31:0] sub_ln141_3_fu_2003_p2;
wire   [15:0] tmp_41_fu_2008_p4;
wire   [0:0] icmp_ln142_3_fu_2030_p2;
wire   [0:0] icmp_ln141_6_fu_1998_p2;
wire   [0:0] tmp_40_fu_1990_p3;
wire   [0:0] icmp_ln141_7_fu_2018_p2;
wire   [0:0] and_ln141_10_fu_2042_p2;
wire   [0:0] and_ln141_9_fu_2036_p2;
wire   [0:0] and_ln141_11_fu_2048_p2;
wire   [2:0] zext_ln131_4_fu_2065_p1;
wire   [2:0] len_53_fu_2068_p2;
wire   [2:0] len_54_fu_2074_p3;
wire   [0:0] done_24_fu_2081_p2;
wire   [2:0] len_55_fu_2085_p2;
wire   [2:0] len_56_fu_2091_p3;
wire   [0:0] or_ln135_20_fu_2099_p2;
wire   [2:0] len_57_fu_2104_p2;
wire   [2:0] len_58_fu_2110_p3;
wire   [31:0] zext_ln133_4_fu_2062_p1;
wire   [31:0] sub_ln141_4_fu_2131_p2;
wire   [15:0] tmp_43_fu_2136_p4;
wire   [0:0] icmp_ln142_4_fu_2158_p2;
wire   [0:0] icmp_ln141_8_fu_2126_p2;
wire   [0:0] tmp_42_fu_2118_p3;
wire   [0:0] icmp_ln141_9_fu_2146_p2;
wire   [0:0] and_ln141_13_fu_2170_p2;
wire   [0:0] and_ln141_12_fu_2164_p2;
wire   [0:0] and_ln141_14_fu_2176_p2;
wire   [2:0] zext_ln131_5_fu_2193_p1;
wire   [2:0] len_65_fu_2196_p2;
wire   [2:0] len_66_fu_2202_p3;
wire   [0:0] done_29_fu_2209_p2;
wire   [2:0] len_67_fu_2213_p2;
wire   [2:0] len_68_fu_2219_p3;
wire   [0:0] or_ln135_25_fu_2227_p2;
wire   [2:0] len_69_fu_2232_p2;
wire   [2:0] len_70_fu_2238_p3;
wire   [31:0] zext_ln133_5_fu_2190_p1;
wire   [31:0] sub_ln141_5_fu_2259_p2;
wire   [15:0] tmp_45_fu_2264_p4;
wire   [0:0] icmp_ln142_5_fu_2286_p2;
wire   [0:0] icmp_ln141_10_fu_2254_p2;
wire   [0:0] tmp_44_fu_2246_p3;
wire   [0:0] icmp_ln141_11_fu_2274_p2;
wire   [0:0] and_ln141_16_fu_2298_p2;
wire   [0:0] and_ln141_15_fu_2292_p2;
wire   [0:0] and_ln141_17_fu_2304_p2;
wire   [15:0] trunc_ln149_fu_2318_p1;
wire   [15:0] trunc_ln149_1_fu_2322_p1;
wire   [0:0] icmp_ln149_fu_1700_p2;
wire   [0:0] or_ln149_2_fu_2334_p2;
wire   [15:0] select_ln149_fu_2326_p3;
wire   [0:0] icmp_ln149_3_fu_2348_p2;
wire   [2:0] match_length_6_fu_2352_p3;
wire   [0:0] icmp_ln149_4_fu_2358_p2;
wire   [2:0] match_length_8_fu_2363_p3;
wire   [0:0] icmp_ln149_5_fu_2370_p2;
wire   [15:0] trunc_ln149_2_fu_2386_p1;
wire   [15:0] trunc_ln149_3_fu_2389_p1;
wire   [15:0] trunc_ln149_4_fu_2400_p1;
wire   [15:0] trunc_ln149_5_fu_2403_p1;
wire   [0:0] or_ln149_fu_2375_p2;
wire   [15:0] select_ln149_1_fu_2392_p3;
wire   [15:0] select_ln149_2_fu_2406_p3;
wire   [0:0] or_ln149_1_fu_2381_p2;
wire   [0:0] or_ln149_3_fu_2422_p2;
wire   [15:0] select_ln149_3_fu_2414_p3;
wire   [2:0] match_length_10_fu_2435_p3;
wire   [15:0] select_ln149_5_fu_2428_p3;
wire   [7:0] zext_ln127_fu_2442_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_enable_operation_53;
reg    ap_enable_state2_pp0_iter1_stage0;
wire    ap_enable_operation_60;
reg    ap_enable_state3_pp0_iter2_stage0;
wire    ap_enable_operation_64;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 i_fu_272 = 32'd0;
#0 present_window_11_fu_276 = 8'd0;
#0 present_window_12_fu_280 = 8'd0;
#0 present_window_13_fu_284 = 8'd0;
#0 present_window_14_fu_288 = 8'd0;
#0 present_window_15_fu_292 = 8'd0;
#0 ap_done_reg = 1'b0;
end

lz4CompressEngineRun_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln87_fu_430_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_272 <= i_2_fu_436_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_272 <= 32'd5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            present_window_11_fu_276 <= arrayidx58_promoted149_reload;
        end else if (((icmp_ln87_reg_2508 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            present_window_11_fu_276 <= present_window_12_fu_280;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            present_window_12_fu_280 <= arrayidx61_promoted151_reload;
        end else if (((icmp_ln87_reg_2508 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            present_window_12_fu_280 <= present_window_13_fu_284;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            present_window_13_fu_284 <= arrayidx65_promoted153_reload;
        end else if (((icmp_ln87_reg_2508 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            present_window_13_fu_284 <= present_window_14_fu_288;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            present_window_14_fu_288 <= arrayidx46_3_promoted155_reload;
        end else if (((icmp_ln87_reg_2508 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            present_window_14_fu_288 <= present_window_15_fu_292;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            present_window_15_fu_292 <= arrayidx55_promoted157_reload;
        end else if (((icmp_ln87_reg_2508 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            present_window_15_fu_292 <= inStream_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        i_1_reg_2503 <= ap_sig_allocacmp_i_1;
        i_1_reg_2503_pp0_iter1_reg <= i_1_reg_2503;
        icmp_ln87_reg_2508 <= icmp_ln87_fu_430_p2;
        icmp_ln87_reg_2508_pp0_iter1_reg <= icmp_ln87_reg_2508;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln87_reg_2508_pp0_iter2_reg <= icmp_ln87_reg_2508_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        compareIdx_2_reg_2665 <= {{dict_q1[215:192]}};
        compareIdx_3_reg_2691 <= {{dict_q1[287:264]}};
        compareIdx_4_reg_2717 <= {{dict_q1[359:336]}};
        compareIdx_5_reg_2743 <= {{dict_q1[431:408]}};
        currIdx_reg_2589 <= currIdx_fu_546_p2;
        done_13_reg_2675 <= done_13_fu_1118_p2;
        done_18_reg_2701 <= done_18_fu_1276_p2;
        done_23_reg_2727 <= done_23_fu_1434_p2;
        done_28_reg_2753 <= done_28_fu_1592_p2;
        done_4_reg_2607 <= done_4_fu_733_p2;
        done_9_reg_2639 <= done_9_fu_947_p2;
        icmp_ln135_10_reg_2645 <= icmp_ln135_10_fu_963_p2;
        icmp_ln135_15_reg_2681 <= icmp_ln135_15_fu_1134_p2;
        icmp_ln135_16_reg_2686 <= icmp_ln135_16_fu_1149_p2;
        icmp_ln135_21_reg_2707 <= icmp_ln135_21_fu_1292_p2;
        icmp_ln135_22_reg_2712 <= icmp_ln135_22_fu_1307_p2;
        icmp_ln135_27_reg_2733 <= icmp_ln135_27_fu_1450_p2;
        icmp_ln135_28_reg_2738 <= icmp_ln135_28_fu_1465_p2;
        icmp_ln135_33_reg_2759 <= icmp_ln135_33_fu_1608_p2;
        icmp_ln135_34_reg_2764 <= icmp_ln135_34_fu_1623_p2;
        icmp_ln135_4_reg_2613 <= icmp_ln135_4_fu_749_p2;
        icmp_ln141_1_reg_2628 <= icmp_ln141_1_fu_776_p2;
        icmp_ln141_2_reg_2650 <= icmp_ln141_2_fu_968_p2;
        icmp_ln141_3_reg_2660 <= icmp_ln141_3_fu_990_p2;
        icmp_ln141_reg_2618 <= icmp_ln141_fu_754_p2;
        icmp_ln149_2_reg_2774 <= icmp_ln149_2_fu_1920_p2;
        len_18_reg_2633 <= len_18_fu_924_p3;
        len_28_reg_2670 <= len_28_fu_1095_p3;
        len_40_reg_2696 <= len_40_fu_1253_p3;
        len_52_reg_2722 <= len_52_fu_1411_p3;
        len_64_reg_2748 <= len_64_fu_1569_p3;
        len_6_reg_2601 <= len_6_fu_710_p3;
        len_75_reg_2790 <= len_75_fu_2054_p3;
        len_76_reg_2801 <= len_76_fu_2182_p3;
        len_77_reg_2812 <= len_77_fu_2310_p3;
        match_length_4_reg_2779 <= match_length_4_fu_1926_p3;
        match_offset_2_reg_2769 <= match_offset_2_fu_1882_p2;
        match_offset_3_reg_2785 <= match_offset_3_fu_2024_p2;
        match_offset_4_reg_2796 <= match_offset_4_fu_2152_p2;
        match_offset_5_reg_2807 <= match_offset_5_fu_2280_p2;
        present_window_11_load_reg_2560_pp0_iter2_reg <= present_window_11_load_reg_2560;
        present_window_11_load_reg_2560_pp0_iter3_reg <= present_window_11_load_reg_2560_pp0_iter2_reg;
        present_window_12_load_reg_2512_pp0_iter2_reg <= present_window_12_load_reg_2512;
        present_window_13_load_reg_2524_pp0_iter2_reg <= present_window_13_load_reg_2524;
        present_window_14_load_reg_2536_pp0_iter2_reg <= present_window_14_load_reg_2536;
        present_window_15_load_reg_2548_pp0_iter2_reg <= present_window_15_load_reg_2548;
        select_ln149_4_reg_2818 <= select_ln149_4_fu_2340_p3;
        sub_ln141_1_reg_2655 <= sub_ln141_1_fu_974_p2;
        sub_ln141_reg_2623 <= sub_ln141_fu_760_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dict_addr_reg_2583 <= zext_ln115_fu_516_p1;
        inStream_read_reg_2572 <= inStream_dout;
        present_window_11_load_reg_2560 <= present_window_11_fu_276;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        present_window_12_load_reg_2512 <= present_window_12_fu_280;
        present_window_13_load_reg_2524 <= present_window_13_fu_284;
        present_window_14_load_reg_2536 <= present_window_14_fu_288;
        present_window_15_load_reg_2548 <= present_window_15_fu_292;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_430_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln87_reg_2508 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 32'd5;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_272;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        compressdStream_blk_n = compressdStream_full_n;
    end else begin
        compressdStream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        compressdStream_write = 1'b1;
    end else begin
        compressdStream_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        dict_ce0_local = 1'b1;
    end else begin
        dict_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dict_ce1_local = 1'b1;
    end else begin
        dict_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        dict_we0_local = 1'b1;
    end else begin
        dict_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (icmp_ln87_reg_2508 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inStream_blk_n = inStream_empty_n;
    end else begin
        inStream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln87_reg_2508 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inStream_read = 1'b1;
    end else begin
        inStream_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln87_reg_2508_pp0_iter2_reg == 1'd0))) begin
        present_window_11_out_ap_vld = 1'b1;
    end else begin
        present_window_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln87_reg_2508_pp0_iter2_reg == 1'd0))) begin
        present_window_12_out_ap_vld = 1'b1;
    end else begin
        present_window_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln87_reg_2508_pp0_iter2_reg == 1'd0))) begin
        present_window_13_out_ap_vld = 1'b1;
    end else begin
        present_window_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln87_reg_2508_pp0_iter2_reg == 1'd0))) begin
        present_window_14_out_ap_vld = 1'b1;
    end else begin
        present_window_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln87_reg_2508_pp0_iter2_reg == 1'd0))) begin
        present_window_15_out_ap_vld = 1'b1;
    end else begin
        present_window_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln141_10_fu_2042_p2 = (tmp_40_fu_1990_p3 & icmp_ln141_7_fu_2018_p2);

assign and_ln141_11_fu_2048_p2 = (and_ln141_9_fu_2036_p2 & and_ln141_10_fu_2042_p2);

assign and_ln141_12_fu_2164_p2 = (icmp_ln142_4_fu_2158_p2 & icmp_ln141_8_fu_2126_p2);

assign and_ln141_13_fu_2170_p2 = (tmp_42_fu_2118_p3 & icmp_ln141_9_fu_2146_p2);

assign and_ln141_14_fu_2176_p2 = (and_ln141_13_fu_2170_p2 & and_ln141_12_fu_2164_p2);

assign and_ln141_15_fu_2292_p2 = (icmp_ln142_5_fu_2286_p2 & icmp_ln141_10_fu_2254_p2);

assign and_ln141_16_fu_2298_p2 = (tmp_44_fu_2246_p3 & icmp_ln141_11_fu_2274_p2);

assign and_ln141_17_fu_2304_p2 = (and_ln141_16_fu_2298_p2 & and_ln141_15_fu_2292_p2);

assign and_ln141_1_fu_1681_p2 = (tmp_fu_1657_p3 & icmp_ln141_1_reg_2628);

assign and_ln141_2_fu_1686_p2 = (and_ln141_fu_1676_p2 & and_ln141_1_fu_1681_p2);

assign and_ln141_3_fu_1754_p2 = (icmp_ln142_1_fu_1748_p2 & icmp_ln141_2_reg_2650);

assign and_ln141_4_fu_1759_p2 = (tmp_12_fu_1735_p3 & icmp_ln141_3_reg_2660);

assign and_ln141_5_fu_1764_p2 = (and_ln141_4_fu_1759_p2 & and_ln141_3_fu_1754_p2);

assign and_ln141_6_fu_1894_p2 = (icmp_ln142_2_fu_1888_p2 & icmp_ln141_4_fu_1856_p2);

assign and_ln141_7_fu_1900_p2 = (tmp_38_fu_1848_p3 & icmp_ln141_5_fu_1876_p2);

assign and_ln141_8_fu_1906_p2 = (and_ln141_7_fu_1900_p2 & and_ln141_6_fu_1894_p2);

assign and_ln141_9_fu_2036_p2 = (icmp_ln142_3_fu_2030_p2 & icmp_ln141_6_fu_1998_p2);

assign and_ln141_fu_1676_p2 = (icmp_ln142_fu_1670_p2 & icmp_ln141_reg_2618);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = (((compressdStream_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((compressdStream_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = (((compressdStream_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((compressdStream_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_grp1 = ((icmp_ln87_reg_2508 == 1'd1) & (inStream_empty_n == 1'b0));
end

assign ap_done = ap_done_sig;

always @ (*) begin
    ap_enable_operation_53 = (icmp_ln87_reg_2508 == 1'd1);
end

assign ap_enable_operation_60 = (1'b1 == 1'b1);

assign ap_enable_operation_64 = (1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign compareIdx_1_fu_782_p4 = {{dict_q1[143:120]}};

assign compareIdx_fu_574_p4 = {{dict_q1[71:48]}};

assign compressdStream_din = {{{select_ln149_5_fu_2428_p3}, {zext_ln127_fu_2442_p1}}, {present_window_11_load_reg_2560_pp0_iter3_reg}};

assign currIdx_fu_546_p2 = ($signed(i_1_reg_2503_pp0_iter1_reg) + $signed(32'd4294967291));

assign dictWriteValue_fu_559_p9 = {{{{{{{{trunc_ln116_fu_551_p1}, {trunc_ln121_fu_555_p1}}, {inStream_read_reg_2572}}, {present_window_15_load_reg_2548}}, {present_window_14_load_reg_2536}}, {present_window_13_load_reg_2524}}, {present_window_12_load_reg_2512}}, {present_window_11_load_reg_2560}};

assign dict_address0 = dict_addr_reg_2583;

assign dict_address1 = zext_ln115_fu_516_p1;

assign dict_ce0 = dict_ce0_local;

assign dict_ce1 = dict_ce1_local;

assign dict_d0 = dictWriteValue_fu_559_p9;

assign dict_we0 = dict_we0_local;

assign done_10_fu_1025_p2 = (len_24_fu_1016_p2 ^ 1'd1);

assign done_11_fu_1046_p2 = (icmp_ln135_12_fu_1041_p2 | done_10_fu_1025_p2);

assign done_12_fu_1083_p2 = (icmp_ln135_13_fu_1078_p2 | done_11_fu_1046_p2);

assign done_13_fu_1118_p2 = (icmp_ln135_14_fu_1113_p2 | done_12_fu_1083_p2);

assign done_14_fu_1811_p2 = (icmp_ln135_15_reg_2681 | done_13_reg_2675);

assign done_15_fu_1183_p2 = (len_36_fu_1174_p2 ^ 1'd1);

assign done_16_fu_1204_p2 = (icmp_ln135_18_fu_1199_p2 | done_15_fu_1183_p2);

assign done_17_fu_1241_p2 = (icmp_ln135_19_fu_1236_p2 | done_16_fu_1204_p2);

assign done_18_fu_1276_p2 = (icmp_ln135_20_fu_1271_p2 | done_17_fu_1241_p2);

assign done_19_fu_1953_p2 = (icmp_ln135_21_reg_2707 | done_18_reg_2701);

assign done_1_fu_622_p2 = (icmp_ln135_fu_617_p2 | done_fu_601_p2);

assign done_20_fu_1341_p2 = (len_48_fu_1332_p2 ^ 1'd1);

assign done_21_fu_1362_p2 = (icmp_ln135_24_fu_1357_p2 | done_20_fu_1341_p2);

assign done_22_fu_1399_p2 = (icmp_ln135_25_fu_1394_p2 | done_21_fu_1362_p2);

assign done_23_fu_1434_p2 = (icmp_ln135_26_fu_1429_p2 | done_22_fu_1399_p2);

assign done_24_fu_2081_p2 = (icmp_ln135_27_reg_2733 | done_23_reg_2727);

assign done_25_fu_1499_p2 = (len_60_fu_1490_p2 ^ 1'd1);

assign done_26_fu_1520_p2 = (icmp_ln135_30_fu_1515_p2 | done_25_fu_1499_p2);

assign done_27_fu_1557_p2 = (icmp_ln135_31_fu_1552_p2 | done_26_fu_1520_p2);

assign done_28_fu_1592_p2 = (icmp_ln135_32_fu_1587_p2 | done_27_fu_1557_p2);

assign done_29_fu_2209_p2 = (icmp_ln135_33_reg_2759 | done_28_reg_2753);

assign done_2_fu_659_p2 = (icmp_ln135_1_fu_654_p2 | done_1_fu_622_p2);

assign done_3_fu_698_p2 = (icmp_ln135_2_fu_693_p2 | done_2_fu_659_p2);

assign done_4_fu_733_p2 = (icmp_ln135_3_fu_728_p2 | done_3_fu_698_p2);

assign done_5_fu_815_p2 = (len_12_fu_806_p2 ^ 1'd1);

assign done_6_fu_836_p2 = (icmp_ln135_6_fu_831_p2 | done_5_fu_815_p2);

assign done_7_fu_873_p2 = (icmp_ln135_7_fu_868_p2 | done_6_fu_836_p2);

assign done_8_fu_912_p2 = (icmp_ln135_8_fu_907_p2 | done_7_fu_873_p2);

assign done_9_fu_947_p2 = (icmp_ln135_9_fu_942_p2 | done_8_fu_912_p2);

assign done_fu_601_p2 = (len_fu_592_p2 ^ 1'd1);

assign hash_fu_510_p2 = (xor_ln111_1_fu_504_p2 ^ shl_ln_fu_466_p3);

assign i_2_fu_436_p2 = (ap_sig_allocacmp_i_1 + 32'd1);

assign icmp_ln135_10_fu_963_p2 = ((tmp_11_fu_953_p4 != inStream_read_reg_2572) ? 1'b1 : 1'b0);

assign icmp_ln135_12_fu_1041_p2 = ((tmp_14_fu_1031_p4 != present_window_12_load_reg_2512) ? 1'b1 : 1'b0);

assign icmp_ln135_13_fu_1078_p2 = ((tmp_15_fu_1068_p4 != present_window_13_load_reg_2524) ? 1'b1 : 1'b0);

assign icmp_ln135_14_fu_1113_p2 = ((tmp_16_fu_1103_p4 != present_window_14_load_reg_2536) ? 1'b1 : 1'b0);

assign icmp_ln135_15_fu_1134_p2 = ((tmp_17_fu_1124_p4 != present_window_15_load_reg_2548) ? 1'b1 : 1'b0);

assign icmp_ln135_16_fu_1149_p2 = ((tmp_18_fu_1139_p4 != inStream_read_reg_2572) ? 1'b1 : 1'b0);

assign icmp_ln135_18_fu_1199_p2 = ((tmp_20_fu_1189_p4 != present_window_12_load_reg_2512) ? 1'b1 : 1'b0);

assign icmp_ln135_19_fu_1236_p2 = ((tmp_21_fu_1226_p4 != present_window_13_load_reg_2524) ? 1'b1 : 1'b0);

assign icmp_ln135_1_fu_654_p2 = ((tmp_3_fu_644_p4 != present_window_13_load_reg_2524) ? 1'b1 : 1'b0);

assign icmp_ln135_20_fu_1271_p2 = ((tmp_22_fu_1261_p4 != present_window_14_load_reg_2536) ? 1'b1 : 1'b0);

assign icmp_ln135_21_fu_1292_p2 = ((tmp_23_fu_1282_p4 != present_window_15_load_reg_2548) ? 1'b1 : 1'b0);

assign icmp_ln135_22_fu_1307_p2 = ((tmp_24_fu_1297_p4 != inStream_read_reg_2572) ? 1'b1 : 1'b0);

assign icmp_ln135_24_fu_1357_p2 = ((tmp_26_fu_1347_p4 != present_window_12_load_reg_2512) ? 1'b1 : 1'b0);

assign icmp_ln135_25_fu_1394_p2 = ((tmp_27_fu_1384_p4 != present_window_13_load_reg_2524) ? 1'b1 : 1'b0);

assign icmp_ln135_26_fu_1429_p2 = ((tmp_28_fu_1419_p4 != present_window_14_load_reg_2536) ? 1'b1 : 1'b0);

assign icmp_ln135_27_fu_1450_p2 = ((tmp_29_fu_1440_p4 != present_window_15_load_reg_2548) ? 1'b1 : 1'b0);

assign icmp_ln135_28_fu_1465_p2 = ((tmp_30_fu_1455_p4 != inStream_read_reg_2572) ? 1'b1 : 1'b0);

assign icmp_ln135_2_fu_693_p2 = ((tmp_4_fu_683_p4 != present_window_14_load_reg_2536) ? 1'b1 : 1'b0);

assign icmp_ln135_30_fu_1515_p2 = ((tmp_32_fu_1505_p4 != present_window_12_load_reg_2512) ? 1'b1 : 1'b0);

assign icmp_ln135_31_fu_1552_p2 = ((tmp_33_fu_1542_p4 != present_window_13_load_reg_2524) ? 1'b1 : 1'b0);

assign icmp_ln135_32_fu_1587_p2 = ((tmp_34_fu_1577_p4 != present_window_14_load_reg_2536) ? 1'b1 : 1'b0);

assign icmp_ln135_33_fu_1608_p2 = ((tmp_35_fu_1598_p4 != present_window_15_load_reg_2548) ? 1'b1 : 1'b0);

assign icmp_ln135_34_fu_1623_p2 = ((tmp_36_fu_1613_p4 != inStream_read_reg_2572) ? 1'b1 : 1'b0);

assign icmp_ln135_3_fu_728_p2 = ((tmp_5_fu_718_p4 != present_window_15_load_reg_2548) ? 1'b1 : 1'b0);

assign icmp_ln135_4_fu_749_p2 = ((tmp_6_fu_739_p4 != inStream_read_reg_2572) ? 1'b1 : 1'b0);

assign icmp_ln135_6_fu_831_p2 = ((tmp_s_fu_821_p4 != present_window_12_load_reg_2512) ? 1'b1 : 1'b0);

assign icmp_ln135_7_fu_868_p2 = ((tmp_7_fu_858_p4 != present_window_13_load_reg_2524) ? 1'b1 : 1'b0);

assign icmp_ln135_8_fu_907_p2 = ((tmp_8_fu_897_p4 != present_window_14_load_reg_2536) ? 1'b1 : 1'b0);

assign icmp_ln135_9_fu_942_p2 = ((tmp_10_fu_932_p4 != present_window_15_load_reg_2548) ? 1'b1 : 1'b0);

assign icmp_ln135_fu_617_p2 = ((tmp_2_fu_607_p4 != present_window_12_load_reg_2512) ? 1'b1 : 1'b0);

assign icmp_ln141_10_fu_2254_p2 = ((currIdx_reg_2589 > zext_ln133_5_fu_2190_p1) ? 1'b1 : 1'b0);

assign icmp_ln141_11_fu_2274_p2 = ((tmp_45_fu_2264_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln141_1_fu_776_p2 = ((tmp_1_fu_766_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln141_2_fu_968_p2 = ((currIdx_fu_546_p2 > zext_ln133_1_fu_792_p1) ? 1'b1 : 1'b0);

assign icmp_ln141_3_fu_990_p2 = ((tmp_37_fu_980_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln141_4_fu_1856_p2 = ((currIdx_reg_2589 > zext_ln133_2_fu_1792_p1) ? 1'b1 : 1'b0);

assign icmp_ln141_5_fu_1876_p2 = ((tmp_39_fu_1866_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln141_6_fu_1998_p2 = ((currIdx_reg_2589 > zext_ln133_3_fu_1934_p1) ? 1'b1 : 1'b0);

assign icmp_ln141_7_fu_2018_p2 = ((tmp_41_fu_2008_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln141_8_fu_2126_p2 = ((currIdx_reg_2589 > zext_ln133_4_fu_2062_p1) ? 1'b1 : 1'b0);

assign icmp_ln141_9_fu_2146_p2 = ((tmp_43_fu_2136_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln141_fu_754_p2 = ((currIdx_fu_546_p2 > zext_ln133_fu_584_p1) ? 1'b1 : 1'b0);

assign icmp_ln142_1_fu_1748_p2 = ((match_offset_1_fu_1743_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln142_2_fu_1888_p2 = ((match_offset_2_fu_1882_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln142_3_fu_2030_p2 = ((match_offset_3_fu_2024_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln142_4_fu_2158_p2 = ((match_offset_4_fu_2152_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln142_5_fu_2286_p2 = ((match_offset_5_fu_2280_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln142_fu_1670_p2 = ((match_offset_fu_1665_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln149_1_fu_1778_p2 = ((len_73_fu_1770_p3 > len_72_fu_1692_p3) ? 1'b1 : 1'b0);

assign icmp_ln149_2_fu_1920_p2 = ((len_74_fu_1912_p3 > match_length_2_fu_1784_p3) ? 1'b1 : 1'b0);

assign icmp_ln149_3_fu_2348_p2 = ((len_75_reg_2790 > match_length_4_reg_2779) ? 1'b1 : 1'b0);

assign icmp_ln149_4_fu_2358_p2 = ((len_76_reg_2801 > match_length_6_fu_2352_p3) ? 1'b1 : 1'b0);

assign icmp_ln149_5_fu_2370_p2 = ((len_77_reg_2812 > match_length_8_fu_2363_p3) ? 1'b1 : 1'b0);

assign icmp_ln149_fu_1700_p2 = ((len_72_fu_1692_p3 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_430_p2 = ((ap_sig_allocacmp_i_1 < sub34) ? 1'b1 : 1'b0);

assign len_10_fu_1649_p3 = ((or_ln135_fu_1639_p2[0:0] == 1'b1) ? len_8_fu_1633_p3 : len_9_fu_1643_p2);

assign len_12_fu_806_p2 = ((tmp_9_fu_796_p4 == present_window_11_load_reg_2560) ? 1'b1 : 1'b0);

assign len_13_fu_842_p3 = ((len_12_fu_806_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_14_fu_850_p3 = ((done_6_fu_836_p2[0:0] == 1'b1) ? zext_ln135_1_fu_811_p1 : len_13_fu_842_p3);

assign len_15_fu_879_p2 = (len_14_fu_850_p3 + 2'd1);

assign len_16_fu_885_p3 = ((done_7_fu_873_p2[0:0] == 1'b1) ? len_14_fu_850_p3 : len_15_fu_879_p2);

assign len_17_fu_918_p2 = (zext_ln131_1_fu_893_p1 + 3'd1);

assign len_18_fu_924_p3 = ((done_8_fu_912_p2[0:0] == 1'b1) ? zext_ln131_1_fu_893_p1 : len_17_fu_918_p2);

assign len_19_fu_1706_p2 = (len_18_reg_2633 + 3'd1);

assign len_1_fu_628_p3 = ((len_fu_592_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_20_fu_1711_p3 = ((done_9_reg_2639[0:0] == 1'b1) ? len_18_reg_2633 : len_19_fu_1706_p2);

assign len_21_fu_1721_p2 = (len_20_fu_1711_p3 + 3'd1);

assign len_22_fu_1727_p3 = ((or_ln135_5_fu_1717_p2[0:0] == 1'b1) ? len_20_fu_1711_p3 : len_21_fu_1721_p2);

assign len_24_fu_1016_p2 = ((tmp_13_fu_1006_p4 == present_window_11_load_reg_2560) ? 1'b1 : 1'b0);

assign len_25_fu_1052_p3 = ((len_24_fu_1016_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_26_fu_1060_p3 = ((done_11_fu_1046_p2[0:0] == 1'b1) ? zext_ln135_2_fu_1021_p1 : len_25_fu_1052_p3);

assign len_27_fu_1089_p2 = (len_26_fu_1060_p3 + 2'd1);

assign len_28_fu_1095_p3 = ((done_12_fu_1083_p2[0:0] == 1'b1) ? len_26_fu_1060_p3 : len_27_fu_1089_p2);

assign len_29_fu_1798_p2 = (zext_ln131_2_fu_1795_p1 + 3'd1);

assign len_2_fu_636_p3 = ((done_1_fu_622_p2[0:0] == 1'b1) ? zext_ln135_fu_597_p1 : len_1_fu_628_p3);

assign len_30_fu_1804_p3 = ((done_13_reg_2675[0:0] == 1'b1) ? zext_ln131_2_fu_1795_p1 : len_29_fu_1798_p2);

assign len_31_fu_1815_p2 = (len_30_fu_1804_p3 + 3'd1);

assign len_32_fu_1821_p3 = ((done_14_fu_1811_p2[0:0] == 1'b1) ? len_30_fu_1804_p3 : len_31_fu_1815_p2);

assign len_33_fu_1834_p2 = (len_32_fu_1821_p3 + 3'd1);

assign len_34_fu_1840_p3 = ((or_ln135_10_fu_1829_p2[0:0] == 1'b1) ? len_32_fu_1821_p3 : len_33_fu_1834_p2);

assign len_36_fu_1174_p2 = ((tmp_19_fu_1164_p4 == present_window_11_load_reg_2560) ? 1'b1 : 1'b0);

assign len_37_fu_1210_p3 = ((len_36_fu_1174_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_38_fu_1218_p3 = ((done_16_fu_1204_p2[0:0] == 1'b1) ? zext_ln135_3_fu_1179_p1 : len_37_fu_1210_p3);

assign len_39_fu_1247_p2 = (len_38_fu_1218_p3 + 2'd1);

assign len_3_fu_665_p2 = (len_2_fu_636_p3 + 2'd1);

assign len_40_fu_1253_p3 = ((done_17_fu_1241_p2[0:0] == 1'b1) ? len_38_fu_1218_p3 : len_39_fu_1247_p2);

assign len_41_fu_1940_p2 = (zext_ln131_3_fu_1937_p1 + 3'd1);

assign len_42_fu_1946_p3 = ((done_18_reg_2701[0:0] == 1'b1) ? zext_ln131_3_fu_1937_p1 : len_41_fu_1940_p2);

assign len_43_fu_1957_p2 = (len_42_fu_1946_p3 + 3'd1);

assign len_44_fu_1963_p3 = ((done_19_fu_1953_p2[0:0] == 1'b1) ? len_42_fu_1946_p3 : len_43_fu_1957_p2);

assign len_45_fu_1976_p2 = (len_44_fu_1963_p3 + 3'd1);

assign len_46_fu_1982_p3 = ((or_ln135_15_fu_1971_p2[0:0] == 1'b1) ? len_44_fu_1963_p3 : len_45_fu_1976_p2);

assign len_48_fu_1332_p2 = ((tmp_25_fu_1322_p4 == present_window_11_load_reg_2560) ? 1'b1 : 1'b0);

assign len_49_fu_1368_p3 = ((len_48_fu_1332_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_4_fu_671_p3 = ((done_2_fu_659_p2[0:0] == 1'b1) ? len_2_fu_636_p3 : len_3_fu_665_p2);

assign len_50_fu_1376_p3 = ((done_21_fu_1362_p2[0:0] == 1'b1) ? zext_ln135_4_fu_1337_p1 : len_49_fu_1368_p3);

assign len_51_fu_1405_p2 = (len_50_fu_1376_p3 + 2'd1);

assign len_52_fu_1411_p3 = ((done_22_fu_1399_p2[0:0] == 1'b1) ? len_50_fu_1376_p3 : len_51_fu_1405_p2);

assign len_53_fu_2068_p2 = (zext_ln131_4_fu_2065_p1 + 3'd1);

assign len_54_fu_2074_p3 = ((done_23_reg_2727[0:0] == 1'b1) ? zext_ln131_4_fu_2065_p1 : len_53_fu_2068_p2);

assign len_55_fu_2085_p2 = (len_54_fu_2074_p3 + 3'd1);

assign len_56_fu_2091_p3 = ((done_24_fu_2081_p2[0:0] == 1'b1) ? len_54_fu_2074_p3 : len_55_fu_2085_p2);

assign len_57_fu_2104_p2 = (len_56_fu_2091_p3 + 3'd1);

assign len_58_fu_2110_p3 = ((or_ln135_20_fu_2099_p2[0:0] == 1'b1) ? len_56_fu_2091_p3 : len_57_fu_2104_p2);

assign len_5_fu_704_p2 = (zext_ln131_fu_679_p1 + 3'd1);

assign len_60_fu_1490_p2 = ((tmp_31_fu_1480_p4 == present_window_11_load_reg_2560) ? 1'b1 : 1'b0);

assign len_61_fu_1526_p3 = ((len_60_fu_1490_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_62_fu_1534_p3 = ((done_26_fu_1520_p2[0:0] == 1'b1) ? zext_ln135_5_fu_1495_p1 : len_61_fu_1526_p3);

assign len_63_fu_1563_p2 = (len_62_fu_1534_p3 + 2'd1);

assign len_64_fu_1569_p3 = ((done_27_fu_1557_p2[0:0] == 1'b1) ? len_62_fu_1534_p3 : len_63_fu_1563_p2);

assign len_65_fu_2196_p2 = (zext_ln131_5_fu_2193_p1 + 3'd1);

assign len_66_fu_2202_p3 = ((done_28_reg_2753[0:0] == 1'b1) ? zext_ln131_5_fu_2193_p1 : len_65_fu_2196_p2);

assign len_67_fu_2213_p2 = (len_66_fu_2202_p3 + 3'd1);

assign len_68_fu_2219_p3 = ((done_29_fu_2209_p2[0:0] == 1'b1) ? len_66_fu_2202_p3 : len_67_fu_2213_p2);

assign len_69_fu_2232_p2 = (len_68_fu_2219_p3 + 3'd1);

assign len_6_fu_710_p3 = ((done_3_fu_698_p2[0:0] == 1'b1) ? zext_ln131_fu_679_p1 : len_5_fu_704_p2);

assign len_70_fu_2238_p3 = ((or_ln135_25_fu_2227_p2[0:0] == 1'b1) ? len_68_fu_2219_p3 : len_69_fu_2232_p2);

assign len_72_fu_1692_p3 = ((and_ln141_2_fu_1686_p2[0:0] == 1'b1) ? len_10_fu_1649_p3 : 3'd0);

assign len_73_fu_1770_p3 = ((and_ln141_5_fu_1764_p2[0:0] == 1'b1) ? len_22_fu_1727_p3 : 3'd0);

assign len_74_fu_1912_p3 = ((and_ln141_8_fu_1906_p2[0:0] == 1'b1) ? len_34_fu_1840_p3 : 3'd0);

assign len_75_fu_2054_p3 = ((and_ln141_11_fu_2048_p2[0:0] == 1'b1) ? len_46_fu_1982_p3 : 3'd0);

assign len_76_fu_2182_p3 = ((and_ln141_14_fu_2176_p2[0:0] == 1'b1) ? len_58_fu_2110_p3 : 3'd0);

assign len_77_fu_2310_p3 = ((and_ln141_17_fu_2304_p2[0:0] == 1'b1) ? len_70_fu_2238_p3 : 3'd0);

assign len_7_fu_1628_p2 = (len_6_reg_2601 + 3'd1);

assign len_8_fu_1633_p3 = ((done_4_reg_2607[0:0] == 1'b1) ? len_6_reg_2601 : len_7_fu_1628_p2);

assign len_9_fu_1643_p2 = (len_8_fu_1633_p3 + 3'd1);

assign len_fu_592_p2 = ((trunc_ln135_fu_588_p1 == present_window_11_load_reg_2560) ? 1'b1 : 1'b0);

assign match_length_10_fu_2435_p3 = ((icmp_ln149_5_fu_2370_p2[0:0] == 1'b1) ? len_77_reg_2812 : match_length_8_fu_2363_p3);

assign match_length_2_fu_1784_p3 = ((icmp_ln149_1_fu_1778_p2[0:0] == 1'b1) ? len_73_fu_1770_p3 : len_72_fu_1692_p3);

assign match_length_4_fu_1926_p3 = ((icmp_ln149_2_fu_1920_p2[0:0] == 1'b1) ? len_74_fu_1912_p3 : match_length_2_fu_1784_p3);

assign match_length_6_fu_2352_p3 = ((icmp_ln149_3_fu_2348_p2[0:0] == 1'b1) ? len_75_reg_2790 : match_length_4_reg_2779);

assign match_length_8_fu_2363_p3 = ((icmp_ln149_4_fu_2358_p2[0:0] == 1'b1) ? len_76_reg_2801 : match_length_6_fu_2352_p3);

assign match_offset_1_fu_1743_p2 = ($signed(sub_ln141_1_reg_2655) + $signed(32'd4294967295));

assign match_offset_2_fu_1882_p2 = ($signed(sub_ln141_2_fu_1861_p2) + $signed(32'd4294967295));

assign match_offset_3_fu_2024_p2 = ($signed(sub_ln141_3_fu_2003_p2) + $signed(32'd4294967295));

assign match_offset_4_fu_2152_p2 = ($signed(sub_ln141_4_fu_2131_p2) + $signed(32'd4294967295));

assign match_offset_5_fu_2280_p2 = ($signed(sub_ln141_5_fu_2259_p2) + $signed(32'd4294967295));

assign match_offset_fu_1665_p2 = ($signed(sub_ln141_reg_2623) + $signed(32'd4294967295));

assign or_ln135_10_fu_1829_p2 = (icmp_ln135_16_reg_2686 | done_14_fu_1811_p2);

assign or_ln135_15_fu_1971_p2 = (icmp_ln135_22_reg_2712 | done_19_fu_1953_p2);

assign or_ln135_20_fu_2099_p2 = (icmp_ln135_28_reg_2738 | done_24_fu_2081_p2);

assign or_ln135_25_fu_2227_p2 = (icmp_ln135_34_reg_2764 | done_29_fu_2209_p2);

assign or_ln135_5_fu_1717_p2 = (icmp_ln135_10_reg_2645 | done_9_reg_2639);

assign or_ln135_fu_1639_p2 = (icmp_ln135_4_reg_2613 | done_4_reg_2607);

assign or_ln149_1_fu_2381_p2 = (icmp_ln149_3_fu_2348_p2 | icmp_ln149_2_reg_2774);

assign or_ln149_2_fu_2334_p2 = (icmp_ln149_fu_1700_p2 | icmp_ln149_1_fu_1778_p2);

assign or_ln149_3_fu_2422_p2 = (or_ln149_fu_2375_p2 | or_ln149_1_fu_2381_p2);

assign or_ln149_fu_2375_p2 = (icmp_ln149_5_fu_2370_p2 | icmp_ln149_4_fu_2358_p2);

assign present_window_11_out = present_window_11_fu_276;

assign present_window_12_out = present_window_12_load_reg_2512_pp0_iter2_reg;

assign present_window_13_out = present_window_13_load_reg_2524_pp0_iter2_reg;

assign present_window_14_out = present_window_14_load_reg_2536_pp0_iter2_reg;

assign present_window_15_out = present_window_15_load_reg_2548_pp0_iter2_reg;

assign select_ln149_1_fu_2392_p3 = ((icmp_ln149_5_fu_2370_p2[0:0] == 1'b1) ? trunc_ln149_2_fu_2386_p1 : trunc_ln149_3_fu_2389_p1);

assign select_ln149_2_fu_2406_p3 = ((icmp_ln149_3_fu_2348_p2[0:0] == 1'b1) ? trunc_ln149_4_fu_2400_p1 : trunc_ln149_5_fu_2403_p1);

assign select_ln149_3_fu_2414_p3 = ((or_ln149_fu_2375_p2[0:0] == 1'b1) ? select_ln149_1_fu_2392_p3 : select_ln149_2_fu_2406_p3);

assign select_ln149_4_fu_2340_p3 = ((or_ln149_2_fu_2334_p2[0:0] == 1'b1) ? select_ln149_fu_2326_p3 : 16'd0);

assign select_ln149_5_fu_2428_p3 = ((or_ln149_3_fu_2422_p2[0:0] == 1'b1) ? select_ln149_3_fu_2414_p3 : select_ln149_4_reg_2818);

assign select_ln149_fu_2326_p3 = ((icmp_ln149_1_fu_1778_p2[0:0] == 1'b1) ? trunc_ln149_fu_2318_p1 : trunc_ln149_1_fu_2322_p1);

assign shl_ln109_1_fu_474_p3 = {{present_window_12_fu_280}, {3'd0}};

assign shl_ln109_2_fu_482_p3 = {{present_window_13_fu_284}, {2'd0}};

assign shl_ln_fu_466_p3 = {{trunc_ln109_fu_462_p1}, {4'd0}};

assign sub_ln141_1_fu_974_p2 = (currIdx_fu_546_p2 - zext_ln133_1_fu_792_p1);

assign sub_ln141_2_fu_1861_p2 = (currIdx_reg_2589 - zext_ln133_2_fu_1792_p1);

assign sub_ln141_3_fu_2003_p2 = (currIdx_reg_2589 - zext_ln133_3_fu_1934_p1);

assign sub_ln141_4_fu_2131_p2 = (currIdx_reg_2589 - zext_ln133_4_fu_2062_p1);

assign sub_ln141_5_fu_2259_p2 = (currIdx_reg_2589 - zext_ln133_5_fu_2190_p1);

assign sub_ln141_fu_760_p2 = (currIdx_fu_546_p2 - zext_ln133_fu_584_p1);

assign tmp_10_fu_932_p4 = {{dict_q1[111:104]}};

assign tmp_11_fu_953_p4 = {{dict_q1[119:112]}};

assign tmp_12_fu_1735_p3 = len_22_fu_1727_p3[32'd2];

assign tmp_13_fu_1006_p4 = {{dict_q1[151:144]}};

assign tmp_14_fu_1031_p4 = {{dict_q1[159:152]}};

assign tmp_15_fu_1068_p4 = {{dict_q1[167:160]}};

assign tmp_16_fu_1103_p4 = {{dict_q1[175:168]}};

assign tmp_17_fu_1124_p4 = {{dict_q1[183:176]}};

assign tmp_18_fu_1139_p4 = {{dict_q1[191:184]}};

assign tmp_19_fu_1164_p4 = {{dict_q1[223:216]}};

assign tmp_1_fu_766_p4 = {{sub_ln141_fu_760_p2[31:16]}};

assign tmp_20_fu_1189_p4 = {{dict_q1[231:224]}};

assign tmp_21_fu_1226_p4 = {{dict_q1[239:232]}};

assign tmp_22_fu_1261_p4 = {{dict_q1[247:240]}};

assign tmp_23_fu_1282_p4 = {{dict_q1[255:248]}};

assign tmp_24_fu_1297_p4 = {{dict_q1[263:256]}};

assign tmp_25_fu_1322_p4 = {{dict_q1[295:288]}};

assign tmp_26_fu_1347_p4 = {{dict_q1[303:296]}};

assign tmp_27_fu_1384_p4 = {{dict_q1[311:304]}};

assign tmp_28_fu_1419_p4 = {{dict_q1[319:312]}};

assign tmp_29_fu_1440_p4 = {{dict_q1[327:320]}};

assign tmp_2_fu_607_p4 = {{dict_q1[15:8]}};

assign tmp_30_fu_1455_p4 = {{dict_q1[335:328]}};

assign tmp_31_fu_1480_p4 = {{dict_q1[367:360]}};

assign tmp_32_fu_1505_p4 = {{dict_q1[375:368]}};

assign tmp_33_fu_1542_p4 = {{dict_q1[383:376]}};

assign tmp_34_fu_1577_p4 = {{dict_q1[391:384]}};

assign tmp_35_fu_1598_p4 = {{dict_q1[399:392]}};

assign tmp_36_fu_1613_p4 = {{dict_q1[407:400]}};

assign tmp_37_fu_980_p4 = {{sub_ln141_1_fu_974_p2[31:16]}};

assign tmp_38_fu_1848_p3 = len_34_fu_1840_p3[32'd2];

assign tmp_39_fu_1866_p4 = {{sub_ln141_2_fu_1861_p2[31:16]}};

assign tmp_3_fu_644_p4 = {{dict_q1[23:16]}};

assign tmp_40_fu_1990_p3 = len_46_fu_1982_p3[32'd2];

assign tmp_41_fu_2008_p4 = {{sub_ln141_3_fu_2003_p2[31:16]}};

assign tmp_42_fu_2118_p3 = len_58_fu_2110_p3[32'd2];

assign tmp_43_fu_2136_p4 = {{sub_ln141_4_fu_2131_p2[31:16]}};

assign tmp_44_fu_2246_p3 = len_70_fu_2238_p3[32'd2];

assign tmp_45_fu_2264_p4 = {{sub_ln141_5_fu_2259_p2[31:16]}};

assign tmp_4_fu_683_p4 = {{dict_q1[31:24]}};

assign tmp_5_fu_718_p4 = {{dict_q1[39:32]}};

assign tmp_6_fu_739_p4 = {{dict_q1[47:40]}};

assign tmp_7_fu_858_p4 = {{dict_q1[95:88]}};

assign tmp_8_fu_897_p4 = {{dict_q1[103:96]}};

assign tmp_9_fu_796_p4 = {{dict_q1[79:72]}};

assign tmp_fu_1657_p3 = len_10_fu_1649_p3[32'd2];

assign tmp_s_fu_821_p4 = {{dict_q1[87:80]}};

assign trunc_ln109_fu_462_p1 = present_window_11_fu_276[6:0];

assign trunc_ln116_fu_551_p1 = dict_q1[359:0];

assign trunc_ln121_fu_555_p1 = currIdx_fu_546_p2[23:0];

assign trunc_ln135_fu_588_p1 = dict_q1[7:0];

assign trunc_ln149_1_fu_2322_p1 = match_offset_fu_1665_p2[15:0];

assign trunc_ln149_2_fu_2386_p1 = match_offset_5_reg_2807[15:0];

assign trunc_ln149_3_fu_2389_p1 = match_offset_4_reg_2796[15:0];

assign trunc_ln149_4_fu_2400_p1 = match_offset_3_reg_2785[15:0];

assign trunc_ln149_5_fu_2403_p1 = match_offset_2_reg_2769[15:0];

assign trunc_ln149_fu_2318_p1 = match_offset_1_fu_1743_p2[15:0];

assign xor_ln111_1_fu_504_p2 = (zext_ln111_1_fu_500_p1 ^ shl_ln109_1_fu_474_p3);

assign xor_ln111_fu_494_p2 = (zext_ln111_fu_490_p1 ^ shl_ln109_2_fu_482_p3);

assign zext_ln111_1_fu_500_p1 = xor_ln111_fu_494_p2;

assign zext_ln111_fu_490_p1 = present_window_14_fu_288;

assign zext_ln115_fu_516_p1 = hash_fu_510_p2;

assign zext_ln127_fu_2442_p1 = match_length_10_fu_2435_p3;

assign zext_ln131_1_fu_893_p1 = len_16_fu_885_p3;

assign zext_ln131_2_fu_1795_p1 = len_28_reg_2670;

assign zext_ln131_3_fu_1937_p1 = len_40_reg_2696;

assign zext_ln131_4_fu_2065_p1 = len_52_reg_2722;

assign zext_ln131_5_fu_2193_p1 = len_64_reg_2748;

assign zext_ln131_fu_679_p1 = len_4_fu_671_p3;

assign zext_ln133_1_fu_792_p1 = compareIdx_1_fu_782_p4;

assign zext_ln133_2_fu_1792_p1 = compareIdx_2_reg_2665;

assign zext_ln133_3_fu_1934_p1 = compareIdx_3_reg_2691;

assign zext_ln133_4_fu_2062_p1 = compareIdx_4_reg_2717;

assign zext_ln133_5_fu_2190_p1 = compareIdx_5_reg_2743;

assign zext_ln133_fu_584_p1 = compareIdx_fu_574_p4;

assign zext_ln135_1_fu_811_p1 = len_12_fu_806_p2;

assign zext_ln135_2_fu_1021_p1 = len_24_fu_1016_p2;

assign zext_ln135_3_fu_1179_p1 = len_36_fu_1174_p2;

assign zext_ln135_4_fu_1337_p1 = len_48_fu_1332_p2;

assign zext_ln135_5_fu_1495_p1 = len_60_fu_1490_p2;

assign zext_ln135_fu_597_p1 = len_fu_592_p2;

endmodule //lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress
