`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  9 2025 16:46:18 CST (Jun  9 2025 08:46:18 UTC)

module dut_LessThan_7Ux8U_1U_1(in2, in1, out1);
  input [6:0] in2;
  input [7:0] in1;
  output out1;
  wire [6:0] in2;
  wire [7:0] in1;
  wire out1;
  wire lt_16_31_n_0, lt_16_31_n_1, lt_16_31_n_2, lt_16_31_n_3,
       lt_16_31_n_4, lt_16_31_n_5, lt_16_31_n_6, lt_16_31_n_7;
  wire lt_16_31_n_8, lt_16_31_n_9, lt_16_31_n_10, lt_16_31_n_11,
       lt_16_31_n_12, lt_16_31_n_13, lt_16_31_n_14, lt_16_31_n_15;
  wire lt_16_31_n_16, lt_16_31_n_17, lt_16_31_n_18, lt_16_31_n_19,
       lt_16_31_n_20, lt_16_31_n_21, lt_16_31_n_22, lt_16_31_n_23;
  wire lt_16_31_n_24, lt_16_31_n_25, lt_16_31_n_26;
  AOI21X1 lt_16_31_g146(.A0 (lt_16_31_n_21), .A1 (lt_16_31_n_26), .B0
       (lt_16_31_n_25), .Y (out1));
  OAI21X1 lt_16_31_g147(.A0 (lt_16_31_n_19), .A1 (lt_16_31_n_24), .B0
       (lt_16_31_n_22), .Y (lt_16_31_n_26));
  OAI21X1 lt_16_31_g148(.A0 (lt_16_31_n_20), .A1 (lt_16_31_n_23), .B0
       (lt_16_31_n_17), .Y (lt_16_31_n_25));
  AOI21X1 lt_16_31_g149(.A0 (lt_16_31_n_0), .A1 (lt_16_31_n_11), .B0
       (lt_16_31_n_15), .Y (lt_16_31_n_24));
  AOI21X2 lt_16_31_g150(.A0 (lt_16_31_n_14), .A1 (lt_16_31_n_16), .B0
       (lt_16_31_n_10), .Y (lt_16_31_n_23));
  AOI21X1 lt_16_31_g151(.A0 (lt_16_31_n_8), .A1 (lt_16_31_n_12), .B0
       (lt_16_31_n_9), .Y (lt_16_31_n_22));
  NOR2X1 lt_16_31_g152(.A (lt_16_31_n_20), .B (lt_16_31_n_18), .Y
       (lt_16_31_n_21));
  NAND2BX1 lt_16_31_g153(.AN (in1[7]), .B (lt_16_31_n_1), .Y
       (lt_16_31_n_20));
  NAND2X1 lt_16_31_g154(.A (lt_16_31_n_12), .B (lt_16_31_n_13), .Y
       (lt_16_31_n_19));
  OAI2BB1X1 lt_16_31_g155(.A0N (in1[4]), .A1N (lt_16_31_n_7), .B0
       (lt_16_31_n_16), .Y (lt_16_31_n_18));
  NAND3BXL lt_16_31_g156(.AN (in1[7]), .B (in2[6]), .C (lt_16_31_n_2),
       .Y (lt_16_31_n_17));
  NOR2X1 lt_16_31_g158(.A (lt_16_31_n_4), .B (in1[1]), .Y
       (lt_16_31_n_15));
  NOR2X1 lt_16_31_g159(.A (lt_16_31_n_7), .B (in1[4]), .Y
       (lt_16_31_n_14));
  NAND2X1 lt_16_31_g160(.A (in1[2]), .B (lt_16_31_n_5), .Y
       (lt_16_31_n_13));
  NAND2X2 lt_16_31_g161(.A (in1[5]), .B (lt_16_31_n_6), .Y
       (lt_16_31_n_16));
  NAND2X1 lt_16_31_g163(.A (in1[1]), .B (lt_16_31_n_4), .Y
       (lt_16_31_n_11));
  NOR2X1 lt_16_31_g164(.A (lt_16_31_n_6), .B (in1[5]), .Y
       (lt_16_31_n_10));
  NOR2BX1 lt_16_31_g165(.AN (in2[3]), .B (in1[3]), .Y (lt_16_31_n_9));
  NOR2X2 lt_16_31_g166(.A (in1[2]), .B (lt_16_31_n_5), .Y
       (lt_16_31_n_8));
  NAND2X2 lt_16_31_g167(.A (in1[3]), .B (lt_16_31_n_3), .Y
       (lt_16_31_n_12));
  INVX1 lt_16_31_g168(.A (in2[4]), .Y (lt_16_31_n_7));
  INVX1 lt_16_31_g169(.A (in2[5]), .Y (lt_16_31_n_6));
  INVX1 lt_16_31_g170(.A (in2[2]), .Y (lt_16_31_n_5));
  INVX1 lt_16_31_g171(.A (in2[1]), .Y (lt_16_31_n_4));
  CLKINVX2 lt_16_31_g174(.A (in2[3]), .Y (lt_16_31_n_3));
  INVXL lt_16_31_g175(.A (in1[6]), .Y (lt_16_31_n_2));
  NAND2BX1 lt_16_31_g2(.AN (in2[6]), .B (in1[6]), .Y (lt_16_31_n_1));
  NAND2BX1 lt_16_31_g176(.AN (in2[0]), .B (in1[0]), .Y (lt_16_31_n_0));
endmodule


