{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542998304076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542998304088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 16:38:23 2018 " "Processing started: Fri Nov 23 16:38:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542998304088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542998304088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Urna -c FPGA_Urna " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Urna -c FPGA_Urna" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542998304088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542998305574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542998305574 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fpga_urna.v(60) " "Verilog HDL information at fpga_urna.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542998315596 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpga_urna.v 2 2 " "Using design file fpga_urna.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Urna_module " "Found entity 1: Urna_module" {  } { { "Urna_module.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/Urna_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542998315600 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPGA_Urna " "Found entity 2: FPGA_Urna" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542998315600 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542998315600 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLOCK_50 fpga_urna.v(60) " "Verilog HDL error at fpga_urna.v(60): object \"CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 60 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542998315604 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/FPGA_Urna.map.smsg " "Generated suppressed messages file C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/FPGA_Urna.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542998315730 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "563 " "Peak virtual memory: 563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542998316067 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 23 16:38:36 2018 " "Processing ended: Fri Nov 23 16:38:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542998316067 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542998316067 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542998316067 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542998316067 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542998317763 ""}
