{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487123187706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487123187707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 20:46:20 2017 " "Processing started: Tue Feb 14 20:46:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487123187707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487123187707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ELEC374 -c ELEC374 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ELEC374 -c ELEC374" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487123187707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1487123188094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elec374.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elec374.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ELEC374-bdf_type " "Found design unit 1: ELEC374-bdf_type" {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123188575 ""} { "Info" "ISGN_ENTITY_NAME" "1 ELEC374 " "Found entity 1: ELEC374" {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123188575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487123188575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "../reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123188583 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123188583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487123188583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder32to5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder32to5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder32to5-behavior " "Found design unit 1: encoder32to5-behavior" {  } { { "../encoder32to5.vhd" "" { Text "E:/Phase 1/encoder32to5.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123188591 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder32to5 " "Found entity 1: encoder32to5" {  } { { "../encoder32to5.vhd" "" { Text "E:/Phase 1/encoder32to5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123188591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487123188591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-testbench_arch " "Found design unit 1: testbench-testbench_arch" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123188598 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123188598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487123188598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDMux-behaviour " "Found design unit 1: MDMux-behaviour" {  } { { "MDMux.vhd" "" { Text "E:/Phase 1/MDMux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123188609 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDMux " "Found entity 1: MDMux" {  } { { "MDMux.vhd" "" { Text "E:/Phase 1/MDMux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123188609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487123188609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLAdder-behaviour " "Found design unit 1: CLAdder-behaviour" {  } { { "CLAdder.vhd" "" { Text "E:/Phase 1/CLAdder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123188615 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLAdder " "Found entity 1: CLAdder" {  } { { "CLAdder.vhd" "" { Text "E:/Phase 1/CLAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123188615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487123188615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral " "Found design unit 1: alu-behavioral" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123188622 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123188622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487123188622 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "ren0 testbench.vhd(168) " "VHDL error at testbench.vhd(168): object \"ren0\" is used but not declared" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 168 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1487123188623 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "ren1 testbench.vhd(169) " "VHDL error at testbench.vhd(169): object \"ren1\" is used but not declared" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 169 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1487123188623 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "ren2 testbench.vhd(170) " "VHDL error at testbench.vhd(170): object \"ren2\" is used but not declared" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 170 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1487123188623 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "ren3 testbench.vhd(171) " "VHDL error at testbench.vhd(171): object \"ren3\" is used but not declared" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 171 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1487123188623 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "ren4 testbench.vhd(172) " "VHDL error at testbench.vhd(172): object \"ren4\" is used but not declared" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 172 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1487123188623 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "ren5 testbench.vhd(173) " "VHDL error at testbench.vhd(173): object \"ren5\" is used but not declared" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 173 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1487123188624 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "ren6 testbench.vhd(174) " "VHDL error at testbench.vhd(174): object \"ren6\" is used but not declared" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 174 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1487123188624 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "ren7 testbench.vhd(175) " "VHDL error at testbench.vhd(175): object \"ren7\" is used but not declared" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 175 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1487123188624 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "ren8 testbench.vhd(176) " "VHDL error at testbench.vhd(176): object \"ren8\" is used but not declared" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 176 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1487123188624 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "ren9 testbench.vhd(177) " "VHDL error at testbench.vhd(177): object \"ren9\" is used but not declared" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 177 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1487123188625 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "renA testbench.vhd(178) " "VHDL error at testbench.vhd(178): object \"renA\" is used but not declared" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 178 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1487123188625 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "renB testbench.vhd(179) " "VHDL error at testbench.vhd(179): object \"renB\" is used but not declared" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 179 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1487123188625 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "renC testbench.vhd(180) " "VHDL error at testbench.vhd(180): object \"renC\" is used but not declared" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 180 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1487123188625 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "renD testbench.vhd(181) " "VHDL error at testbench.vhd(181): object \"renD\" is used but not declared" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 181 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1487123188625 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "renE testbench.vhd(182) " "VHDL error at testbench.vhd(182): object \"renE\" is used but not declared" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 182 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1487123188625 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "renF testbench.vhd(183) " "VHDL error at testbench.vhd(183): object \"renF\" is used but not declared" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 183 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1487123188625 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clr testbench.vhd(184) " "VHDL error at testbench.vhd(184): object \"clr\" is used but not declared" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 184 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1487123188625 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk testbench.vhd(185) " "VHDL error at testbench.vhd(185): object \"clk\" is used but not declared" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 185 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1487123188626 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "R0out testbench.vhd(186) " "VHDL error at testbench.vhd(186): object \"R0out\" is used but not declared" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 186 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1487123188626 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487123188998 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 14 20:46:28 2017 " "Processing ended: Tue Feb 14 20:46:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487123188998 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487123188998 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487123188998 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487123188998 ""}
