Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jul  5 11:39:50 2022
| Host         : ubuntu running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z030-fbg676
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1383)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2937)
5. checking no_input_delay (9)
6. checking no_output_delay (10)
7. checking multiple_clock (8457)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1383)
---------------------------
 There are 197 register/latch pins with no clock driven by root clock pin: jd_2_0 (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: design_1_i/HBIRD_E203_0/inst/pullup_TCK/O (HIGH)

 There are 989 register/latch pins with no clock driven by root clock pin: design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2937)
---------------------------------------------------
 There are 2937 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (8457)
---------------------------------
 There are 8457 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.965        0.000                      0                21590        0.028        0.000                      0                21590        1.100        0.000                       0                  8465  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
CLK200MHZ_P_0      {0.000 2.500}        5.000           200.000         
  clk_out1_mmcm    {0.000 59.609}       119.219         8.388           
  clk_out2_mmcm    {0.000 31.250}       62.500          16.000          
  clkfbout_mmcm    {0.000 2.500}        5.000           200.000         
sys_clk_pin        {0.000 2.500}        5.000           200.000         
  clk_out1_mmcm_1  {0.000 59.609}       119.219         8.388           
  clk_out2_mmcm_1  {0.000 31.250}       62.500          16.000          
  clkfbout_mmcm_1  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK200MHZ_P_0                                                                                                                                                        1.100        0.000                       0                     1  
  clk_out1_mmcm        116.691        0.000                      0                    8        0.195        0.000                      0                    8       59.209        0.000                       0                    10  
  clk_out2_mmcm         36.965        0.000                      0                18318        0.118        0.000                      0                18318       30.482        0.000                       0                  8451  
  clkfbout_mmcm                                                                                                                                                      3.592        0.000                       0                     3  
sys_clk_pin                                                                                                                                                          1.100        0.000                       0                     1  
  clk_out1_mmcm_1      116.692        0.000                      0                    8        0.195        0.000                      0                    8       59.209        0.000                       0                    10  
  clk_out2_mmcm_1       36.966        0.000                      0                18318        0.118        0.000                      0                18318       30.482        0.000                       0                  8451  
  clkfbout_mmcm_1                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mmcm_1  clk_out1_mmcm        116.691        0.000                      0                    8        0.095        0.000                      0                    8  
clk_out2_mmcm_1  clk_out2_mmcm         36.965        0.000                      0                18318        0.028        0.000                      0                18318  
clk_out1_mmcm    clk_out1_mmcm_1      116.691        0.000                      0                    8        0.095        0.000                      0                    8  
clk_out2_mmcm    clk_out2_mmcm_1       36.965        0.000                      0                18318        0.028        0.000                      0                18318  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_mmcm      clk_out2_mmcm           53.564        0.000                      0                 3264        0.388        0.000                      0                 3264  
**async_default**  clk_out2_mmcm_1    clk_out2_mmcm           53.564        0.000                      0                 3264        0.298        0.000                      0                 3264  
**async_default**  clk_out2_mmcm      clk_out2_mmcm_1         53.564        0.000                      0                 3264        0.298        0.000                      0                 3264  
**async_default**  clk_out2_mmcm_1    clk_out2_mmcm_1         53.565        0.000                      0                 3264        0.388        0.000                      0                 3264  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK200MHZ_P_0
  To Clock:  CLK200MHZ_P_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK200MHZ_P_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK200MHZ_P_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      116.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       59.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.691ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.395ns (15.853%)  route 2.097ns (84.147%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/Q
                         net (fo=1, routed)           0.517    -1.301    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.208 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG_inst/O
                         net (fo=991, routed)         1.580     0.372    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.043     0.415 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000     0.415    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.064   117.106    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        117.106    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                116.691    

Slack (MET) :             117.871ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.367ns (33.205%)  route 0.738ns (66.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.446    -1.395    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.131    -1.264 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.293    -0.971    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)       -0.117   116.900    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        116.900    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                117.871    

Slack (MET) :             118.079ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.410ns (37.270%)  route 0.690ns (62.730%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.446    -1.395    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.123    -1.272 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3/O
                         net (fo=2, routed)           0.244    -1.028    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.051    -0.977 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.977    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.103    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        117.103    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                118.079    

Slack (MET) :             118.260ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.363ns (38.466%)  route 0.581ns (61.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.581    -1.260    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y95         LUT2 (Prop_lut2_I1_O)        0.127    -1.133 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.133    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.086   117.128    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        117.128    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                118.260    

Slack (MET) :             118.334ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.359ns (43.528%)  route 0.466ns (56.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.466    -1.375    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT6 (Prop_lut6_I1_O)        0.123    -1.252 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.252    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.083    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        117.083    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                118.334    

Slack (MET) :             118.344ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.359ns (44.062%)  route 0.456ns (55.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.456    -1.385    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.123    -1.262 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.262    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.083    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        117.083    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                118.344    

Slack (MET) :             118.358ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.365ns (44.471%)  route 0.456ns (55.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.456    -1.385    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.129    -1.256 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.256    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.103    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        117.103    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                118.358    

Slack (MET) :             118.595ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.302ns (51.437%)  route 0.285ns (48.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.259    -1.818 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.285    -1.533    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT1 (Prop_lut1_I0_O)        0.043    -1.490 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.490    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.064   117.106    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        117.106    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                118.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.145ns (49.806%)  route 0.146ns (50.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.296    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT2 (Prop_lut2_I0_O)        0.027    -0.269 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.269    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.096    -0.465    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.118    -0.443 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.296    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT1 (Prop_lut1_I0_O)        0.028    -0.268 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.087    -0.474    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.173ns (56.883%)  route 0.131ns (43.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.322    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.066    -0.256 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.465    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.146ns (49.022%)  route 0.152ns (50.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.152    -0.291    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT6 (Prop_lut6_I4_O)        0.028    -0.263 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.474    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.171ns (56.597%)  route 0.131ns (43.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.322    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]
    SLICE_X58Y96         LUT5 (Prop_lut5_I3_O)        0.064    -0.258 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000    -0.258    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.474    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.144ns (42.178%)  route 0.197ns (57.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.197    -0.245    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.026    -0.219 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.465    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.515%)  route 0.197ns (57.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.197    -0.245    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT3 (Prop_lut3_I0_O)        0.028    -0.217 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.217    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.474    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.175ns (42.930%)  route 0.233ns (57.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.087    -0.367    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.068    -0.299 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.146    -0.153    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism              0.024    -0.550    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)        -0.003    -0.553    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.400    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm
Waveform(ns):       { 0.000 59.609 }
Period(ns):         119.219
Sources:            { design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         119.219     117.810    BUFGCTRL_X0Y3    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         119.219     118.148    MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.219     94.141     MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       36.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.965ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        25.002ns  (logic 3.499ns (13.995%)  route 21.503ns (86.005%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    19.693    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.736 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.781    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.043    20.559 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          2.537    23.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.357    61.242    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism             -0.674    60.568    
                         clock uncertainty           -0.090    60.478    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.062    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         60.062    
                         arrival time                         -23.097    
  -------------------------------------------------------------------
                         slack                                 36.965    

Slack (MET) :             37.202ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        24.748ns  (logic 3.499ns (14.138%)  route 21.249ns (85.862%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 61.226 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    19.693    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.736 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.781    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.043    20.559 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          2.284    22.844    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.341    61.226    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKBWRCLK
                         clock pessimism             -0.674    60.552    
                         clock uncertainty           -0.090    60.462    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.046    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1
  -------------------------------------------------------------------
                         required time                         60.046    
                         arrival time                         -22.844    
  -------------------------------------------------------------------
                         slack                                 37.202    

Slack (MET) :             37.229ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        24.737ns  (logic 3.499ns (14.145%)  route 21.238ns (85.855%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 61.241 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    19.693    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.736 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.781    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.043    20.559 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          2.272    22.832    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.356    61.241    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.674    60.567    
                         clock uncertainty           -0.090    60.477    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.061    
                         arrival time                         -22.832    
  -------------------------------------------------------------------
                         slack                                 37.229    

Slack (MET) :             37.259ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        24.635ns  (logic 3.499ns (14.203%)  route 21.136ns (85.797%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 61.169 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.725    19.765    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X54Y11         LUT6 (Prop_lut6_I4_O)        0.043    19.808 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_9/O
                         net (fo=18, routed)          0.605    20.412    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[5]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.043    20.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          2.275    22.730    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.284    61.169    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/CLKBWRCLK
                         clock pessimism             -0.674    60.495    
                         clock uncertainty           -0.090    60.405    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.416    59.989    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1
  -------------------------------------------------------------------
                         required time                         59.989    
                         arrival time                         -22.730    
  -------------------------------------------------------------------
                         slack                                 37.259    

Slack (MET) :             37.331ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        24.475ns  (logic 3.507ns (14.329%)  route 20.968ns (85.671%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 61.174 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.607    19.646    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X52Y10         LUT6 (Prop_lut6_I4_O)        0.043    19.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_7/O
                         net (fo=18, routed)          0.788    20.477    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[7]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.051    20.528 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.042    22.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.289    61.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism             -0.674    60.500    
                         clock uncertainty           -0.090    60.410    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.509    59.901    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         59.901    
                         arrival time                         -22.570    
  -------------------------------------------------------------------
                         slack                                 37.331    

Slack (MET) :             37.350ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        24.615ns  (logic 3.499ns (14.215%)  route 21.116ns (85.785%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 61.241 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.695    19.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X52Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.778 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_11/O
                         net (fo=18, routed)          0.673    20.451    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[3]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.043    20.494 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.216    22.711    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.356    61.241    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.674    60.567    
                         clock uncertainty           -0.090    60.477    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.416    60.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.061    
                         arrival time                         -22.711    
  -------------------------------------------------------------------
                         slack                                 37.350    

Slack (MET) :             37.429ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        24.521ns  (logic 3.499ns (14.269%)  route 21.022ns (85.731%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 61.226 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.695    19.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X52Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.778 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_11/O
                         net (fo=18, routed)          0.673    20.451    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[3]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.043    20.494 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.122    22.617    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.341    61.226    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKBWRCLK
                         clock pessimism             -0.674    60.552    
                         clock uncertainty           -0.090    60.462    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.416    60.046    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1
  -------------------------------------------------------------------
                         required time                         60.046    
                         arrival time                         -22.617    
  -------------------------------------------------------------------
                         slack                                 37.429    

Slack (MET) :             37.437ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        24.529ns  (logic 3.499ns (14.265%)  route 21.030ns (85.735%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 61.241 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.725    19.765    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X54Y11         LUT6 (Prop_lut6_I4_O)        0.043    19.808 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_9/O
                         net (fo=18, routed)          0.605    20.412    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[5]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.043    20.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          2.169    22.624    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.356    61.241    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.674    60.567    
                         clock uncertainty           -0.090    60.477    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.416    60.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.061    
                         arrival time                         -22.624    
  -------------------------------------------------------------------
                         slack                                 37.437    

Slack (MET) :             37.447ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        24.452ns  (logic 3.499ns (14.310%)  route 20.953ns (85.690%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 61.174 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    19.693    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.736 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.781    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.043    20.559 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          1.987    22.547    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.289    61.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism             -0.674    60.500    
                         clock uncertainty           -0.090    60.410    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    59.994    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         59.994    
                         arrival time                         -22.547    
  -------------------------------------------------------------------
                         slack                                 37.447    

Slack (MET) :             37.469ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        24.483ns  (logic 3.499ns (14.291%)  route 20.984ns (85.709%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 61.228 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    19.693    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.736 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.781    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.043    20.559 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          2.019    22.579    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.343    61.228    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism             -0.674    60.554    
                         clock uncertainty           -0.090    60.464    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.048    
                         arrival time                         -22.579    
  -------------------------------------------------------------------
                         slack                                 37.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_axilite_por_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.606    -0.497    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/s_axi_lite_aclk
    SLICE_X87Y44         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_axilite_por_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y44         FDRE (Prop_fdre_C_Q)         0.100    -0.397 f  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_axilite_por_reg1_reg/Q
                         net (fo=2, routed)           0.088    -0.308    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_axilite_por_reg1
    SLICE_X86Y44         LUT5 (Prop_lut5_I1_O)        0.028    -0.280 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0
    SLICE_X86Y44         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.826    -0.490    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/s_axi_lite_aclk
    SLICE_X86Y44         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg/C
                         clock pessimism              0.004    -0.486    
    SLICE_X86Y44         FDRE (Hold_fdre_C_D)         0.087    -0.399    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.756%)  route 0.064ns (33.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.598    -0.505    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/m_axi_aclk
    SLICE_X72Y36         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDRE (Prop_fdre_C_Q)         0.100    -0.405 f  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[3]/Q
                         net (fo=4, routed)           0.064    -0.341    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg_n_0_[3]
    SLICE_X73Y36         LUT6 (Prop_lut6_I5_O)        0.028    -0.313 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_i_1__0/O
                         net (fo=1, routed)           0.000    -0.313    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_im2
    SLICE_X73Y36         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.818    -0.498    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/m_axi_aclk
    SLICE_X73Y36         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_reg/C
                         clock pessimism              0.004    -0.494    
    SLICE_X73Y36         FDRE (Hold_fdre_C_D)         0.060    -0.434    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.224%)  route 0.100ns (43.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.634    -0.469    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X11Y38         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.100    -0.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[0]/Q
                         net (fo=6, routed)           0.100    -0.269    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer[0]
    SLICE_X10Y38         LUT6 (Prop_lut6_I2_O)        0.028    -0.241 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer[3]_i_1_n_0
    SLICE_X10Y38         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X10Y38         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[3]/C
                         clock pessimism              0.002    -0.458    
    SLICE_X10Y38         FDCE (Hold_fdce_C_D)         0.087    -0.371    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/xfr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/T_119_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.281%)  route 0.074ns (36.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.591    -0.512    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X44Y18         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/xfr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDCE (Prop_fdce_C_Q)         0.100    -0.412 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/xfr_reg/Q
                         net (fo=4, routed)           0.074    -0.337    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/xfr
    SLICE_X45Y18         LUT4 (Prop_lut4_I2_O)        0.028    -0.309 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/T_119_i_1/O
                         net (fo=1, routed)           0.000    -0.309    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/GEN_14
    SLICE_X45Y18         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/T_119_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.810    -0.506    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X45Y18         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/T_119_reg/C
                         clock pessimism              0.005    -0.501    
    SLICE_X45Y18         FDCE (Hold_fdce_C_D)         0.060    -0.441    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/T_119_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.591%)  route 0.106ns (51.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.635    -0.468    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/clk_out2
    SLICE_X21Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDCE (Prop_fdce_C_Q)         0.100    -0.368 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.106    -0.262    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]_0
    SLICE_X22Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/clk_out2
    SLICE_X22Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.025    -0.435    
    SLICE_X22Y0          FDCE (Hold_fdce_C_D)         0.040    -0.395    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.063%)  route 0.078ns (37.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.585    -0.518    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X64Y28         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.100    -0.418 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/Q
                         net (fo=1, routed)           0.078    -0.339    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/qout_r[24]
    SLICE_X65Y28         LUT4 (Prop_lut4_I0_O)        0.028    -0.311 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/expl_axi_awaddr[6]_INST_0/O
                         net (fo=1, routed)           0.000    -0.311    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[62]_1[6]
    SLICE_X65Y28         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.804    -0.512    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X65Y28         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[7]/C
                         clock pessimism              0.005    -0.507    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.061    -0.446    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.287%)  route 0.111ns (52.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.637    -0.466    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/clk_out2
    SLICE_X15Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.100    -0.366 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/Q
                         net (fo=4, routed)           0.111    -0.254    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/i_vld_sync
    SLICE_X19Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.858    -0.458    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/clk_out2
    SLICE_X19Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.025    -0.433    
    SLICE_X19Y0          FDCE (Hold_fdce_C_D)         0.038    -0.395    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.480%)  route 0.084ns (39.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.603    -0.500    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_aclk
    SLICE_X81Y40         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40         FDRE (Prop_fdre_C_Q)         0.100    -0.400 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_reg[0]/Q
                         net (fo=1, routed)           0.084    -0.316    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_strb_reg_out_reg[3][0]
    SLICE_X80Y40         LUT6 (Prop_lut6_I5_O)        0.028    -0.288 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_strb_reg_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[3]_0[0]
    SLICE_X80Y40         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.824    -0.492    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_aclk
    SLICE_X80Y40         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]/C
                         clock pessimism              0.003    -0.489    
    SLICE_X80Y40         FDRE (Hold_fdre_C_D)         0.060    -0.429    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.480%)  route 0.084ns (39.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.543    -0.560    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/m_axi_aclk
    SLICE_X61Y50         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.100    -0.460 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[14]/Q
                         net (fo=1, routed)           0.084    -0.376    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_1[14]
    SLICE_X60Y50         LUT4 (Prop_lut4_I3_O)        0.028    -0.348 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.348    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR_n_81
    SLICE_X60Y50         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.743    -0.573    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/m_axi_aclk
    SLICE_X60Y50         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[14]/C
                         clock pessimism              0.024    -0.549    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.060    -0.489    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.801%)  route 0.090ns (41.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.595    -0.508    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/m_axi_aclk
    SLICE_X61Y49         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.408 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[22]/Q
                         net (fo=1, routed)           0.090    -0.318    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/curdesc_lsb_i_reg[31][16]
    SLICE_X59Y49         LUT5 (Prop_lut5_I4_O)        0.028    -0.290 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/curdesc_lsb_i[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i_reg[31]_1[16]
    SLICE_X59Y49         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.815    -0.501    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X59Y49         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i_reg[22]/C
                         clock pessimism              0.007    -0.494    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.061    -0.433    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i_reg[22]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X4Y4      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X4Y2      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y0      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y0      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y3      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X3Y5      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X4Y1      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X3Y0      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y1      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y5      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X36Y19     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X36Y19     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X36Y19     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X36Y19     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X36Y19     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X36Y19     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X36Y19     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X36Y19     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X14Y33     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X14Y33     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y38     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y38     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y38     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y38     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y38     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y38     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y38     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y38     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y38     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y38     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK200MHZ_P_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      116.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       59.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.692ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.395ns (15.853%)  route 2.097ns (84.147%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/Q
                         net (fo=1, routed)           0.517    -1.301    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.208 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG_inst/O
                         net (fo=991, routed)         1.580     0.372    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.043     0.415 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000     0.415    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.099   117.043    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.064   117.107    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        117.107    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                116.692    

Slack (MET) :             117.872ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.367ns (33.205%)  route 0.738ns (66.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.446    -1.395    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.131    -1.264 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.293    -0.971    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.099   117.018    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)       -0.117   116.901    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        116.901    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                117.872    

Slack (MET) :             118.080ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.410ns (37.270%)  route 0.690ns (62.730%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.446    -1.395    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.123    -1.272 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3/O
                         net (fo=2, routed)           0.244    -1.028    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.051    -0.977 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.977    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.099   117.018    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.104    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        117.104    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                118.080    

Slack (MET) :             118.262ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.363ns (38.466%)  route 0.581ns (61.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.581    -1.260    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y95         LUT2 (Prop_lut2_I1_O)        0.127    -1.133 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.133    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.099   117.043    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.086   117.129    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        117.129    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                118.262    

Slack (MET) :             118.336ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.359ns (43.528%)  route 0.466ns (56.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.466    -1.375    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT6 (Prop_lut6_I1_O)        0.123    -1.252 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.252    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.099   117.018    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.084    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        117.084    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                118.336    

Slack (MET) :             118.346ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.359ns (44.062%)  route 0.456ns (55.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.456    -1.385    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.123    -1.262 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.262    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.099   117.018    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.084    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        117.084    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                118.346    

Slack (MET) :             118.360ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.365ns (44.471%)  route 0.456ns (55.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.456    -1.385    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.129    -1.256 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.256    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.099   117.018    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.104    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        117.104    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                118.360    

Slack (MET) :             118.596ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.302ns (51.437%)  route 0.285ns (48.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.259    -1.818 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.285    -1.533    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT1 (Prop_lut1_I0_O)        0.043    -1.490 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.490    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.099   117.043    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.064   117.107    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        117.107    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                118.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.145ns (49.806%)  route 0.146ns (50.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.296    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT2 (Prop_lut2_I0_O)        0.027    -0.269 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.269    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.096    -0.465    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.118    -0.443 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.296    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT1 (Prop_lut1_I0_O)        0.028    -0.268 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.087    -0.474    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.173ns (56.883%)  route 0.131ns (43.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.322    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.066    -0.256 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.465    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.146ns (49.022%)  route 0.152ns (50.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.152    -0.291    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT6 (Prop_lut6_I4_O)        0.028    -0.263 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.474    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.171ns (56.597%)  route 0.131ns (43.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.322    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]
    SLICE_X58Y96         LUT5 (Prop_lut5_I3_O)        0.064    -0.258 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000    -0.258    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.474    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.144ns (42.178%)  route 0.197ns (57.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.197    -0.245    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.026    -0.219 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.465    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.515%)  route 0.197ns (57.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.197    -0.245    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT3 (Prop_lut3_I0_O)        0.028    -0.217 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.217    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.474    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.175ns (42.930%)  route 0.233ns (57.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.087    -0.367    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.068    -0.299 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.146    -0.153    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism              0.024    -0.550    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)        -0.003    -0.553    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.400    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm_1
Waveform(ns):       { 0.000 59.609 }
Period(ns):         119.219
Sources:            { design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         119.219     117.810    BUFGCTRL_X0Y3    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         119.219     118.148    MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.219     94.141     MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       36.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.966ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        25.002ns  (logic 3.499ns (13.995%)  route 21.503ns (86.005%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    19.693    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.736 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.781    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.043    20.559 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          2.537    23.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.357    61.242    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism             -0.674    60.568    
                         clock uncertainty           -0.089    60.479    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.063    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         60.063    
                         arrival time                         -23.097    
  -------------------------------------------------------------------
                         slack                                 36.966    

Slack (MET) :             37.203ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.748ns  (logic 3.499ns (14.138%)  route 21.249ns (85.862%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 61.226 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    19.693    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.736 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.781    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.043    20.559 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          2.284    22.844    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.341    61.226    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKBWRCLK
                         clock pessimism             -0.674    60.552    
                         clock uncertainty           -0.089    60.463    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.047    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1
  -------------------------------------------------------------------
                         required time                         60.047    
                         arrival time                         -22.844    
  -------------------------------------------------------------------
                         slack                                 37.203    

Slack (MET) :             37.230ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.737ns  (logic 3.499ns (14.145%)  route 21.238ns (85.855%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 61.241 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    19.693    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.736 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.781    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.043    20.559 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          2.272    22.832    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.356    61.241    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.674    60.567    
                         clock uncertainty           -0.089    60.478    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.062    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.062    
                         arrival time                         -22.832    
  -------------------------------------------------------------------
                         slack                                 37.230    

Slack (MET) :             37.260ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.635ns  (logic 3.499ns (14.203%)  route 21.136ns (85.797%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 61.169 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.725    19.765    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X54Y11         LUT6 (Prop_lut6_I4_O)        0.043    19.808 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_9/O
                         net (fo=18, routed)          0.605    20.412    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[5]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.043    20.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          2.275    22.730    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.284    61.169    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/CLKBWRCLK
                         clock pessimism             -0.674    60.495    
                         clock uncertainty           -0.089    60.406    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.416    59.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1
  -------------------------------------------------------------------
                         required time                         59.990    
                         arrival time                         -22.730    
  -------------------------------------------------------------------
                         slack                                 37.260    

Slack (MET) :             37.331ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.475ns  (logic 3.507ns (14.329%)  route 20.968ns (85.671%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 61.174 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.607    19.646    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X52Y10         LUT6 (Prop_lut6_I4_O)        0.043    19.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_7/O
                         net (fo=18, routed)          0.788    20.477    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[7]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.051    20.528 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.042    22.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.289    61.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism             -0.674    60.500    
                         clock uncertainty           -0.089    60.411    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.509    59.902    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         59.902    
                         arrival time                         -22.570    
  -------------------------------------------------------------------
                         slack                                 37.331    

Slack (MET) :             37.351ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.615ns  (logic 3.499ns (14.215%)  route 21.116ns (85.785%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 61.241 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.695    19.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X52Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.778 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_11/O
                         net (fo=18, routed)          0.673    20.451    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[3]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.043    20.494 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.216    22.711    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.356    61.241    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.674    60.567    
                         clock uncertainty           -0.089    60.478    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.416    60.062    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.062    
                         arrival time                         -22.711    
  -------------------------------------------------------------------
                         slack                                 37.351    

Slack (MET) :             37.430ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.521ns  (logic 3.499ns (14.269%)  route 21.022ns (85.731%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 61.226 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.695    19.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X52Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.778 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_11/O
                         net (fo=18, routed)          0.673    20.451    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[3]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.043    20.494 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.122    22.617    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.341    61.226    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKBWRCLK
                         clock pessimism             -0.674    60.552    
                         clock uncertainty           -0.089    60.463    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.416    60.047    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1
  -------------------------------------------------------------------
                         required time                         60.047    
                         arrival time                         -22.617    
  -------------------------------------------------------------------
                         slack                                 37.430    

Slack (MET) :             37.438ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.529ns  (logic 3.499ns (14.265%)  route 21.030ns (85.735%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 61.241 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.725    19.765    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X54Y11         LUT6 (Prop_lut6_I4_O)        0.043    19.808 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_9/O
                         net (fo=18, routed)          0.605    20.412    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[5]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.043    20.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          2.169    22.624    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.356    61.241    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.674    60.567    
                         clock uncertainty           -0.089    60.478    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.416    60.062    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.062    
                         arrival time                         -22.624    
  -------------------------------------------------------------------
                         slack                                 37.438    

Slack (MET) :             37.448ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.452ns  (logic 3.499ns (14.310%)  route 20.953ns (85.690%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 61.174 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    19.693    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.736 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.781    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.043    20.559 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          1.987    22.547    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.289    61.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism             -0.674    60.500    
                         clock uncertainty           -0.089    60.411    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    59.995    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         59.995    
                         arrival time                         -22.547    
  -------------------------------------------------------------------
                         slack                                 37.448    

Slack (MET) :             37.470ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.483ns  (logic 3.499ns (14.291%)  route 20.984ns (85.709%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 61.228 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    19.693    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.736 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.781    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.043    20.559 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          2.019    22.579    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.343    61.228    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism             -0.674    60.554    
                         clock uncertainty           -0.089    60.465    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.049    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.049    
                         arrival time                         -22.579    
  -------------------------------------------------------------------
                         slack                                 37.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_axilite_por_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.606    -0.497    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/s_axi_lite_aclk
    SLICE_X87Y44         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_axilite_por_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y44         FDRE (Prop_fdre_C_Q)         0.100    -0.397 f  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_axilite_por_reg1_reg/Q
                         net (fo=2, routed)           0.088    -0.308    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_axilite_por_reg1
    SLICE_X86Y44         LUT5 (Prop_lut5_I1_O)        0.028    -0.280 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0
    SLICE_X86Y44         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.826    -0.490    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/s_axi_lite_aclk
    SLICE_X86Y44         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg/C
                         clock pessimism              0.004    -0.486    
    SLICE_X86Y44         FDRE (Hold_fdre_C_D)         0.087    -0.399    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.756%)  route 0.064ns (33.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.598    -0.505    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/m_axi_aclk
    SLICE_X72Y36         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDRE (Prop_fdre_C_Q)         0.100    -0.405 f  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[3]/Q
                         net (fo=4, routed)           0.064    -0.341    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg_n_0_[3]
    SLICE_X73Y36         LUT6 (Prop_lut6_I5_O)        0.028    -0.313 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_i_1__0/O
                         net (fo=1, routed)           0.000    -0.313    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_im2
    SLICE_X73Y36         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.818    -0.498    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/m_axi_aclk
    SLICE_X73Y36         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_reg/C
                         clock pessimism              0.004    -0.494    
    SLICE_X73Y36         FDRE (Hold_fdre_C_D)         0.060    -0.434    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.224%)  route 0.100ns (43.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.634    -0.469    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X11Y38         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.100    -0.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[0]/Q
                         net (fo=6, routed)           0.100    -0.269    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer[0]
    SLICE_X10Y38         LUT6 (Prop_lut6_I2_O)        0.028    -0.241 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer[3]_i_1_n_0
    SLICE_X10Y38         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X10Y38         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[3]/C
                         clock pessimism              0.002    -0.458    
    SLICE_X10Y38         FDCE (Hold_fdce_C_D)         0.087    -0.371    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/xfr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/T_119_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.281%)  route 0.074ns (36.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.591    -0.512    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X44Y18         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/xfr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDCE (Prop_fdce_C_Q)         0.100    -0.412 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/xfr_reg/Q
                         net (fo=4, routed)           0.074    -0.337    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/xfr
    SLICE_X45Y18         LUT4 (Prop_lut4_I2_O)        0.028    -0.309 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/T_119_i_1/O
                         net (fo=1, routed)           0.000    -0.309    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/GEN_14
    SLICE_X45Y18         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/T_119_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.810    -0.506    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X45Y18         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/T_119_reg/C
                         clock pessimism              0.005    -0.501    
    SLICE_X45Y18         FDCE (Hold_fdce_C_D)         0.060    -0.441    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/T_119_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.591%)  route 0.106ns (51.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.635    -0.468    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/clk_out2
    SLICE_X21Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDCE (Prop_fdce_C_Q)         0.100    -0.368 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.106    -0.262    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]_0
    SLICE_X22Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/clk_out2
    SLICE_X22Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.025    -0.435    
    SLICE_X22Y0          FDCE (Hold_fdce_C_D)         0.040    -0.395    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.063%)  route 0.078ns (37.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.585    -0.518    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X64Y28         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.100    -0.418 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/Q
                         net (fo=1, routed)           0.078    -0.339    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/qout_r[24]
    SLICE_X65Y28         LUT4 (Prop_lut4_I0_O)        0.028    -0.311 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/expl_axi_awaddr[6]_INST_0/O
                         net (fo=1, routed)           0.000    -0.311    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[62]_1[6]
    SLICE_X65Y28         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.804    -0.512    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X65Y28         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[7]/C
                         clock pessimism              0.005    -0.507    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.061    -0.446    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.287%)  route 0.111ns (52.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.637    -0.466    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/clk_out2
    SLICE_X15Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.100    -0.366 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/Q
                         net (fo=4, routed)           0.111    -0.254    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/i_vld_sync
    SLICE_X19Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.858    -0.458    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/clk_out2
    SLICE_X19Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.025    -0.433    
    SLICE_X19Y0          FDCE (Hold_fdce_C_D)         0.038    -0.395    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.480%)  route 0.084ns (39.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.603    -0.500    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_aclk
    SLICE_X81Y40         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40         FDRE (Prop_fdre_C_Q)         0.100    -0.400 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_reg[0]/Q
                         net (fo=1, routed)           0.084    -0.316    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_strb_reg_out_reg[3][0]
    SLICE_X80Y40         LUT6 (Prop_lut6_I5_O)        0.028    -0.288 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_strb_reg_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[3]_0[0]
    SLICE_X80Y40         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.824    -0.492    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_aclk
    SLICE_X80Y40         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]/C
                         clock pessimism              0.003    -0.489    
    SLICE_X80Y40         FDRE (Hold_fdre_C_D)         0.060    -0.429    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.480%)  route 0.084ns (39.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.543    -0.560    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/m_axi_aclk
    SLICE_X61Y50         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.100    -0.460 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[14]/Q
                         net (fo=1, routed)           0.084    -0.376    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_1[14]
    SLICE_X60Y50         LUT4 (Prop_lut4_I3_O)        0.028    -0.348 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.348    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR_n_81
    SLICE_X60Y50         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.743    -0.573    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/m_axi_aclk
    SLICE_X60Y50         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[14]/C
                         clock pessimism              0.024    -0.549    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.060    -0.489    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.801%)  route 0.090ns (41.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.595    -0.508    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/m_axi_aclk
    SLICE_X61Y49         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.408 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[22]/Q
                         net (fo=1, routed)           0.090    -0.318    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/curdesc_lsb_i_reg[31][16]
    SLICE_X59Y49         LUT5 (Prop_lut5_I4_O)        0.028    -0.290 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/curdesc_lsb_i[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i_reg[31]_1[16]
    SLICE_X59Y49         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.815    -0.501    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X59Y49         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i_reg[22]/C
                         clock pessimism              0.007    -0.494    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.061    -0.433    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i_reg[22]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm_1
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X4Y4      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X4Y2      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y0      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y0      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y3      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X3Y5      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X4Y1      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X3Y0      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y1      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y5      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X36Y19     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X36Y19     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X36Y19     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X36Y19     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X36Y19     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X36Y19     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X36Y19     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X36Y19     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X14Y33     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X14Y33     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y38     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y38     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y38     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y38     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y38     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y38     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y38     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y38     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y38     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y38     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_1
  To Clock:  clkfbout_mmcm_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      116.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.691ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.395ns (15.853%)  route 2.097ns (84.147%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/Q
                         net (fo=1, routed)           0.517    -1.301    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.208 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG_inst/O
                         net (fo=991, routed)         1.580     0.372    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.043     0.415 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000     0.415    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.064   117.106    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        117.106    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                116.691    

Slack (MET) :             117.871ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.367ns (33.205%)  route 0.738ns (66.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.446    -1.395    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.131    -1.264 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.293    -0.971    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)       -0.117   116.900    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        116.900    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                117.871    

Slack (MET) :             118.079ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.410ns (37.270%)  route 0.690ns (62.730%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.446    -1.395    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.123    -1.272 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3/O
                         net (fo=2, routed)           0.244    -1.028    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.051    -0.977 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.977    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.103    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        117.103    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                118.079    

Slack (MET) :             118.260ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.363ns (38.466%)  route 0.581ns (61.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.581    -1.260    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y95         LUT2 (Prop_lut2_I1_O)        0.127    -1.133 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.133    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.086   117.128    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        117.128    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                118.260    

Slack (MET) :             118.334ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.359ns (43.528%)  route 0.466ns (56.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.466    -1.375    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT6 (Prop_lut6_I1_O)        0.123    -1.252 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.252    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.083    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        117.083    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                118.334    

Slack (MET) :             118.344ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.359ns (44.062%)  route 0.456ns (55.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.456    -1.385    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.123    -1.262 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.262    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.083    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        117.083    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                118.344    

Slack (MET) :             118.358ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.365ns (44.471%)  route 0.456ns (55.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.456    -1.385    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.129    -1.256 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.256    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.103    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        117.103    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                118.358    

Slack (MET) :             118.595ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.302ns (51.437%)  route 0.285ns (48.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.259    -1.818 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.285    -1.533    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT1 (Prop_lut1_I0_O)        0.043    -1.490 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.490    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.064   117.106    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        117.106    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                118.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.145ns (49.806%)  route 0.146ns (50.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.296    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT2 (Prop_lut2_I0_O)        0.027    -0.269 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.269    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.096    -0.364    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.118    -0.443 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.296    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT1 (Prop_lut1_I0_O)        0.028    -0.268 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.087    -0.373    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.173ns (56.883%)  route 0.131ns (43.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.322    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.066    -0.256 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.364    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.146ns (49.022%)  route 0.152ns (50.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.152    -0.291    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT6 (Prop_lut6_I4_O)        0.028    -0.263 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.373    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.171ns (56.597%)  route 0.131ns (43.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.322    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]
    SLICE_X58Y96         LUT5 (Prop_lut5_I3_O)        0.064    -0.258 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000    -0.258    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.373    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.144ns (42.178%)  route 0.197ns (57.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.197    -0.245    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.026    -0.219 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.364    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.515%)  route 0.197ns (57.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.197    -0.245    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT3 (Prop_lut3_I0_O)        0.028    -0.217 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.217    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.373    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.175ns (42.930%)  route 0.233ns (57.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.087    -0.367    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.068    -0.299 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.146    -0.153    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism              0.024    -0.550    
                         clock uncertainty            0.101    -0.449    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)        -0.003    -0.452    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.299    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       36.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.965ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        25.002ns  (logic 3.499ns (13.995%)  route 21.503ns (86.005%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    19.693    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.736 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.781    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.043    20.559 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          2.537    23.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.357    61.242    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism             -0.674    60.568    
                         clock uncertainty           -0.090    60.478    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.062    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         60.062    
                         arrival time                         -23.097    
  -------------------------------------------------------------------
                         slack                                 36.965    

Slack (MET) :             37.202ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.748ns  (logic 3.499ns (14.138%)  route 21.249ns (85.862%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 61.226 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    19.693    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.736 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.781    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.043    20.559 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          2.284    22.844    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.341    61.226    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKBWRCLK
                         clock pessimism             -0.674    60.552    
                         clock uncertainty           -0.090    60.462    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.046    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1
  -------------------------------------------------------------------
                         required time                         60.046    
                         arrival time                         -22.844    
  -------------------------------------------------------------------
                         slack                                 37.202    

Slack (MET) :             37.229ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.737ns  (logic 3.499ns (14.145%)  route 21.238ns (85.855%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 61.241 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    19.693    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.736 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.781    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.043    20.559 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          2.272    22.832    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.356    61.241    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.674    60.567    
                         clock uncertainty           -0.090    60.477    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.061    
                         arrival time                         -22.832    
  -------------------------------------------------------------------
                         slack                                 37.229    

Slack (MET) :             37.259ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.635ns  (logic 3.499ns (14.203%)  route 21.136ns (85.797%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 61.169 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.725    19.765    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X54Y11         LUT6 (Prop_lut6_I4_O)        0.043    19.808 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_9/O
                         net (fo=18, routed)          0.605    20.412    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[5]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.043    20.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          2.275    22.730    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.284    61.169    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/CLKBWRCLK
                         clock pessimism             -0.674    60.495    
                         clock uncertainty           -0.090    60.405    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.416    59.989    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1
  -------------------------------------------------------------------
                         required time                         59.989    
                         arrival time                         -22.730    
  -------------------------------------------------------------------
                         slack                                 37.259    

Slack (MET) :             37.331ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.475ns  (logic 3.507ns (14.329%)  route 20.968ns (85.671%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 61.174 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.607    19.646    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X52Y10         LUT6 (Prop_lut6_I4_O)        0.043    19.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_7/O
                         net (fo=18, routed)          0.788    20.477    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[7]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.051    20.528 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.042    22.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.289    61.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism             -0.674    60.500    
                         clock uncertainty           -0.090    60.410    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.509    59.901    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         59.901    
                         arrival time                         -22.570    
  -------------------------------------------------------------------
                         slack                                 37.331    

Slack (MET) :             37.350ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.615ns  (logic 3.499ns (14.215%)  route 21.116ns (85.785%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 61.241 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.695    19.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X52Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.778 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_11/O
                         net (fo=18, routed)          0.673    20.451    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[3]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.043    20.494 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.216    22.711    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.356    61.241    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.674    60.567    
                         clock uncertainty           -0.090    60.477    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.416    60.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.061    
                         arrival time                         -22.711    
  -------------------------------------------------------------------
                         slack                                 37.350    

Slack (MET) :             37.429ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.521ns  (logic 3.499ns (14.269%)  route 21.022ns (85.731%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 61.226 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.695    19.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X52Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.778 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_11/O
                         net (fo=18, routed)          0.673    20.451    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[3]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.043    20.494 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.122    22.617    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.341    61.226    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKBWRCLK
                         clock pessimism             -0.674    60.552    
                         clock uncertainty           -0.090    60.462    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.416    60.046    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1
  -------------------------------------------------------------------
                         required time                         60.046    
                         arrival time                         -22.617    
  -------------------------------------------------------------------
                         slack                                 37.429    

Slack (MET) :             37.437ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.529ns  (logic 3.499ns (14.265%)  route 21.030ns (85.735%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 61.241 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.725    19.765    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X54Y11         LUT6 (Prop_lut6_I4_O)        0.043    19.808 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_9/O
                         net (fo=18, routed)          0.605    20.412    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[5]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.043    20.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          2.169    22.624    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.356    61.241    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.674    60.567    
                         clock uncertainty           -0.090    60.477    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.416    60.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.061    
                         arrival time                         -22.624    
  -------------------------------------------------------------------
                         slack                                 37.437    

Slack (MET) :             37.447ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.452ns  (logic 3.499ns (14.310%)  route 20.953ns (85.690%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 61.174 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    19.693    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.736 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.781    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.043    20.559 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          1.987    22.547    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.289    61.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism             -0.674    60.500    
                         clock uncertainty           -0.090    60.410    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    59.994    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         59.994    
                         arrival time                         -22.547    
  -------------------------------------------------------------------
                         slack                                 37.447    

Slack (MET) :             37.469ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.483ns  (logic 3.499ns (14.291%)  route 20.984ns (85.709%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 61.228 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    19.693    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.736 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.781    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.043    20.559 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          2.019    22.579    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.343    61.228    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism             -0.674    60.554    
                         clock uncertainty           -0.090    60.464    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.048    
                         arrival time                         -22.579    
  -------------------------------------------------------------------
                         slack                                 37.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_axilite_por_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.004ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.606    -0.497    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/s_axi_lite_aclk
    SLICE_X87Y44         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_axilite_por_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y44         FDRE (Prop_fdre_C_Q)         0.100    -0.397 f  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_axilite_por_reg1_reg/Q
                         net (fo=2, routed)           0.088    -0.308    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_axilite_por_reg1
    SLICE_X86Y44         LUT5 (Prop_lut5_I1_O)        0.028    -0.280 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0
    SLICE_X86Y44         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.826    -0.490    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/s_axi_lite_aclk
    SLICE_X86Y44         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg/C
                         clock pessimism              0.004    -0.486    
                         clock uncertainty            0.090    -0.395    
    SLICE_X86Y44         FDRE (Hold_fdre_C_D)         0.087    -0.308    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.756%)  route 0.064ns (33.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.004ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.598    -0.505    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/m_axi_aclk
    SLICE_X72Y36         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDRE (Prop_fdre_C_Q)         0.100    -0.405 f  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[3]/Q
                         net (fo=4, routed)           0.064    -0.341    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg_n_0_[3]
    SLICE_X73Y36         LUT6 (Prop_lut6_I5_O)        0.028    -0.313 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_i_1__0/O
                         net (fo=1, routed)           0.000    -0.313    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_im2
    SLICE_X73Y36         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.818    -0.498    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/m_axi_aclk
    SLICE_X73Y36         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_reg/C
                         clock pessimism              0.004    -0.494    
                         clock uncertainty            0.090    -0.403    
    SLICE_X73Y36         FDRE (Hold_fdre_C_D)         0.060    -0.343    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_reg
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.224%)  route 0.100ns (43.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.634    -0.469    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X11Y38         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.100    -0.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[0]/Q
                         net (fo=6, routed)           0.100    -0.269    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer[0]
    SLICE_X10Y38         LUT6 (Prop_lut6_I2_O)        0.028    -0.241 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer[3]_i_1_n_0
    SLICE_X10Y38         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X10Y38         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[3]/C
                         clock pessimism              0.002    -0.458    
                         clock uncertainty            0.090    -0.367    
    SLICE_X10Y38         FDCE (Hold_fdce_C_D)         0.087    -0.280    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/xfr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/T_119_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.281%)  route 0.074ns (36.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.591    -0.512    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X44Y18         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/xfr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDCE (Prop_fdce_C_Q)         0.100    -0.412 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/xfr_reg/Q
                         net (fo=4, routed)           0.074    -0.337    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/xfr
    SLICE_X45Y18         LUT4 (Prop_lut4_I2_O)        0.028    -0.309 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/T_119_i_1/O
                         net (fo=1, routed)           0.000    -0.309    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/GEN_14
    SLICE_X45Y18         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/T_119_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.810    -0.506    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X45Y18         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/T_119_reg/C
                         clock pessimism              0.005    -0.501    
                         clock uncertainty            0.090    -0.410    
    SLICE_X45Y18         FDCE (Hold_fdce_C_D)         0.060    -0.350    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/T_119_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.591%)  route 0.106ns (51.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.635    -0.468    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/clk_out2
    SLICE_X21Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDCE (Prop_fdce_C_Q)         0.100    -0.368 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.106    -0.262    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]_0
    SLICE_X22Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/clk_out2
    SLICE_X22Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.025    -0.435    
                         clock uncertainty            0.090    -0.344    
    SLICE_X22Y0          FDCE (Hold_fdce_C_D)         0.040    -0.304    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.063%)  route 0.078ns (37.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.585    -0.518    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X64Y28         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.100    -0.418 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/Q
                         net (fo=1, routed)           0.078    -0.339    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/qout_r[24]
    SLICE_X65Y28         LUT4 (Prop_lut4_I0_O)        0.028    -0.311 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/expl_axi_awaddr[6]_INST_0/O
                         net (fo=1, routed)           0.000    -0.311    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[62]_1[6]
    SLICE_X65Y28         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.804    -0.512    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X65Y28         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[7]/C
                         clock pessimism              0.005    -0.507    
                         clock uncertainty            0.090    -0.416    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.061    -0.355    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.287%)  route 0.111ns (52.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.637    -0.466    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/clk_out2
    SLICE_X15Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.100    -0.366 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/Q
                         net (fo=4, routed)           0.111    -0.254    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/i_vld_sync
    SLICE_X19Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.858    -0.458    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/clk_out2
    SLICE_X19Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.025    -0.433    
                         clock uncertainty            0.090    -0.342    
    SLICE_X19Y0          FDCE (Hold_fdce_C_D)         0.038    -0.304    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.480%)  route 0.084ns (39.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.603    -0.500    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_aclk
    SLICE_X81Y40         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40         FDRE (Prop_fdre_C_Q)         0.100    -0.400 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_reg[0]/Q
                         net (fo=1, routed)           0.084    -0.316    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_strb_reg_out_reg[3][0]
    SLICE_X80Y40         LUT6 (Prop_lut6_I5_O)        0.028    -0.288 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_strb_reg_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[3]_0[0]
    SLICE_X80Y40         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.824    -0.492    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_aclk
    SLICE_X80Y40         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]/C
                         clock pessimism              0.003    -0.489    
                         clock uncertainty            0.090    -0.398    
    SLICE_X80Y40         FDRE (Hold_fdre_C_D)         0.060    -0.338    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.480%)  route 0.084ns (39.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.543    -0.560    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/m_axi_aclk
    SLICE_X61Y50         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.100    -0.460 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[14]/Q
                         net (fo=1, routed)           0.084    -0.376    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_1[14]
    SLICE_X60Y50         LUT4 (Prop_lut4_I3_O)        0.028    -0.348 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.348    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR_n_81
    SLICE_X60Y50         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.743    -0.573    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/m_axi_aclk
    SLICE_X60Y50         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[14]/C
                         clock pessimism              0.024    -0.549    
                         clock uncertainty            0.090    -0.458    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.060    -0.398    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.801%)  route 0.090ns (41.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.007ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.595    -0.508    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/m_axi_aclk
    SLICE_X61Y49         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.408 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[22]/Q
                         net (fo=1, routed)           0.090    -0.318    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/curdesc_lsb_i_reg[31][16]
    SLICE_X59Y49         LUT5 (Prop_lut5_I4_O)        0.028    -0.290 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/curdesc_lsb_i[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i_reg[31]_1[16]
    SLICE_X59Y49         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.815    -0.501    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X59Y49         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i_reg[22]/C
                         clock pessimism              0.007    -0.494    
                         clock uncertainty            0.090    -0.403    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.061    -0.342    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i_reg[22]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      116.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.691ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.395ns (15.853%)  route 2.097ns (84.147%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/Q
                         net (fo=1, routed)           0.517    -1.301    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.208 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG_inst/O
                         net (fo=991, routed)         1.580     0.372    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.043     0.415 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000     0.415    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.064   117.106    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        117.106    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                116.691    

Slack (MET) :             117.871ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.367ns (33.205%)  route 0.738ns (66.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.446    -1.395    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.131    -1.264 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.293    -0.971    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)       -0.117   116.900    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        116.900    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                117.871    

Slack (MET) :             118.079ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.410ns (37.270%)  route 0.690ns (62.730%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.446    -1.395    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.123    -1.272 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3/O
                         net (fo=2, routed)           0.244    -1.028    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.051    -0.977 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.977    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.103    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        117.103    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                118.079    

Slack (MET) :             118.260ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.363ns (38.466%)  route 0.581ns (61.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.581    -1.260    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y95         LUT2 (Prop_lut2_I1_O)        0.127    -1.133 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.133    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.086   117.128    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        117.128    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                118.260    

Slack (MET) :             118.334ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.359ns (43.528%)  route 0.466ns (56.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.466    -1.375    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT6 (Prop_lut6_I1_O)        0.123    -1.252 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.252    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.083    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        117.083    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                118.334    

Slack (MET) :             118.344ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.359ns (44.062%)  route 0.456ns (55.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.456    -1.385    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.123    -1.262 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.262    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.083    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        117.083    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                118.344    

Slack (MET) :             118.358ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.365ns (44.471%)  route 0.456ns (55.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.456    -1.385    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.129    -1.256 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.256    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.103    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        117.103    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                118.358    

Slack (MET) :             118.595ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.302ns (51.437%)  route 0.285ns (48.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.259    -1.818 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.285    -1.533    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT1 (Prop_lut1_I0_O)        0.043    -1.490 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.490    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.064   117.106    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        117.106    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                118.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.145ns (49.806%)  route 0.146ns (50.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.296    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT2 (Prop_lut2_I0_O)        0.027    -0.269 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.269    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.096    -0.364    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.118    -0.443 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.296    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT1 (Prop_lut1_I0_O)        0.028    -0.268 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.087    -0.373    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.173ns (56.883%)  route 0.131ns (43.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.322    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.066    -0.256 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.364    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.146ns (49.022%)  route 0.152ns (50.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.152    -0.291    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT6 (Prop_lut6_I4_O)        0.028    -0.263 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.373    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.171ns (56.597%)  route 0.131ns (43.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.322    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]
    SLICE_X58Y96         LUT5 (Prop_lut5_I3_O)        0.064    -0.258 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000    -0.258    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.373    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.144ns (42.178%)  route 0.197ns (57.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.197    -0.245    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.026    -0.219 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.364    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.515%)  route 0.197ns (57.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.197    -0.245    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT3 (Prop_lut3_I0_O)        0.028    -0.217 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.217    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.373    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.175ns (42.930%)  route 0.233ns (57.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.087    -0.367    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.068    -0.299 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.146    -0.153    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism              0.024    -0.550    
                         clock uncertainty            0.101    -0.449    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)        -0.003    -0.452    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.299    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       36.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.965ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        25.002ns  (logic 3.499ns (13.995%)  route 21.503ns (86.005%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    19.693    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.736 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.781    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.043    20.559 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          2.537    23.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.357    61.242    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism             -0.674    60.568    
                         clock uncertainty           -0.090    60.478    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.062    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         60.062    
                         arrival time                         -23.097    
  -------------------------------------------------------------------
                         slack                                 36.965    

Slack (MET) :             37.202ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        24.748ns  (logic 3.499ns (14.138%)  route 21.249ns (85.862%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 61.226 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    19.693    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.736 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.781    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.043    20.559 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          2.284    22.844    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.341    61.226    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKBWRCLK
                         clock pessimism             -0.674    60.552    
                         clock uncertainty           -0.090    60.462    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.046    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1
  -------------------------------------------------------------------
                         required time                         60.046    
                         arrival time                         -22.844    
  -------------------------------------------------------------------
                         slack                                 37.202    

Slack (MET) :             37.229ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        24.737ns  (logic 3.499ns (14.145%)  route 21.238ns (85.855%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 61.241 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    19.693    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.736 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.781    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.043    20.559 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          2.272    22.832    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.356    61.241    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.674    60.567    
                         clock uncertainty           -0.090    60.477    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.061    
                         arrival time                         -22.832    
  -------------------------------------------------------------------
                         slack                                 37.229    

Slack (MET) :             37.259ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        24.635ns  (logic 3.499ns (14.203%)  route 21.136ns (85.797%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 61.169 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.725    19.765    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X54Y11         LUT6 (Prop_lut6_I4_O)        0.043    19.808 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_9/O
                         net (fo=18, routed)          0.605    20.412    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[5]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.043    20.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          2.275    22.730    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.284    61.169    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/CLKBWRCLK
                         clock pessimism             -0.674    60.495    
                         clock uncertainty           -0.090    60.405    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.416    59.989    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1
  -------------------------------------------------------------------
                         required time                         59.989    
                         arrival time                         -22.730    
  -------------------------------------------------------------------
                         slack                                 37.259    

Slack (MET) :             37.331ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        24.475ns  (logic 3.507ns (14.329%)  route 20.968ns (85.671%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 61.174 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.607    19.646    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X52Y10         LUT6 (Prop_lut6_I4_O)        0.043    19.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_7/O
                         net (fo=18, routed)          0.788    20.477    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[7]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.051    20.528 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.042    22.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.289    61.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism             -0.674    60.500    
                         clock uncertainty           -0.090    60.410    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.509    59.901    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         59.901    
                         arrival time                         -22.570    
  -------------------------------------------------------------------
                         slack                                 37.331    

Slack (MET) :             37.350ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        24.615ns  (logic 3.499ns (14.215%)  route 21.116ns (85.785%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 61.241 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.695    19.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X52Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.778 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_11/O
                         net (fo=18, routed)          0.673    20.451    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[3]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.043    20.494 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.216    22.711    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.356    61.241    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.674    60.567    
                         clock uncertainty           -0.090    60.477    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.416    60.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.061    
                         arrival time                         -22.711    
  -------------------------------------------------------------------
                         slack                                 37.350    

Slack (MET) :             37.429ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        24.521ns  (logic 3.499ns (14.269%)  route 21.022ns (85.731%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 61.226 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.695    19.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X52Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.778 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_11/O
                         net (fo=18, routed)          0.673    20.451    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[3]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.043    20.494 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.122    22.617    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.341    61.226    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKBWRCLK
                         clock pessimism             -0.674    60.552    
                         clock uncertainty           -0.090    60.462    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.416    60.046    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1
  -------------------------------------------------------------------
                         required time                         60.046    
                         arrival time                         -22.617    
  -------------------------------------------------------------------
                         slack                                 37.429    

Slack (MET) :             37.437ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        24.529ns  (logic 3.499ns (14.265%)  route 21.030ns (85.735%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 61.241 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.725    19.765    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X54Y11         LUT6 (Prop_lut6_I4_O)        0.043    19.808 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_9/O
                         net (fo=18, routed)          0.605    20.412    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[5]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.043    20.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          2.169    22.624    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.356    61.241    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.674    60.567    
                         clock uncertainty           -0.090    60.477    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.416    60.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.061    
                         arrival time                         -22.624    
  -------------------------------------------------------------------
                         slack                                 37.437    

Slack (MET) :             37.447ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        24.452ns  (logic 3.499ns (14.310%)  route 20.953ns (85.690%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 61.174 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    19.693    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.736 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.781    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.043    20.559 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          1.987    22.547    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.289    61.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism             -0.674    60.500    
                         clock uncertainty           -0.090    60.410    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    59.994    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         59.994    
                         arrival time                         -22.547    
  -------------------------------------------------------------------
                         slack                                 37.447    

Slack (MET) :             37.469ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        24.483ns  (logic 3.499ns (14.291%)  route 20.984ns (85.709%))
  Logic Levels:           42  (CARRY4=11 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 61.228 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X58Y2          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.259    -1.646 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=32, routed)          1.475    -0.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[4]
    SLICE_X81Y2          LUT6 (Prop_lut6_I1_O)        0.043    -0.127 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3/O
                         net (fo=3, routed)           0.372     0.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__3_n_0
    SLICE_X78Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.288 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14/O
                         net (fo=2, routed)           0.535     0.823    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14_n_0
    SLICE_X75Y4          LUT6 (Prop_lut6_I0_O)        0.043     0.866 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2/O
                         net (fo=10, routed)          0.693     1.559    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__2_n_0
    SLICE_X70Y2          LUT5 (Prop_lut5_I1_O)        0.043     1.602 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.355     1.957    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X71Y3          LUT4 (Prop_lut4_I3_O)        0.051     2.008 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.608     3.616    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X77Y21         LUT5 (Prop_lut5_I1_O)        0.136     3.752 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__62/O
                         net (fo=19, routed)          0.650     4.402    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.445 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.522     4.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X75Y22         LUT2 (Prop_lut2_I0_O)        0.043     5.009 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.193     5.202    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.043     5.245 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.465     5.710    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y14         LUT6 (Prop_lut6_I5_O)        0.043     5.753 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.580     6.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X80Y15         LUT5 (Prop_lut5_I0_O)        0.043     6.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[12]_i_7__4/O
                         net (fo=1, routed)           0.365     6.741    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[10]
    SLICE_X81Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.938 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.991 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.044 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.097 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.150 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.203 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.320 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.664     7.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.133     8.117 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.364     8.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X83Y13         LUT4 (Prop_lut4_I3_O)        0.148     8.629 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.405     9.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X81Y12         LUT6 (Prop_lut6_I4_O)        0.137     9.171 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7/O
                         net (fo=1, routed)           0.406     9.577    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__7_n_0
    SLICE_X90Y13         LUT6 (Prop_lut6_I4_O)        0.043     9.620 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          1.221    10.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__17_0
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.043    10.884 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4/O
                         net (fo=7, routed)           0.436    11.320    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_4_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I1_O)        0.049    11.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__9/O
                         net (fo=3, routed)           0.378    11.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_35
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.136    11.882 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=4, routed)           0.291    12.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.043    12.217 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5/O
                         net (fo=29, routed)          0.898    13.115    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.043    13.158 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__5/O
                         net (fo=1, routed)           0.417    13.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.043    13.618 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_1__11/O
                         net (fo=4, routed)           0.607    14.225    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[13]
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.043    14.268 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    14.268    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.514 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    14.514    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.590 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.721    15.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__87/O
                         net (fo=3, routed)           0.433    15.869    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.043    15.912 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.995    16.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.049    16.956 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2/O
                         net (fo=2, routed)           0.203    17.159    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[72]_i_2_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.136    17.295 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    17.295    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.551 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.669    18.220    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.344 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.345    18.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.043    18.732 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__26/O
                         net (fo=5, routed)           0.264    18.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.043    19.040 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    19.693    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y12         LUT6 (Prop_lut6_I4_O)        0.043    19.736 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.781    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.043    20.559 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          2.019    22.579    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.343    61.228    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism             -0.674    60.554    
                         clock uncertainty           -0.090    60.464    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.048    
                         arrival time                         -22.579    
  -------------------------------------------------------------------
                         slack                                 37.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_axilite_por_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.004ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.606    -0.497    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/s_axi_lite_aclk
    SLICE_X87Y44         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_axilite_por_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y44         FDRE (Prop_fdre_C_Q)         0.100    -0.397 f  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_axilite_por_reg1_reg/Q
                         net (fo=2, routed)           0.088    -0.308    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_axilite_por_reg1
    SLICE_X86Y44         LUT5 (Prop_lut5_I1_O)        0.028    -0.280 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0
    SLICE_X86Y44         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.826    -0.490    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/s_axi_lite_aclk
    SLICE_X86Y44         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg/C
                         clock pessimism              0.004    -0.486    
                         clock uncertainty            0.090    -0.395    
    SLICE_X86Y44         FDRE (Hold_fdre_C_D)         0.087    -0.308    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.756%)  route 0.064ns (33.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.004ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.598    -0.505    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/m_axi_aclk
    SLICE_X72Y36         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDRE (Prop_fdre_C_Q)         0.100    -0.405 f  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[3]/Q
                         net (fo=4, routed)           0.064    -0.341    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg_n_0_[3]
    SLICE_X73Y36         LUT6 (Prop_lut6_I5_O)        0.028    -0.313 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_i_1__0/O
                         net (fo=1, routed)           0.000    -0.313    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_im2
    SLICE_X73Y36         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.818    -0.498    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/m_axi_aclk
    SLICE_X73Y36         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_reg/C
                         clock pessimism              0.004    -0.494    
                         clock uncertainty            0.090    -0.403    
    SLICE_X73Y36         FDRE (Hold_fdre_C_D)         0.060    -0.343    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_reg
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.224%)  route 0.100ns (43.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.634    -0.469    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X11Y38         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.100    -0.369 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[0]/Q
                         net (fo=6, routed)           0.100    -0.269    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer[0]
    SLICE_X10Y38         LUT6 (Prop_lut6_I2_O)        0.028    -0.241 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer[3]_i_1_n_0
    SLICE_X10Y38         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X10Y38         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[3]/C
                         clock pessimism              0.002    -0.458    
                         clock uncertainty            0.090    -0.367    
    SLICE_X10Y38         FDCE (Hold_fdce_C_D)         0.087    -0.280    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/xfr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/T_119_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.281%)  route 0.074ns (36.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.591    -0.512    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X44Y18         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/xfr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDCE (Prop_fdce_C_Q)         0.100    -0.412 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/xfr_reg/Q
                         net (fo=4, routed)           0.074    -0.337    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/xfr
    SLICE_X45Y18         LUT4 (Prop_lut4_I2_O)        0.028    -0.309 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/T_119_i_1/O
                         net (fo=1, routed)           0.000    -0.309    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/GEN_14
    SLICE_X45Y18         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/T_119_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.810    -0.506    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X45Y18         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/T_119_reg/C
                         clock pessimism              0.005    -0.501    
                         clock uncertainty            0.090    -0.410    
    SLICE_X45Y18         FDCE (Hold_fdce_C_D)         0.060    -0.350    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/T_119_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.591%)  route 0.106ns (51.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.635    -0.468    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/clk_out2
    SLICE_X21Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDCE (Prop_fdce_C_Q)         0.100    -0.368 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.106    -0.262    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]_0
    SLICE_X22Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/clk_out2
    SLICE_X22Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.025    -0.435    
                         clock uncertainty            0.090    -0.344    
    SLICE_X22Y0          FDCE (Hold_fdce_C_D)         0.040    -0.304    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.063%)  route 0.078ns (37.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.585    -0.518    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X64Y28         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.100    -0.418 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/Q
                         net (fo=1, routed)           0.078    -0.339    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/qout_r[24]
    SLICE_X65Y28         LUT4 (Prop_lut4_I0_O)        0.028    -0.311 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/expl_axi_awaddr[6]_INST_0/O
                         net (fo=1, routed)           0.000    -0.311    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[62]_1[6]
    SLICE_X65Y28         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.804    -0.512    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X65Y28         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[7]/C
                         clock pessimism              0.005    -0.507    
                         clock uncertainty            0.090    -0.416    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.061    -0.355    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.287%)  route 0.111ns (52.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.637    -0.466    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/clk_out2
    SLICE_X15Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.100    -0.366 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/Q
                         net (fo=4, routed)           0.111    -0.254    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/i_vld_sync
    SLICE_X19Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.858    -0.458    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/clk_out2
    SLICE_X19Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.025    -0.433    
                         clock uncertainty            0.090    -0.342    
    SLICE_X19Y0          FDCE (Hold_fdce_C_D)         0.038    -0.304    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.480%)  route 0.084ns (39.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.603    -0.500    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_aclk
    SLICE_X81Y40         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40         FDRE (Prop_fdre_C_Q)         0.100    -0.400 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_reg[0]/Q
                         net (fo=1, routed)           0.084    -0.316    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_strb_reg_out_reg[3][0]
    SLICE_X80Y40         LUT6 (Prop_lut6_I5_O)        0.028    -0.288 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_strb_reg_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[3]_0[0]
    SLICE_X80Y40         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.824    -0.492    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_aclk
    SLICE_X80Y40         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]/C
                         clock pessimism              0.003    -0.489    
                         clock uncertainty            0.090    -0.398    
    SLICE_X80Y40         FDRE (Hold_fdre_C_D)         0.060    -0.338    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.480%)  route 0.084ns (39.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.543    -0.560    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/m_axi_aclk
    SLICE_X61Y50         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.100    -0.460 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[14]/Q
                         net (fo=1, routed)           0.084    -0.376    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_1[14]
    SLICE_X60Y50         LUT4 (Prop_lut4_I3_O)        0.028    -0.348 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.348    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR_n_81
    SLICE_X60Y50         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.743    -0.573    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/m_axi_aclk
    SLICE_X60Y50         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[14]/C
                         clock pessimism              0.024    -0.549    
                         clock uncertainty            0.090    -0.458    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.060    -0.398    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.801%)  route 0.090ns (41.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.007ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.595    -0.508    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/m_axi_aclk
    SLICE_X61Y49         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.408 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_error_addr_reg[22]/Q
                         net (fo=1, routed)           0.090    -0.318    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/curdesc_lsb_i_reg[31][16]
    SLICE_X59Y49         LUT5 (Prop_lut5_I4_O)        0.028    -0.290 r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/curdesc_lsb_i[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i_reg[31]_1[16]
    SLICE_X59Y49         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.815    -0.501    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X59Y49         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i_reg[22]/C
                         clock pessimism              0.007    -0.494    
                         clock uncertainty            0.090    -0.403    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.061    -0.342    design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i_reg[22]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       53.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.564ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 0.266ns (3.148%)  route 8.184ns (96.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        8.024     6.609    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/main_rst
    SLICE_X59Y4          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X59Y4          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.090    60.385    
    SLICE_X59Y4          FDCE (Recov_fdce_C_CLR)     -0.212    60.173    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         60.173    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 53.564    

Slack (MET) :             53.564ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 0.266ns (3.148%)  route 8.184ns (96.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        8.024     6.609    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/main_rst
    SLICE_X59Y4          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X59Y4          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[2]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.090    60.385    
    SLICE_X59Y4          FDCE (Recov_fdce_C_CLR)     -0.212    60.173    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         60.173    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 53.564    

Slack (MET) :             53.564ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 0.266ns (3.148%)  route 8.184ns (96.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        8.024     6.609    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/main_rst
    SLICE_X59Y4          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X59Y4          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[3]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.090    60.385    
    SLICE_X59Y4          FDCE (Recov_fdce_C_CLR)     -0.212    60.173    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         60.173    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 53.564    

Slack (MET) :             53.564ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 0.266ns (3.148%)  route 8.184ns (96.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        8.024     6.609    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/main_rst
    SLICE_X59Y4          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X59Y4          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[7]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.090    60.385    
    SLICE_X59Y4          FDCE (Recov_fdce_C_CLR)     -0.212    60.173    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[7]
  -------------------------------------------------------------------
                         required time                         60.173    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 53.564    

Slack (MET) :             53.668ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/full_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 0.266ns (3.160%)  route 8.153ns (96.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.992     6.578    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_size_reg[1]_1
    SLICE_X37Y12         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/full_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/clk_out2
    SLICE_X37Y12         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/full_reg/C
                         clock pessimism             -0.601    60.548    
                         clock uncertainty           -0.090    60.458    
    SLICE_X37Y12         FDCE (Recov_fdce_C_CLR)     -0.212    60.246    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/full_reg
  -------------------------------------------------------------------
                         required time                         60.246    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                 53.668    

Slack (MET) :             53.699ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 0.266ns (3.199%)  route 8.049ns (96.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.889     6.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X60Y0          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X60Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.090    60.385    
    SLICE_X60Y0          FDCE (Recov_fdce_C_CLR)     -0.212    60.173    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         60.173    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 53.699    

Slack (MET) :             53.699ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 0.266ns (3.199%)  route 8.049ns (96.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.889     6.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X60Y0          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X60Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.090    60.385    
    SLICE_X60Y0          FDCE (Recov_fdce_C_CLR)     -0.212    60.173    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         60.173    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 53.699    

Slack (MET) :             53.701ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.313ns  (logic 0.266ns (3.200%)  route 8.047ns (96.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.887     6.473    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X61Y0          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X61Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.090    60.385    
    SLICE_X61Y0          FDCE (Recov_fdce_C_CLR)     -0.212    60.173    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         60.173    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                 53.701    

Slack (MET) :             53.701ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_address_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 0.266ns (3.163%)  route 8.144ns (96.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.983     6.569    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_size_reg[1]_1
    SLICE_X42Y12         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_address_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/clk_out2
    SLICE_X42Y12         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_address_reg[15]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X42Y12         FDCE (Recov_fdce_C_CLR)     -0.187    60.270    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_address_reg[15]
  -------------------------------------------------------------------
                         required time                         60.270    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                 53.701    

Slack (MET) :             53.726ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/a_address_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 0.266ns (3.160%)  route 8.153ns (96.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.992     6.578    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X36Y12         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/a_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X36Y12         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/a_address_reg[2]/C
                         clock pessimism             -0.601    60.548    
                         clock uncertainty           -0.090    60.458    
    SLICE_X36Y12         FDCE (Recov_fdce_C_CLR)     -0.154    60.304    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/a_address_reg[2]
  -------------------------------------------------------------------
                         required time                         60.304    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                 53.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.321%)  route 0.224ns (63.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.144    -0.114    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X14Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X14Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[0]/C
                         clock pessimism              0.006    -0.453    
    SLICE_X14Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.503    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.321%)  route 0.224ns (63.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.144    -0.114    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X14Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X14Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[1]/C
                         clock pessimism              0.006    -0.453    
    SLICE_X14Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.503    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[1]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.321%)  route 0.224ns (63.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.144    -0.114    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X14Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X14Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[2]/C
                         clock pessimism              0.006    -0.453    
    SLICE_X14Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.503    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[2]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.593%)  route 0.277ns (68.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.197    -0.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X16Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X16Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[0]/C
                         clock pessimism              0.025    -0.435    
    SLICE_X16Y42         FDCE (Remov_fdce_C_CLR)     -0.050    -0.485    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.593%)  route 0.277ns (68.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.197    -0.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X17Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X17Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[1]/C
                         clock pessimism              0.025    -0.435    
    SLICE_X17Y42         FDCE (Remov_fdce_C_CLR)     -0.069    -0.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.593%)  route 0.277ns (68.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.197    -0.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X17Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X17Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[2]/C
                         clock pessimism              0.025    -0.435    
    SLICE_X17Y42         FDCE (Remov_fdce_C_CLR)     -0.069    -0.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.593%)  route 0.277ns (68.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.197    -0.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X17Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X17Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[3]/C
                         clock pessimism              0.025    -0.435    
    SLICE_X17Y42         FDCE (Remov_fdce_C_CLR)     -0.069    -0.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.128ns (28.763%)  route 0.317ns (71.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.236    -0.022    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X18Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X18Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[0]/C
                         clock pessimism              0.025    -0.434    
    SLICE_X18Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.484    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.128ns (28.763%)  route 0.317ns (71.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.236    -0.022    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X18Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X18Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[1]/C
                         clock pessimism              0.025    -0.434    
    SLICE_X18Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.484    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/timer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.410%)  route 0.323ns (71.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.242    -0.016    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X16Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X16Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/timer_reg[0]/C
                         clock pessimism              0.025    -0.434    
    SLICE_X16Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.484    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/timer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.468    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       53.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.564ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 0.266ns (3.148%)  route 8.184ns (96.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        8.024     6.609    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/main_rst
    SLICE_X59Y4          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X59Y4          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.090    60.385    
    SLICE_X59Y4          FDCE (Recov_fdce_C_CLR)     -0.212    60.173    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         60.173    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 53.564    

Slack (MET) :             53.564ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 0.266ns (3.148%)  route 8.184ns (96.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        8.024     6.609    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/main_rst
    SLICE_X59Y4          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X59Y4          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[2]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.090    60.385    
    SLICE_X59Y4          FDCE (Recov_fdce_C_CLR)     -0.212    60.173    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         60.173    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 53.564    

Slack (MET) :             53.564ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 0.266ns (3.148%)  route 8.184ns (96.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        8.024     6.609    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/main_rst
    SLICE_X59Y4          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X59Y4          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[3]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.090    60.385    
    SLICE_X59Y4          FDCE (Recov_fdce_C_CLR)     -0.212    60.173    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         60.173    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 53.564    

Slack (MET) :             53.564ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 0.266ns (3.148%)  route 8.184ns (96.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        8.024     6.609    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/main_rst
    SLICE_X59Y4          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X59Y4          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[7]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.090    60.385    
    SLICE_X59Y4          FDCE (Recov_fdce_C_CLR)     -0.212    60.173    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[7]
  -------------------------------------------------------------------
                         required time                         60.173    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 53.564    

Slack (MET) :             53.668ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/full_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 0.266ns (3.160%)  route 8.153ns (96.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.992     6.578    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_size_reg[1]_1
    SLICE_X37Y12         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/full_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/clk_out2
    SLICE_X37Y12         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/full_reg/C
                         clock pessimism             -0.601    60.548    
                         clock uncertainty           -0.090    60.458    
    SLICE_X37Y12         FDCE (Recov_fdce_C_CLR)     -0.212    60.246    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/full_reg
  -------------------------------------------------------------------
                         required time                         60.246    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                 53.668    

Slack (MET) :             53.699ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 0.266ns (3.199%)  route 8.049ns (96.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.889     6.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X60Y0          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X60Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.090    60.385    
    SLICE_X60Y0          FDCE (Recov_fdce_C_CLR)     -0.212    60.173    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         60.173    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 53.699    

Slack (MET) :             53.699ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 0.266ns (3.199%)  route 8.049ns (96.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.889     6.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X60Y0          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X60Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.090    60.385    
    SLICE_X60Y0          FDCE (Recov_fdce_C_CLR)     -0.212    60.173    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         60.173    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 53.699    

Slack (MET) :             53.701ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.313ns  (logic 0.266ns (3.200%)  route 8.047ns (96.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.887     6.473    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X61Y0          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X61Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.090    60.385    
    SLICE_X61Y0          FDCE (Recov_fdce_C_CLR)     -0.212    60.173    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         60.173    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                 53.701    

Slack (MET) :             53.701ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_address_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 0.266ns (3.163%)  route 8.144ns (96.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.983     6.569    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_size_reg[1]_1
    SLICE_X42Y12         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_address_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/clk_out2
    SLICE_X42Y12         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_address_reg[15]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X42Y12         FDCE (Recov_fdce_C_CLR)     -0.187    60.270    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_address_reg[15]
  -------------------------------------------------------------------
                         required time                         60.270    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                 53.701    

Slack (MET) :             53.726ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/a_address_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 0.266ns (3.160%)  route 8.153ns (96.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.992     6.578    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X36Y12         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/a_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X36Y12         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/a_address_reg[2]/C
                         clock pessimism             -0.601    60.548    
                         clock uncertainty           -0.090    60.458    
    SLICE_X36Y12         FDCE (Recov_fdce_C_CLR)     -0.154    60.304    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/a_address_reg[2]
  -------------------------------------------------------------------
                         required time                         60.304    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                 53.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.321%)  route 0.224ns (63.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.144    -0.114    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X14Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X14Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[0]/C
                         clock pessimism              0.006    -0.453    
                         clock uncertainty            0.090    -0.362    
    SLICE_X14Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.412    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.321%)  route 0.224ns (63.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.144    -0.114    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X14Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X14Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[1]/C
                         clock pessimism              0.006    -0.453    
                         clock uncertainty            0.090    -0.362    
    SLICE_X14Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.412    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.321%)  route 0.224ns (63.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.144    -0.114    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X14Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X14Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[2]/C
                         clock pessimism              0.006    -0.453    
                         clock uncertainty            0.090    -0.362    
    SLICE_X14Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.412    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.593%)  route 0.277ns (68.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.197    -0.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X16Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X16Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[0]/C
                         clock pessimism              0.025    -0.435    
                         clock uncertainty            0.090    -0.344    
    SLICE_X16Y42         FDCE (Remov_fdce_C_CLR)     -0.050    -0.394    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.593%)  route 0.277ns (68.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.197    -0.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X17Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X17Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[1]/C
                         clock pessimism              0.025    -0.435    
                         clock uncertainty            0.090    -0.344    
    SLICE_X17Y42         FDCE (Remov_fdce_C_CLR)     -0.069    -0.413    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.593%)  route 0.277ns (68.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.197    -0.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X17Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X17Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[2]/C
                         clock pessimism              0.025    -0.435    
                         clock uncertainty            0.090    -0.344    
    SLICE_X17Y42         FDCE (Remov_fdce_C_CLR)     -0.069    -0.413    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.593%)  route 0.277ns (68.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.197    -0.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X17Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X17Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[3]/C
                         clock pessimism              0.025    -0.435    
                         clock uncertainty            0.090    -0.344    
    SLICE_X17Y42         FDCE (Remov_fdce_C_CLR)     -0.069    -0.413    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.128ns (28.763%)  route 0.317ns (71.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.236    -0.022    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X18Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X18Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[0]/C
                         clock pessimism              0.025    -0.434    
                         clock uncertainty            0.090    -0.343    
    SLICE_X18Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.393    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.128ns (28.763%)  route 0.317ns (71.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.236    -0.022    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X18Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X18Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[1]/C
                         clock pessimism              0.025    -0.434    
                         clock uncertainty            0.090    -0.343    
    SLICE_X18Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.393    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/timer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.410%)  route 0.323ns (71.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.242    -0.016    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X16Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X16Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/timer_reg[0]/C
                         clock pessimism              0.025    -0.434    
                         clock uncertainty            0.090    -0.343    
    SLICE_X16Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.393    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/timer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.377    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       53.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.564ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 0.266ns (3.148%)  route 8.184ns (96.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        8.024     6.609    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/main_rst
    SLICE_X59Y4          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X59Y4          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.090    60.385    
    SLICE_X59Y4          FDCE (Recov_fdce_C_CLR)     -0.212    60.173    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         60.173    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 53.564    

Slack (MET) :             53.564ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 0.266ns (3.148%)  route 8.184ns (96.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        8.024     6.609    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/main_rst
    SLICE_X59Y4          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X59Y4          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[2]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.090    60.385    
    SLICE_X59Y4          FDCE (Recov_fdce_C_CLR)     -0.212    60.173    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         60.173    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 53.564    

Slack (MET) :             53.564ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 0.266ns (3.148%)  route 8.184ns (96.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        8.024     6.609    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/main_rst
    SLICE_X59Y4          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X59Y4          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[3]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.090    60.385    
    SLICE_X59Y4          FDCE (Recov_fdce_C_CLR)     -0.212    60.173    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         60.173    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 53.564    

Slack (MET) :             53.564ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 0.266ns (3.148%)  route 8.184ns (96.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        8.024     6.609    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/main_rst
    SLICE_X59Y4          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X59Y4          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[7]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.090    60.385    
    SLICE_X59Y4          FDCE (Recov_fdce_C_CLR)     -0.212    60.173    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[7]
  -------------------------------------------------------------------
                         required time                         60.173    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 53.564    

Slack (MET) :             53.668ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/full_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 0.266ns (3.160%)  route 8.153ns (96.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.992     6.578    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_size_reg[1]_1
    SLICE_X37Y12         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/full_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/clk_out2
    SLICE_X37Y12         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/full_reg/C
                         clock pessimism             -0.601    60.548    
                         clock uncertainty           -0.090    60.458    
    SLICE_X37Y12         FDCE (Recov_fdce_C_CLR)     -0.212    60.246    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/full_reg
  -------------------------------------------------------------------
                         required time                         60.246    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                 53.668    

Slack (MET) :             53.699ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 0.266ns (3.199%)  route 8.049ns (96.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.889     6.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X60Y0          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X60Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.090    60.385    
    SLICE_X60Y0          FDCE (Recov_fdce_C_CLR)     -0.212    60.173    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         60.173    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 53.699    

Slack (MET) :             53.699ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 0.266ns (3.199%)  route 8.049ns (96.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.889     6.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X60Y0          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X60Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.090    60.385    
    SLICE_X60Y0          FDCE (Recov_fdce_C_CLR)     -0.212    60.173    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         60.173    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 53.699    

Slack (MET) :             53.701ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.313ns  (logic 0.266ns (3.200%)  route 8.047ns (96.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.887     6.473    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X61Y0          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X61Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.090    60.385    
    SLICE_X61Y0          FDCE (Recov_fdce_C_CLR)     -0.212    60.173    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         60.173    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                 53.701    

Slack (MET) :             53.701ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_address_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 0.266ns (3.163%)  route 8.144ns (96.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.983     6.569    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_size_reg[1]_1
    SLICE_X42Y12         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_address_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/clk_out2
    SLICE_X42Y12         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_address_reg[15]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X42Y12         FDCE (Recov_fdce_C_CLR)     -0.187    60.270    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_address_reg[15]
  -------------------------------------------------------------------
                         required time                         60.270    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                 53.701    

Slack (MET) :             53.726ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/a_address_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 0.266ns (3.160%)  route 8.153ns (96.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.992     6.578    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X36Y12         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/a_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X36Y12         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/a_address_reg[2]/C
                         clock pessimism             -0.601    60.548    
                         clock uncertainty           -0.090    60.458    
    SLICE_X36Y12         FDCE (Recov_fdce_C_CLR)     -0.154    60.304    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/a_address_reg[2]
  -------------------------------------------------------------------
                         required time                         60.304    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                 53.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.321%)  route 0.224ns (63.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.144    -0.114    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X14Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X14Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[0]/C
                         clock pessimism              0.006    -0.453    
                         clock uncertainty            0.090    -0.362    
    SLICE_X14Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.412    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.321%)  route 0.224ns (63.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.144    -0.114    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X14Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X14Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[1]/C
                         clock pessimism              0.006    -0.453    
                         clock uncertainty            0.090    -0.362    
    SLICE_X14Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.412    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.321%)  route 0.224ns (63.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.144    -0.114    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X14Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X14Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[2]/C
                         clock pessimism              0.006    -0.453    
                         clock uncertainty            0.090    -0.362    
    SLICE_X14Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.412    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.593%)  route 0.277ns (68.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.197    -0.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X16Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X16Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[0]/C
                         clock pessimism              0.025    -0.435    
                         clock uncertainty            0.090    -0.344    
    SLICE_X16Y42         FDCE (Remov_fdce_C_CLR)     -0.050    -0.394    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.593%)  route 0.277ns (68.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.197    -0.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X17Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X17Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[1]/C
                         clock pessimism              0.025    -0.435    
                         clock uncertainty            0.090    -0.344    
    SLICE_X17Y42         FDCE (Remov_fdce_C_CLR)     -0.069    -0.413    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.593%)  route 0.277ns (68.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.197    -0.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X17Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X17Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[2]/C
                         clock pessimism              0.025    -0.435    
                         clock uncertainty            0.090    -0.344    
    SLICE_X17Y42         FDCE (Remov_fdce_C_CLR)     -0.069    -0.413    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.593%)  route 0.277ns (68.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.197    -0.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X17Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X17Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[3]/C
                         clock pessimism              0.025    -0.435    
                         clock uncertainty            0.090    -0.344    
    SLICE_X17Y42         FDCE (Remov_fdce_C_CLR)     -0.069    -0.413    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.128ns (28.763%)  route 0.317ns (71.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.236    -0.022    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X18Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X18Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[0]/C
                         clock pessimism              0.025    -0.434    
                         clock uncertainty            0.090    -0.343    
    SLICE_X18Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.393    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.128ns (28.763%)  route 0.317ns (71.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.236    -0.022    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X18Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X18Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[1]/C
                         clock pessimism              0.025    -0.434    
                         clock uncertainty            0.090    -0.343    
    SLICE_X18Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.393    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/timer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.410%)  route 0.323ns (71.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.242    -0.016    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X16Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X16Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/timer_reg[0]/C
                         clock pessimism              0.025    -0.434    
                         clock uncertainty            0.090    -0.343    
    SLICE_X16Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.393    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/timer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.377    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       53.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.565ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 0.266ns (3.148%)  route 8.184ns (96.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        8.024     6.609    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/main_rst
    SLICE_X59Y4          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X59Y4          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.089    60.386    
    SLICE_X59Y4          FDCE (Recov_fdce_C_CLR)     -0.212    60.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         60.174    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 53.565    

Slack (MET) :             53.565ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 0.266ns (3.148%)  route 8.184ns (96.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        8.024     6.609    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/main_rst
    SLICE_X59Y4          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X59Y4          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[2]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.089    60.386    
    SLICE_X59Y4          FDCE (Recov_fdce_C_CLR)     -0.212    60.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         60.174    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 53.565    

Slack (MET) :             53.565ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 0.266ns (3.148%)  route 8.184ns (96.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        8.024     6.609    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/main_rst
    SLICE_X59Y4          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X59Y4          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[3]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.089    60.386    
    SLICE_X59Y4          FDCE (Recov_fdce_C_CLR)     -0.212    60.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         60.174    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 53.565    

Slack (MET) :             53.565ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 0.266ns (3.148%)  route 8.184ns (96.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        8.024     6.609    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/main_rst
    SLICE_X59Y4          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X59Y4          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[7]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.089    60.386    
    SLICE_X59Y4          FDCE (Recov_fdce_C_CLR)     -0.212    60.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[7]
  -------------------------------------------------------------------
                         required time                         60.174    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 53.565    

Slack (MET) :             53.669ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/full_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 0.266ns (3.160%)  route 8.153ns (96.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.992     6.578    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_size_reg[1]_1
    SLICE_X37Y12         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/full_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/clk_out2
    SLICE_X37Y12         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/full_reg/C
                         clock pessimism             -0.601    60.548    
                         clock uncertainty           -0.089    60.459    
    SLICE_X37Y12         FDCE (Recov_fdce_C_CLR)     -0.212    60.247    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/full_reg
  -------------------------------------------------------------------
                         required time                         60.247    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                 53.669    

Slack (MET) :             53.700ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 0.266ns (3.199%)  route 8.049ns (96.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.889     6.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X60Y0          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X60Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.089    60.386    
    SLICE_X60Y0          FDCE (Recov_fdce_C_CLR)     -0.212    60.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         60.174    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 53.700    

Slack (MET) :             53.700ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 0.266ns (3.199%)  route 8.049ns (96.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.889     6.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X60Y0          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X60Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.089    60.386    
    SLICE_X60Y0          FDCE (Recov_fdce_C_CLR)     -0.212    60.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         60.174    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 53.700    

Slack (MET) :             53.702ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.313ns  (logic 0.266ns (3.200%)  route 8.047ns (96.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.887     6.473    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X61Y0          FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X61Y0          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/C
                         clock pessimism             -0.674    60.475    
                         clock uncertainty           -0.089    60.386    
    SLICE_X61Y0          FDCE (Recov_fdce_C_CLR)     -0.212    60.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         60.174    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                 53.702    

Slack (MET) :             53.702ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_address_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 0.266ns (3.163%)  route 8.144ns (96.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.983     6.569    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_size_reg[1]_1
    SLICE_X42Y12         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_address_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/clk_out2
    SLICE_X42Y12         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_address_reg[15]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.089    60.458    
    SLICE_X42Y12         FDCE (Recov_fdce_C_CLR)     -0.187    60.271    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/saved_address_reg[15]
  -------------------------------------------------------------------
                         required time                         60.271    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                 53.702    

Slack (MET) :             53.727ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/a_address_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 0.266ns (3.160%)  route 8.153ns (96.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 61.149 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.463    -1.841    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.223    -1.618 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.457    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.043    -1.414 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        7.992     6.578    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X36Y12         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/a_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        1.264    61.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X36Y12         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/a_address_reg[2]/C
                         clock pessimism             -0.601    60.548    
                         clock uncertainty           -0.089    60.459    
    SLICE_X36Y12         FDCE (Recov_fdce_C_CLR)     -0.154    60.305    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/a_address_reg[2]
  -------------------------------------------------------------------
                         required time                         60.305    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                 53.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.321%)  route 0.224ns (63.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.144    -0.114    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X14Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X14Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[0]/C
                         clock pessimism              0.006    -0.453    
    SLICE_X14Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.503    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.321%)  route 0.224ns (63.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.144    -0.114    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X14Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X14Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[1]/C
                         clock pessimism              0.006    -0.453    
    SLICE_X14Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.503    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[1]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.321%)  route 0.224ns (63.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.144    -0.114    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X14Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X14Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[2]/C
                         clock pessimism              0.006    -0.453    
    SLICE_X14Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.503    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/sample_reg[2]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.593%)  route 0.277ns (68.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.197    -0.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X16Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X16Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[0]/C
                         clock pessimism              0.025    -0.435    
    SLICE_X16Y42         FDCE (Remov_fdce_C_CLR)     -0.050    -0.485    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.593%)  route 0.277ns (68.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.197    -0.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X17Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X17Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[1]/C
                         clock pessimism              0.025    -0.435    
    SLICE_X17Y42         FDCE (Remov_fdce_C_CLR)     -0.069    -0.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.593%)  route 0.277ns (68.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.197    -0.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X17Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X17Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[2]/C
                         clock pessimism              0.025    -0.435    
    SLICE_X17Y42         FDCE (Remov_fdce_C_CLR)     -0.069    -0.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.593%)  route 0.277ns (68.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.197    -0.061    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X17Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.856    -0.460    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X17Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[3]/C
                         clock pessimism              0.025    -0.435    
    SLICE_X17Y42         FDCE (Remov_fdce_C_CLR)     -0.069    -0.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.128ns (28.763%)  route 0.317ns (71.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.236    -0.022    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X18Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X18Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[0]/C
                         clock pessimism              0.025    -0.434    
    SLICE_X18Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.484    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.128ns (28.763%)  route 0.317ns (71.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.236    -0.022    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X18Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X18Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[1]/C
                         clock pessimism              0.025    -0.434    
    SLICE_X18Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.484    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/timer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.410%)  route 0.323ns (71.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.636    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y44         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__118/O
                         net (fo=2776, routed)        0.242    -0.016    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter_reg[0]_0
    SLICE_X16Y43         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=8449, routed)        0.857    -0.459    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X16Y43         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/timer_reg[0]/C
                         clock pessimism              0.025    -0.434    
    SLICE_X16Y43         FDCE (Remov_fdce_C_CLR)     -0.050    -0.484    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/timer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.468    





