    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; NEOMOTE_1_UART_MOTE_IntClock
NEOMOTE_1_UART_MOTE_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
NEOMOTE_1_UART_MOTE_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
NEOMOTE_1_UART_MOTE_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
NEOMOTE_1_UART_MOTE_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
NEOMOTE_1_UART_MOTE_IntClock__INDEX EQU 0x02
NEOMOTE_1_UART_MOTE_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
NEOMOTE_1_UART_MOTE_IntClock__PM_ACT_MSK EQU 0x04
NEOMOTE_1_UART_MOTE_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
NEOMOTE_1_UART_MOTE_IntClock__PM_STBY_MSK EQU 0x04

; Pin_Sampler_Completed_Sample
Pin_Sampler_Completed_Sample__0__MASK EQU 0x10
Pin_Sampler_Completed_Sample__0__PC EQU CYREG_PRT4_PC4
Pin_Sampler_Completed_Sample__0__PORT EQU 4
Pin_Sampler_Completed_Sample__0__SHIFT EQU 4
Pin_Sampler_Completed_Sample__AG EQU CYREG_PRT4_AG
Pin_Sampler_Completed_Sample__AMUX EQU CYREG_PRT4_AMUX
Pin_Sampler_Completed_Sample__BIE EQU CYREG_PRT4_BIE
Pin_Sampler_Completed_Sample__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_Sampler_Completed_Sample__BYP EQU CYREG_PRT4_BYP
Pin_Sampler_Completed_Sample__CTL EQU CYREG_PRT4_CTL
Pin_Sampler_Completed_Sample__DM0 EQU CYREG_PRT4_DM0
Pin_Sampler_Completed_Sample__DM1 EQU CYREG_PRT4_DM1
Pin_Sampler_Completed_Sample__DM2 EQU CYREG_PRT4_DM2
Pin_Sampler_Completed_Sample__DR EQU CYREG_PRT4_DR
Pin_Sampler_Completed_Sample__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_Sampler_Completed_Sample__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_Sampler_Completed_Sample__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_Sampler_Completed_Sample__MASK EQU 0x10
Pin_Sampler_Completed_Sample__PORT EQU 4
Pin_Sampler_Completed_Sample__PRT EQU CYREG_PRT4_PRT
Pin_Sampler_Completed_Sample__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_Sampler_Completed_Sample__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_Sampler_Completed_Sample__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_Sampler_Completed_Sample__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_Sampler_Completed_Sample__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_Sampler_Completed_Sample__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_Sampler_Completed_Sample__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_Sampler_Completed_Sample__PS EQU CYREG_PRT4_PS
Pin_Sampler_Completed_Sample__SHIFT EQU 4
Pin_Sampler_Completed_Sample__SLW EQU CYREG_PRT4_SLW

; NEOMOTE_1_UART_MOTE_BUART
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB15_MSK
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB15_ST
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB15_CTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB15_CTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB15_MSK
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__3__MASK EQU 0x08
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__3__POS EQU 3
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__4__MASK EQU 0x10
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__4__POS EQU 4
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__5__MASK EQU 0x20
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__5__POS EQU 5
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__MASK EQU 0x38
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__0__MASK EQU 0x01
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__0__POS EQU 0
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__1__MASK EQU 0x02
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__1__POS EQU 1
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__2__MASK EQU 0x04
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__2__POS EQU 2
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__3__MASK EQU 0x08
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__3__POS EQU 3
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__MASK EQU 0x0F
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB04_A0
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB04_A1
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB04_D0
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB04_D1
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB04_F0
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB04_F1

; Pin_Sampler_Sampler_Count
Pin_Sampler_Sampler_Count__0__MASK EQU 0x04
Pin_Sampler_Sampler_Count__0__PC EQU CYREG_PRT4_PC2
Pin_Sampler_Sampler_Count__0__PORT EQU 4
Pin_Sampler_Sampler_Count__0__SHIFT EQU 2
Pin_Sampler_Sampler_Count__AG EQU CYREG_PRT4_AG
Pin_Sampler_Sampler_Count__AMUX EQU CYREG_PRT4_AMUX
Pin_Sampler_Sampler_Count__BIE EQU CYREG_PRT4_BIE
Pin_Sampler_Sampler_Count__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_Sampler_Sampler_Count__BYP EQU CYREG_PRT4_BYP
Pin_Sampler_Sampler_Count__CTL EQU CYREG_PRT4_CTL
Pin_Sampler_Sampler_Count__DM0 EQU CYREG_PRT4_DM0
Pin_Sampler_Sampler_Count__DM1 EQU CYREG_PRT4_DM1
Pin_Sampler_Sampler_Count__DM2 EQU CYREG_PRT4_DM2
Pin_Sampler_Sampler_Count__DR EQU CYREG_PRT4_DR
Pin_Sampler_Sampler_Count__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_Sampler_Sampler_Count__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_Sampler_Sampler_Count__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_Sampler_Sampler_Count__MASK EQU 0x04
Pin_Sampler_Sampler_Count__PORT EQU 4
Pin_Sampler_Sampler_Count__PRT EQU CYREG_PRT4_PRT
Pin_Sampler_Sampler_Count__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_Sampler_Sampler_Count__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_Sampler_Sampler_Count__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_Sampler_Sampler_Count__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_Sampler_Sampler_Count__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_Sampler_Sampler_Count__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_Sampler_Sampler_Count__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_Sampler_Sampler_Count__PS EQU CYREG_PRT4_PS
Pin_Sampler_Sampler_Count__SHIFT EQU 2
Pin_Sampler_Sampler_Count__SLW EQU CYREG_PRT4_SLW

; uart_ultrasonic_IntClock
uart_ultrasonic_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
uart_ultrasonic_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
uart_ultrasonic_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
uart_ultrasonic_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
uart_ultrasonic_IntClock__INDEX EQU 0x03
uart_ultrasonic_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
uart_ultrasonic_IntClock__PM_ACT_MSK EQU 0x08
uart_ultrasonic_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
uart_ultrasonic_IntClock__PM_STBY_MSK EQU 0x08

; NEOMOTE_1_External_VRef
NEOMOTE_1_External_VRef__0__MASK EQU 0x20
NEOMOTE_1_External_VRef__0__PC EQU CYREG_PRT3_PC5
NEOMOTE_1_External_VRef__0__PORT EQU 3
NEOMOTE_1_External_VRef__0__SHIFT EQU 5
NEOMOTE_1_External_VRef__AG EQU CYREG_PRT3_AG
NEOMOTE_1_External_VRef__AMUX EQU CYREG_PRT3_AMUX
NEOMOTE_1_External_VRef__BIE EQU CYREG_PRT3_BIE
NEOMOTE_1_External_VRef__BIT_MASK EQU CYREG_PRT3_BIT_MASK
NEOMOTE_1_External_VRef__BYP EQU CYREG_PRT3_BYP
NEOMOTE_1_External_VRef__CTL EQU CYREG_PRT3_CTL
NEOMOTE_1_External_VRef__DM0 EQU CYREG_PRT3_DM0
NEOMOTE_1_External_VRef__DM1 EQU CYREG_PRT3_DM1
NEOMOTE_1_External_VRef__DM2 EQU CYREG_PRT3_DM2
NEOMOTE_1_External_VRef__DR EQU CYREG_PRT3_DR
NEOMOTE_1_External_VRef__INP_DIS EQU CYREG_PRT3_INP_DIS
NEOMOTE_1_External_VRef__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
NEOMOTE_1_External_VRef__LCD_EN EQU CYREG_PRT3_LCD_EN
NEOMOTE_1_External_VRef__MASK EQU 0x20
NEOMOTE_1_External_VRef__PORT EQU 3
NEOMOTE_1_External_VRef__PRT EQU CYREG_PRT3_PRT
NEOMOTE_1_External_VRef__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
NEOMOTE_1_External_VRef__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
NEOMOTE_1_External_VRef__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
NEOMOTE_1_External_VRef__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
NEOMOTE_1_External_VRef__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
NEOMOTE_1_External_VRef__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
NEOMOTE_1_External_VRef__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
NEOMOTE_1_External_VRef__PS EQU CYREG_PRT3_PS
NEOMOTE_1_External_VRef__SHIFT EQU 5
NEOMOTE_1_External_VRef__SLW EQU CYREG_PRT3_SLW

; NEOMOTE_1_I2C_0_I2C_IRQ
NEOMOTE_1_I2C_0_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
NEOMOTE_1_I2C_0_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
NEOMOTE_1_I2C_0_I2C_IRQ__INTC_MASK EQU 0x8000
NEOMOTE_1_I2C_0_I2C_IRQ__INTC_NUMBER EQU 15
NEOMOTE_1_I2C_0_I2C_IRQ__INTC_PRIOR_NUM EQU 7
NEOMOTE_1_I2C_0_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
NEOMOTE_1_I2C_0_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
NEOMOTE_1_I2C_0_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; NEOMOTE_1_SD_Card_Power
NEOMOTE_1_SD_Card_Power__0__MASK EQU 0x01
NEOMOTE_1_SD_Card_Power__0__PC EQU CYREG_PRT2_PC0
NEOMOTE_1_SD_Card_Power__0__PORT EQU 2
NEOMOTE_1_SD_Card_Power__0__SHIFT EQU 0
NEOMOTE_1_SD_Card_Power__AG EQU CYREG_PRT2_AG
NEOMOTE_1_SD_Card_Power__AMUX EQU CYREG_PRT2_AMUX
NEOMOTE_1_SD_Card_Power__BIE EQU CYREG_PRT2_BIE
NEOMOTE_1_SD_Card_Power__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NEOMOTE_1_SD_Card_Power__BYP EQU CYREG_PRT2_BYP
NEOMOTE_1_SD_Card_Power__CTL EQU CYREG_PRT2_CTL
NEOMOTE_1_SD_Card_Power__DM0 EQU CYREG_PRT2_DM0
NEOMOTE_1_SD_Card_Power__DM1 EQU CYREG_PRT2_DM1
NEOMOTE_1_SD_Card_Power__DM2 EQU CYREG_PRT2_DM2
NEOMOTE_1_SD_Card_Power__DR EQU CYREG_PRT2_DR
NEOMOTE_1_SD_Card_Power__INP_DIS EQU CYREG_PRT2_INP_DIS
NEOMOTE_1_SD_Card_Power__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NEOMOTE_1_SD_Card_Power__LCD_EN EQU CYREG_PRT2_LCD_EN
NEOMOTE_1_SD_Card_Power__MASK EQU 0x01
NEOMOTE_1_SD_Card_Power__PORT EQU 2
NEOMOTE_1_SD_Card_Power__PRT EQU CYREG_PRT2_PRT
NEOMOTE_1_SD_Card_Power__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NEOMOTE_1_SD_Card_Power__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NEOMOTE_1_SD_Card_Power__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NEOMOTE_1_SD_Card_Power__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NEOMOTE_1_SD_Card_Power__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NEOMOTE_1_SD_Card_Power__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NEOMOTE_1_SD_Card_Power__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NEOMOTE_1_SD_Card_Power__PS EQU CYREG_PRT2_PS
NEOMOTE_1_SD_Card_Power__SHIFT EQU 0
NEOMOTE_1_SD_Card_Power__SLW EQU CYREG_PRT2_SLW

; isr_byte_ultrasonic_rx
isr_byte_ultrasonic_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_byte_ultrasonic_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_byte_ultrasonic_rx__INTC_MASK EQU 0x80
isr_byte_ultrasonic_rx__INTC_NUMBER EQU 7
isr_byte_ultrasonic_rx__INTC_PRIOR_NUM EQU 7
isr_byte_ultrasonic_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_byte_ultrasonic_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_byte_ultrasonic_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; NEOMOTE_1_I2C_0_I2C_FF
NEOMOTE_1_I2C_0_I2C_FF__ADR EQU CYREG_I2C_ADR
NEOMOTE_1_I2C_0_I2C_FF__CFG EQU CYREG_I2C_CFG
NEOMOTE_1_I2C_0_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
NEOMOTE_1_I2C_0_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
NEOMOTE_1_I2C_0_I2C_FF__CSR EQU CYREG_I2C_CSR
NEOMOTE_1_I2C_0_I2C_FF__D EQU CYREG_I2C_D
NEOMOTE_1_I2C_0_I2C_FF__MCSR EQU CYREG_I2C_MCSR
NEOMOTE_1_I2C_0_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
NEOMOTE_1_I2C_0_I2C_FF__PM_ACT_MSK EQU 0x04
NEOMOTE_1_I2C_0_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
NEOMOTE_1_I2C_0_I2C_FF__PM_STBY_MSK EQU 0x04
NEOMOTE_1_I2C_0_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
NEOMOTE_1_I2C_0_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
NEOMOTE_1_I2C_0_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
NEOMOTE_1_I2C_0_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
NEOMOTE_1_I2C_0_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; NEOMOTE_1_isr_rtc_int1
NEOMOTE_1_isr_rtc_int1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
NEOMOTE_1_isr_rtc_int1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
NEOMOTE_1_isr_rtc_int1__INTC_MASK EQU 0x20
NEOMOTE_1_isr_rtc_int1__INTC_NUMBER EQU 5
NEOMOTE_1_isr_rtc_int1__INTC_PRIOR_NUM EQU 7
NEOMOTE_1_isr_rtc_int1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
NEOMOTE_1_isr_rtc_int1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
NEOMOTE_1_isr_rtc_int1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; NEOMOTE_1_NEO_RTC_INT1
NEOMOTE_1_NEO_RTC_INT1__0__MASK EQU 0x40
NEOMOTE_1_NEO_RTC_INT1__0__PC EQU CYREG_PRT1_PC6
NEOMOTE_1_NEO_RTC_INT1__0__PORT EQU 1
NEOMOTE_1_NEO_RTC_INT1__0__SHIFT EQU 6
NEOMOTE_1_NEO_RTC_INT1__AG EQU CYREG_PRT1_AG
NEOMOTE_1_NEO_RTC_INT1__AMUX EQU CYREG_PRT1_AMUX
NEOMOTE_1_NEO_RTC_INT1__BIE EQU CYREG_PRT1_BIE
NEOMOTE_1_NEO_RTC_INT1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
NEOMOTE_1_NEO_RTC_INT1__BYP EQU CYREG_PRT1_BYP
NEOMOTE_1_NEO_RTC_INT1__CTL EQU CYREG_PRT1_CTL
NEOMOTE_1_NEO_RTC_INT1__DM0 EQU CYREG_PRT1_DM0
NEOMOTE_1_NEO_RTC_INT1__DM1 EQU CYREG_PRT1_DM1
NEOMOTE_1_NEO_RTC_INT1__DM2 EQU CYREG_PRT1_DM2
NEOMOTE_1_NEO_RTC_INT1__DR EQU CYREG_PRT1_DR
NEOMOTE_1_NEO_RTC_INT1__INP_DIS EQU CYREG_PRT1_INP_DIS
NEOMOTE_1_NEO_RTC_INT1__INTSTAT EQU CYREG_PICU1_INTSTAT
NEOMOTE_1_NEO_RTC_INT1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
NEOMOTE_1_NEO_RTC_INT1__LCD_EN EQU CYREG_PRT1_LCD_EN
NEOMOTE_1_NEO_RTC_INT1__MASK EQU 0x40
NEOMOTE_1_NEO_RTC_INT1__PORT EQU 1
NEOMOTE_1_NEO_RTC_INT1__PRT EQU CYREG_PRT1_PRT
NEOMOTE_1_NEO_RTC_INT1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
NEOMOTE_1_NEO_RTC_INT1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
NEOMOTE_1_NEO_RTC_INT1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
NEOMOTE_1_NEO_RTC_INT1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
NEOMOTE_1_NEO_RTC_INT1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
NEOMOTE_1_NEO_RTC_INT1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
NEOMOTE_1_NEO_RTC_INT1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
NEOMOTE_1_NEO_RTC_INT1__PS EQU CYREG_PRT1_PS
NEOMOTE_1_NEO_RTC_INT1__SHIFT EQU 6
NEOMOTE_1_NEO_RTC_INT1__SLW EQU CYREG_PRT1_SLW
NEOMOTE_1_NEO_RTC_INT1__SNAP EQU CYREG_PICU1_SNAP

; ultrasonic_voltage_pin
ultrasonic_voltage_pin__0__MASK EQU 0x04
ultrasonic_voltage_pin__0__PC EQU CYREG_PRT0_PC2
ultrasonic_voltage_pin__0__PORT EQU 0
ultrasonic_voltage_pin__0__SHIFT EQU 2
ultrasonic_voltage_pin__AG EQU CYREG_PRT0_AG
ultrasonic_voltage_pin__AMUX EQU CYREG_PRT0_AMUX
ultrasonic_voltage_pin__BIE EQU CYREG_PRT0_BIE
ultrasonic_voltage_pin__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ultrasonic_voltage_pin__BYP EQU CYREG_PRT0_BYP
ultrasonic_voltage_pin__CTL EQU CYREG_PRT0_CTL
ultrasonic_voltage_pin__DM0 EQU CYREG_PRT0_DM0
ultrasonic_voltage_pin__DM1 EQU CYREG_PRT0_DM1
ultrasonic_voltage_pin__DM2 EQU CYREG_PRT0_DM2
ultrasonic_voltage_pin__DR EQU CYREG_PRT0_DR
ultrasonic_voltage_pin__INP_DIS EQU CYREG_PRT0_INP_DIS
ultrasonic_voltage_pin__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ultrasonic_voltage_pin__LCD_EN EQU CYREG_PRT0_LCD_EN
ultrasonic_voltage_pin__MASK EQU 0x04
ultrasonic_voltage_pin__PORT EQU 0
ultrasonic_voltage_pin__PRT EQU CYREG_PRT0_PRT
ultrasonic_voltage_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ultrasonic_voltage_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ultrasonic_voltage_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ultrasonic_voltage_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ultrasonic_voltage_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ultrasonic_voltage_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ultrasonic_voltage_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ultrasonic_voltage_pin__PS EQU CYREG_PRT0_PS
ultrasonic_voltage_pin__SHIFT EQU 2
ultrasonic_voltage_pin__SLW EQU CYREG_PRT0_SLW

; NEOMOTE_1_isr_RX_RTSn
NEOMOTE_1_isr_RX_RTSn__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
NEOMOTE_1_isr_RX_RTSn__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
NEOMOTE_1_isr_RX_RTSn__INTC_MASK EQU 0x10
NEOMOTE_1_isr_RX_RTSn__INTC_NUMBER EQU 4
NEOMOTE_1_isr_RX_RTSn__INTC_PRIOR_NUM EQU 7
NEOMOTE_1_isr_RX_RTSn__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
NEOMOTE_1_isr_RX_RTSn__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
NEOMOTE_1_isr_RX_RTSn__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; NEOMOTE_1_RTC_Crystal
NEOMOTE_1_RTC_Crystal__0__MASK EQU 0x08
NEOMOTE_1_RTC_Crystal__0__PC EQU CYREG_IO_PC_PRT15_PC3
NEOMOTE_1_RTC_Crystal__0__PORT EQU 15
NEOMOTE_1_RTC_Crystal__0__SHIFT EQU 3
NEOMOTE_1_RTC_Crystal__AG EQU CYREG_PRT15_AG
NEOMOTE_1_RTC_Crystal__AMUX EQU CYREG_PRT15_AMUX
NEOMOTE_1_RTC_Crystal__BIE EQU CYREG_PRT15_BIE
NEOMOTE_1_RTC_Crystal__BIT_MASK EQU CYREG_PRT15_BIT_MASK
NEOMOTE_1_RTC_Crystal__BYP EQU CYREG_PRT15_BYP
NEOMOTE_1_RTC_Crystal__CTL EQU CYREG_PRT15_CTL
NEOMOTE_1_RTC_Crystal__DM0 EQU CYREG_PRT15_DM0
NEOMOTE_1_RTC_Crystal__DM1 EQU CYREG_PRT15_DM1
NEOMOTE_1_RTC_Crystal__DM2 EQU CYREG_PRT15_DM2
NEOMOTE_1_RTC_Crystal__DR EQU CYREG_PRT15_DR
NEOMOTE_1_RTC_Crystal__INP_DIS EQU CYREG_PRT15_INP_DIS
NEOMOTE_1_RTC_Crystal__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
NEOMOTE_1_RTC_Crystal__LCD_EN EQU CYREG_PRT15_LCD_EN
NEOMOTE_1_RTC_Crystal__MASK EQU 0x08
NEOMOTE_1_RTC_Crystal__PORT EQU 15
NEOMOTE_1_RTC_Crystal__PRT EQU CYREG_PRT15_PRT
NEOMOTE_1_RTC_Crystal__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
NEOMOTE_1_RTC_Crystal__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
NEOMOTE_1_RTC_Crystal__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
NEOMOTE_1_RTC_Crystal__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
NEOMOTE_1_RTC_Crystal__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
NEOMOTE_1_RTC_Crystal__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
NEOMOTE_1_RTC_Crystal__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
NEOMOTE_1_RTC_Crystal__PS EQU CYREG_PRT15_PS
NEOMOTE_1_RTC_Crystal__SHIFT EQU 3
NEOMOTE_1_RTC_Crystal__SLW EQU CYREG_PRT15_SLW

; uart_solinst_IntClock
uart_solinst_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
uart_solinst_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
uart_solinst_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
uart_solinst_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
uart_solinst_IntClock__INDEX EQU 0x04
uart_solinst_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
uart_solinst_IntClock__PM_ACT_MSK EQU 0x10
uart_solinst_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
uart_solinst_IntClock__PM_STBY_MSK EQU 0x10

; uart_ultrasonic_BUART
uart_ultrasonic_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
uart_ultrasonic_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
uart_ultrasonic_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
uart_ultrasonic_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
uart_ultrasonic_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
uart_ultrasonic_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
uart_ultrasonic_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
uart_ultrasonic_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
uart_ultrasonic_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
uart_ultrasonic_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
uart_ultrasonic_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
uart_ultrasonic_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
uart_ultrasonic_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
uart_ultrasonic_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
uart_ultrasonic_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
uart_ultrasonic_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
uart_ultrasonic_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
uart_ultrasonic_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
uart_ultrasonic_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB02_A0
uart_ultrasonic_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB02_A1
uart_ultrasonic_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
uart_ultrasonic_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB02_D0
uart_ultrasonic_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB02_D1
uart_ultrasonic_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
uart_ultrasonic_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
uart_ultrasonic_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB02_F0
uart_ultrasonic_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB02_F1
uart_ultrasonic_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
uart_ultrasonic_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
uart_ultrasonic_BUART_sRX_RxSts__3__MASK EQU 0x08
uart_ultrasonic_BUART_sRX_RxSts__3__POS EQU 3
uart_ultrasonic_BUART_sRX_RxSts__4__MASK EQU 0x10
uart_ultrasonic_BUART_sRX_RxSts__4__POS EQU 4
uart_ultrasonic_BUART_sRX_RxSts__5__MASK EQU 0x20
uart_ultrasonic_BUART_sRX_RxSts__5__POS EQU 5
uart_ultrasonic_BUART_sRX_RxSts__MASK EQU 0x38
uart_ultrasonic_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
uart_ultrasonic_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
uart_ultrasonic_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB05_ST
uart_ultrasonic_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
uart_ultrasonic_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
uart_ultrasonic_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
uart_ultrasonic_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
uart_ultrasonic_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
uart_ultrasonic_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
uart_ultrasonic_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
uart_ultrasonic_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
uart_ultrasonic_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
uart_ultrasonic_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
uart_ultrasonic_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
uart_ultrasonic_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
uart_ultrasonic_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
uart_ultrasonic_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
uart_ultrasonic_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
uart_ultrasonic_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
uart_ultrasonic_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
uart_ultrasonic_BUART_sTX_TxSts__0__MASK EQU 0x01
uart_ultrasonic_BUART_sTX_TxSts__0__POS EQU 0
uart_ultrasonic_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
uart_ultrasonic_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
uart_ultrasonic_BUART_sTX_TxSts__1__MASK EQU 0x02
uart_ultrasonic_BUART_sTX_TxSts__1__POS EQU 1
uart_ultrasonic_BUART_sTX_TxSts__2__MASK EQU 0x04
uart_ultrasonic_BUART_sTX_TxSts__2__POS EQU 2
uart_ultrasonic_BUART_sTX_TxSts__3__MASK EQU 0x08
uart_ultrasonic_BUART_sTX_TxSts__3__POS EQU 3
uart_ultrasonic_BUART_sTX_TxSts__MASK EQU 0x0F
uart_ultrasonic_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB05_MSK
uart_ultrasonic_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
uart_ultrasonic_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB05_ST
uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB06_A0
uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB06_A1
uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB06_D0
uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB06_D1
uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB06_F0
uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB06_F1

; emFile_1_SPI0_BSPIM
emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
emFile_1_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
emFile_1_SPI0_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
emFile_1_SPI0_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
emFile_1_SPI0_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
emFile_1_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
emFile_1_SPI0_BSPIM_RxStsReg__4__MASK EQU 0x10
emFile_1_SPI0_BSPIM_RxStsReg__4__POS EQU 4
emFile_1_SPI0_BSPIM_RxStsReg__5__MASK EQU 0x20
emFile_1_SPI0_BSPIM_RxStsReg__5__POS EQU 5
emFile_1_SPI0_BSPIM_RxStsReg__6__MASK EQU 0x40
emFile_1_SPI0_BSPIM_RxStsReg__6__POS EQU 6
emFile_1_SPI0_BSPIM_RxStsReg__MASK EQU 0x70
emFile_1_SPI0_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB01_MSK
emFile_1_SPI0_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
emFile_1_SPI0_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
emFile_1_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
emFile_1_SPI0_BSPIM_RxStsReg__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
emFile_1_SPI0_BSPIM_RxStsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
emFile_1_SPI0_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB01_ST
emFile_1_SPI0_BSPIM_TxStsReg__0__MASK EQU 0x01
emFile_1_SPI0_BSPIM_TxStsReg__0__POS EQU 0
emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
emFile_1_SPI0_BSPIM_TxStsReg__1__MASK EQU 0x02
emFile_1_SPI0_BSPIM_TxStsReg__1__POS EQU 1
emFile_1_SPI0_BSPIM_TxStsReg__2__MASK EQU 0x04
emFile_1_SPI0_BSPIM_TxStsReg__2__POS EQU 2
emFile_1_SPI0_BSPIM_TxStsReg__3__MASK EQU 0x08
emFile_1_SPI0_BSPIM_TxStsReg__3__POS EQU 3
emFile_1_SPI0_BSPIM_TxStsReg__4__MASK EQU 0x10
emFile_1_SPI0_BSPIM_TxStsReg__4__POS EQU 4
emFile_1_SPI0_BSPIM_TxStsReg__MASK EQU 0x1F
emFile_1_SPI0_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB00_MSK
emFile_1_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
emFile_1_SPI0_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB00_ST
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB00_A0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB00_A1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB00_D0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB00_D1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB00_F0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB00_F1

; isr_solinst_byte_rx
isr_solinst_byte_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_solinst_byte_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_solinst_byte_rx__INTC_MASK EQU 0x100
isr_solinst_byte_rx__INTC_NUMBER EQU 8
isr_solinst_byte_rx__INTC_PRIOR_NUM EQU 7
isr_solinst_byte_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
isr_solinst_byte_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_solinst_byte_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; NEOMOTE_1_I2C_0_SCL
NEOMOTE_1_I2C_0_SCL__0__MASK EQU 0x10
NEOMOTE_1_I2C_0_SCL__0__PC EQU CYREG_PRT12_PC4
NEOMOTE_1_I2C_0_SCL__0__PORT EQU 12
NEOMOTE_1_I2C_0_SCL__0__SHIFT EQU 4
NEOMOTE_1_I2C_0_SCL__AG EQU CYREG_PRT12_AG
NEOMOTE_1_I2C_0_SCL__BIE EQU CYREG_PRT12_BIE
NEOMOTE_1_I2C_0_SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
NEOMOTE_1_I2C_0_SCL__BYP EQU CYREG_PRT12_BYP
NEOMOTE_1_I2C_0_SCL__DM0 EQU CYREG_PRT12_DM0
NEOMOTE_1_I2C_0_SCL__DM1 EQU CYREG_PRT12_DM1
NEOMOTE_1_I2C_0_SCL__DM2 EQU CYREG_PRT12_DM2
NEOMOTE_1_I2C_0_SCL__DR EQU CYREG_PRT12_DR
NEOMOTE_1_I2C_0_SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
NEOMOTE_1_I2C_0_SCL__MASK EQU 0x10
NEOMOTE_1_I2C_0_SCL__PORT EQU 12
NEOMOTE_1_I2C_0_SCL__PRT EQU CYREG_PRT12_PRT
NEOMOTE_1_I2C_0_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
NEOMOTE_1_I2C_0_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
NEOMOTE_1_I2C_0_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
NEOMOTE_1_I2C_0_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
NEOMOTE_1_I2C_0_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
NEOMOTE_1_I2C_0_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
NEOMOTE_1_I2C_0_SCL__PS EQU CYREG_PRT12_PS
NEOMOTE_1_I2C_0_SCL__SHIFT EQU 4
NEOMOTE_1_I2C_0_SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
NEOMOTE_1_I2C_0_SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
NEOMOTE_1_I2C_0_SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
NEOMOTE_1_I2C_0_SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
NEOMOTE_1_I2C_0_SCL__SLW EQU CYREG_PRT12_SLW

; NEOMOTE_1_I2C_0_SDA
NEOMOTE_1_I2C_0_SDA__0__MASK EQU 0x20
NEOMOTE_1_I2C_0_SDA__0__PC EQU CYREG_PRT12_PC5
NEOMOTE_1_I2C_0_SDA__0__PORT EQU 12
NEOMOTE_1_I2C_0_SDA__0__SHIFT EQU 5
NEOMOTE_1_I2C_0_SDA__AG EQU CYREG_PRT12_AG
NEOMOTE_1_I2C_0_SDA__BIE EQU CYREG_PRT12_BIE
NEOMOTE_1_I2C_0_SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
NEOMOTE_1_I2C_0_SDA__BYP EQU CYREG_PRT12_BYP
NEOMOTE_1_I2C_0_SDA__DM0 EQU CYREG_PRT12_DM0
NEOMOTE_1_I2C_0_SDA__DM1 EQU CYREG_PRT12_DM1
NEOMOTE_1_I2C_0_SDA__DM2 EQU CYREG_PRT12_DM2
NEOMOTE_1_I2C_0_SDA__DR EQU CYREG_PRT12_DR
NEOMOTE_1_I2C_0_SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
NEOMOTE_1_I2C_0_SDA__MASK EQU 0x20
NEOMOTE_1_I2C_0_SDA__PORT EQU 12
NEOMOTE_1_I2C_0_SDA__PRT EQU CYREG_PRT12_PRT
NEOMOTE_1_I2C_0_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
NEOMOTE_1_I2C_0_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
NEOMOTE_1_I2C_0_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
NEOMOTE_1_I2C_0_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
NEOMOTE_1_I2C_0_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
NEOMOTE_1_I2C_0_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
NEOMOTE_1_I2C_0_SDA__PS EQU CYREG_PRT12_PS
NEOMOTE_1_I2C_0_SDA__SHIFT EQU 5
NEOMOTE_1_I2C_0_SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
NEOMOTE_1_I2C_0_SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
NEOMOTE_1_I2C_0_SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
NEOMOTE_1_I2C_0_SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
NEOMOTE_1_I2C_0_SDA__SLW EQU CYREG_PRT12_SLW

; Pin_Sampler_Trigger
Pin_Sampler_Trigger__0__MASK EQU 0x40
Pin_Sampler_Trigger__0__PC EQU CYREG_PRT4_PC6
Pin_Sampler_Trigger__0__PORT EQU 4
Pin_Sampler_Trigger__0__SHIFT EQU 6
Pin_Sampler_Trigger__AG EQU CYREG_PRT4_AG
Pin_Sampler_Trigger__AMUX EQU CYREG_PRT4_AMUX
Pin_Sampler_Trigger__BIE EQU CYREG_PRT4_BIE
Pin_Sampler_Trigger__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_Sampler_Trigger__BYP EQU CYREG_PRT4_BYP
Pin_Sampler_Trigger__CTL EQU CYREG_PRT4_CTL
Pin_Sampler_Trigger__DM0 EQU CYREG_PRT4_DM0
Pin_Sampler_Trigger__DM1 EQU CYREG_PRT4_DM1
Pin_Sampler_Trigger__DM2 EQU CYREG_PRT4_DM2
Pin_Sampler_Trigger__DR EQU CYREG_PRT4_DR
Pin_Sampler_Trigger__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_Sampler_Trigger__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_Sampler_Trigger__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_Sampler_Trigger__MASK EQU 0x40
Pin_Sampler_Trigger__PORT EQU 4
Pin_Sampler_Trigger__PRT EQU CYREG_PRT4_PRT
Pin_Sampler_Trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_Sampler_Trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_Sampler_Trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_Sampler_Trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_Sampler_Trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_Sampler_Trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_Sampler_Trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_Sampler_Trigger__PS EQU CYREG_PRT4_PS
Pin_Sampler_Trigger__SHIFT EQU 6
Pin_Sampler_Trigger__SLW EQU CYREG_PRT4_SLW

; ControlReg_Solinst
ControlReg_Solinst_Sync_ctrl_reg__0__MASK EQU 0x01
ControlReg_Solinst_Sync_ctrl_reg__0__POS EQU 0
ControlReg_Solinst_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
ControlReg_Solinst_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
ControlReg_Solinst_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
ControlReg_Solinst_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
ControlReg_Solinst_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
ControlReg_Solinst_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
ControlReg_Solinst_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
ControlReg_Solinst_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
ControlReg_Solinst_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
ControlReg_Solinst_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
ControlReg_Solinst_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
ControlReg_Solinst_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
ControlReg_Solinst_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB01_CTL
ControlReg_Solinst_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
ControlReg_Solinst_Sync_ctrl_reg__MASK EQU 0x01
ControlReg_Solinst_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
ControlReg_Solinst_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
ControlReg_Solinst_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL

; NEOMOTE_1_RTC_Int2
NEOMOTE_1_RTC_Int2__0__MASK EQU 0x80
NEOMOTE_1_RTC_Int2__0__PC EQU CYREG_PRT1_PC7
NEOMOTE_1_RTC_Int2__0__PORT EQU 1
NEOMOTE_1_RTC_Int2__0__SHIFT EQU 7
NEOMOTE_1_RTC_Int2__AG EQU CYREG_PRT1_AG
NEOMOTE_1_RTC_Int2__AMUX EQU CYREG_PRT1_AMUX
NEOMOTE_1_RTC_Int2__BIE EQU CYREG_PRT1_BIE
NEOMOTE_1_RTC_Int2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
NEOMOTE_1_RTC_Int2__BYP EQU CYREG_PRT1_BYP
NEOMOTE_1_RTC_Int2__CTL EQU CYREG_PRT1_CTL
NEOMOTE_1_RTC_Int2__DM0 EQU CYREG_PRT1_DM0
NEOMOTE_1_RTC_Int2__DM1 EQU CYREG_PRT1_DM1
NEOMOTE_1_RTC_Int2__DM2 EQU CYREG_PRT1_DM2
NEOMOTE_1_RTC_Int2__DR EQU CYREG_PRT1_DR
NEOMOTE_1_RTC_Int2__INP_DIS EQU CYREG_PRT1_INP_DIS
NEOMOTE_1_RTC_Int2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
NEOMOTE_1_RTC_Int2__LCD_EN EQU CYREG_PRT1_LCD_EN
NEOMOTE_1_RTC_Int2__MASK EQU 0x80
NEOMOTE_1_RTC_Int2__PORT EQU 1
NEOMOTE_1_RTC_Int2__PRT EQU CYREG_PRT1_PRT
NEOMOTE_1_RTC_Int2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
NEOMOTE_1_RTC_Int2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
NEOMOTE_1_RTC_Int2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
NEOMOTE_1_RTC_Int2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
NEOMOTE_1_RTC_Int2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
NEOMOTE_1_RTC_Int2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
NEOMOTE_1_RTC_Int2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
NEOMOTE_1_RTC_Int2__PS EQU CYREG_PRT1_PS
NEOMOTE_1_RTC_Int2__SHIFT EQU 7
NEOMOTE_1_RTC_Int2__SLW EQU CYREG_PRT1_SLW

; NEOMOTE_1_RX_CTS_n
NEOMOTE_1_RX_CTS_n__0__MASK EQU 0x04
NEOMOTE_1_RX_CTS_n__0__PC EQU CYREG_PRT2_PC2
NEOMOTE_1_RX_CTS_n__0__PORT EQU 2
NEOMOTE_1_RX_CTS_n__0__SHIFT EQU 2
NEOMOTE_1_RX_CTS_n__AG EQU CYREG_PRT2_AG
NEOMOTE_1_RX_CTS_n__AMUX EQU CYREG_PRT2_AMUX
NEOMOTE_1_RX_CTS_n__BIE EQU CYREG_PRT2_BIE
NEOMOTE_1_RX_CTS_n__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NEOMOTE_1_RX_CTS_n__BYP EQU CYREG_PRT2_BYP
NEOMOTE_1_RX_CTS_n__CTL EQU CYREG_PRT2_CTL
NEOMOTE_1_RX_CTS_n__DM0 EQU CYREG_PRT2_DM0
NEOMOTE_1_RX_CTS_n__DM1 EQU CYREG_PRT2_DM1
NEOMOTE_1_RX_CTS_n__DM2 EQU CYREG_PRT2_DM2
NEOMOTE_1_RX_CTS_n__DR EQU CYREG_PRT2_DR
NEOMOTE_1_RX_CTS_n__INP_DIS EQU CYREG_PRT2_INP_DIS
NEOMOTE_1_RX_CTS_n__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NEOMOTE_1_RX_CTS_n__LCD_EN EQU CYREG_PRT2_LCD_EN
NEOMOTE_1_RX_CTS_n__MASK EQU 0x04
NEOMOTE_1_RX_CTS_n__PORT EQU 2
NEOMOTE_1_RX_CTS_n__PRT EQU CYREG_PRT2_PRT
NEOMOTE_1_RX_CTS_n__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NEOMOTE_1_RX_CTS_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NEOMOTE_1_RX_CTS_n__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NEOMOTE_1_RX_CTS_n__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NEOMOTE_1_RX_CTS_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NEOMOTE_1_RX_CTS_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NEOMOTE_1_RX_CTS_n__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NEOMOTE_1_RX_CTS_n__PS EQU CYREG_PRT2_PS
NEOMOTE_1_RX_CTS_n__SHIFT EQU 2
NEOMOTE_1_RX_CTS_n__SLW EQU CYREG_PRT2_SLW

; NEOMOTE_1_RX_RTS_n
NEOMOTE_1_RX_RTS_n__0__MASK EQU 0x01
NEOMOTE_1_RX_RTS_n__0__PC EQU CYREG_PRT0_PC0
NEOMOTE_1_RX_RTS_n__0__PORT EQU 0
NEOMOTE_1_RX_RTS_n__0__SHIFT EQU 0
NEOMOTE_1_RX_RTS_n__AG EQU CYREG_PRT0_AG
NEOMOTE_1_RX_RTS_n__AMUX EQU CYREG_PRT0_AMUX
NEOMOTE_1_RX_RTS_n__BIE EQU CYREG_PRT0_BIE
NEOMOTE_1_RX_RTS_n__BIT_MASK EQU CYREG_PRT0_BIT_MASK
NEOMOTE_1_RX_RTS_n__BYP EQU CYREG_PRT0_BYP
NEOMOTE_1_RX_RTS_n__CTL EQU CYREG_PRT0_CTL
NEOMOTE_1_RX_RTS_n__DM0 EQU CYREG_PRT0_DM0
NEOMOTE_1_RX_RTS_n__DM1 EQU CYREG_PRT0_DM1
NEOMOTE_1_RX_RTS_n__DM2 EQU CYREG_PRT0_DM2
NEOMOTE_1_RX_RTS_n__DR EQU CYREG_PRT0_DR
NEOMOTE_1_RX_RTS_n__INP_DIS EQU CYREG_PRT0_INP_DIS
NEOMOTE_1_RX_RTS_n__INTSTAT EQU CYREG_PICU0_INTSTAT
NEOMOTE_1_RX_RTS_n__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
NEOMOTE_1_RX_RTS_n__LCD_EN EQU CYREG_PRT0_LCD_EN
NEOMOTE_1_RX_RTS_n__MASK EQU 0x01
NEOMOTE_1_RX_RTS_n__PORT EQU 0
NEOMOTE_1_RX_RTS_n__PRT EQU CYREG_PRT0_PRT
NEOMOTE_1_RX_RTS_n__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
NEOMOTE_1_RX_RTS_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
NEOMOTE_1_RX_RTS_n__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
NEOMOTE_1_RX_RTS_n__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
NEOMOTE_1_RX_RTS_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
NEOMOTE_1_RX_RTS_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
NEOMOTE_1_RX_RTS_n__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
NEOMOTE_1_RX_RTS_n__PS EQU CYREG_PRT0_PS
NEOMOTE_1_RX_RTS_n__SHIFT EQU 0
NEOMOTE_1_RX_RTS_n__SLW EQU CYREG_PRT0_SLW
NEOMOTE_1_RX_RTS_n__SNAP EQU CYREG_PICU0_SNAP

; NEOMOTE_1_TX_CTS_n
NEOMOTE_1_TX_CTS_n__0__MASK EQU 0x20
NEOMOTE_1_TX_CTS_n__0__PC EQU CYREG_PRT2_PC5
NEOMOTE_1_TX_CTS_n__0__PORT EQU 2
NEOMOTE_1_TX_CTS_n__0__SHIFT EQU 5
NEOMOTE_1_TX_CTS_n__AG EQU CYREG_PRT2_AG
NEOMOTE_1_TX_CTS_n__AMUX EQU CYREG_PRT2_AMUX
NEOMOTE_1_TX_CTS_n__BIE EQU CYREG_PRT2_BIE
NEOMOTE_1_TX_CTS_n__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NEOMOTE_1_TX_CTS_n__BYP EQU CYREG_PRT2_BYP
NEOMOTE_1_TX_CTS_n__CTL EQU CYREG_PRT2_CTL
NEOMOTE_1_TX_CTS_n__DM0 EQU CYREG_PRT2_DM0
NEOMOTE_1_TX_CTS_n__DM1 EQU CYREG_PRT2_DM1
NEOMOTE_1_TX_CTS_n__DM2 EQU CYREG_PRT2_DM2
NEOMOTE_1_TX_CTS_n__DR EQU CYREG_PRT2_DR
NEOMOTE_1_TX_CTS_n__INP_DIS EQU CYREG_PRT2_INP_DIS
NEOMOTE_1_TX_CTS_n__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NEOMOTE_1_TX_CTS_n__LCD_EN EQU CYREG_PRT2_LCD_EN
NEOMOTE_1_TX_CTS_n__MASK EQU 0x20
NEOMOTE_1_TX_CTS_n__PORT EQU 2
NEOMOTE_1_TX_CTS_n__PRT EQU CYREG_PRT2_PRT
NEOMOTE_1_TX_CTS_n__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NEOMOTE_1_TX_CTS_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NEOMOTE_1_TX_CTS_n__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NEOMOTE_1_TX_CTS_n__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NEOMOTE_1_TX_CTS_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NEOMOTE_1_TX_CTS_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NEOMOTE_1_TX_CTS_n__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NEOMOTE_1_TX_CTS_n__PS EQU CYREG_PRT2_PS
NEOMOTE_1_TX_CTS_n__SHIFT EQU 5
NEOMOTE_1_TX_CTS_n__SLW EQU CYREG_PRT2_SLW

; NEOMOTE_1_TX_RTS_n
NEOMOTE_1_TX_RTS_n__0__MASK EQU 0x40
NEOMOTE_1_TX_RTS_n__0__PC EQU CYREG_PRT2_PC6
NEOMOTE_1_TX_RTS_n__0__PORT EQU 2
NEOMOTE_1_TX_RTS_n__0__SHIFT EQU 6
NEOMOTE_1_TX_RTS_n__AG EQU CYREG_PRT2_AG
NEOMOTE_1_TX_RTS_n__AMUX EQU CYREG_PRT2_AMUX
NEOMOTE_1_TX_RTS_n__BIE EQU CYREG_PRT2_BIE
NEOMOTE_1_TX_RTS_n__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NEOMOTE_1_TX_RTS_n__BYP EQU CYREG_PRT2_BYP
NEOMOTE_1_TX_RTS_n__CTL EQU CYREG_PRT2_CTL
NEOMOTE_1_TX_RTS_n__DM0 EQU CYREG_PRT2_DM0
NEOMOTE_1_TX_RTS_n__DM1 EQU CYREG_PRT2_DM1
NEOMOTE_1_TX_RTS_n__DM2 EQU CYREG_PRT2_DM2
NEOMOTE_1_TX_RTS_n__DR EQU CYREG_PRT2_DR
NEOMOTE_1_TX_RTS_n__INP_DIS EQU CYREG_PRT2_INP_DIS
NEOMOTE_1_TX_RTS_n__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NEOMOTE_1_TX_RTS_n__LCD_EN EQU CYREG_PRT2_LCD_EN
NEOMOTE_1_TX_RTS_n__MASK EQU 0x40
NEOMOTE_1_TX_RTS_n__PORT EQU 2
NEOMOTE_1_TX_RTS_n__PRT EQU CYREG_PRT2_PRT
NEOMOTE_1_TX_RTS_n__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NEOMOTE_1_TX_RTS_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NEOMOTE_1_TX_RTS_n__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NEOMOTE_1_TX_RTS_n__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NEOMOTE_1_TX_RTS_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NEOMOTE_1_TX_RTS_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NEOMOTE_1_TX_RTS_n__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NEOMOTE_1_TX_RTS_n__PS EQU CYREG_PRT2_PS
NEOMOTE_1_TX_RTS_n__SHIFT EQU 6
NEOMOTE_1_TX_RTS_n__SLW EQU CYREG_PRT2_SLW

; uart_solinst_BUART
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__5__MASK EQU 0x20
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__5__POS EQU 5
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__6__MASK EQU 0x40
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__6__POS EQU 6
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__7__MASK EQU 0x80
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__7__POS EQU 7
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB09_CTL
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__MASK EQU 0xE0
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
uart_solinst_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
uart_solinst_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
uart_solinst_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
uart_solinst_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
uart_solinst_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
uart_solinst_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
uart_solinst_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
uart_solinst_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
uart_solinst_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
uart_solinst_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
uart_solinst_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
uart_solinst_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
uart_solinst_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
uart_solinst_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
uart_solinst_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
uart_solinst_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
uart_solinst_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
uart_solinst_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
uart_solinst_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
uart_solinst_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
uart_solinst_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
uart_solinst_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
uart_solinst_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
uart_solinst_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
uart_solinst_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
uart_solinst_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
uart_solinst_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
uart_solinst_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
uart_solinst_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
uart_solinst_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
uart_solinst_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
uart_solinst_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
uart_solinst_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
uart_solinst_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
uart_solinst_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
uart_solinst_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
uart_solinst_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
uart_solinst_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
uart_solinst_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
uart_solinst_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
uart_solinst_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
uart_solinst_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
uart_solinst_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
uart_solinst_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
uart_solinst_BUART_sRX_RxSts__0__MASK EQU 0x01
uart_solinst_BUART_sRX_RxSts__0__POS EQU 0
uart_solinst_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
uart_solinst_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
uart_solinst_BUART_sRX_RxSts__3__MASK EQU 0x08
uart_solinst_BUART_sRX_RxSts__3__POS EQU 3
uart_solinst_BUART_sRX_RxSts__4__MASK EQU 0x10
uart_solinst_BUART_sRX_RxSts__4__POS EQU 4
uart_solinst_BUART_sRX_RxSts__5__MASK EQU 0x20
uart_solinst_BUART_sRX_RxSts__5__POS EQU 5
uart_solinst_BUART_sRX_RxSts__6__MASK EQU 0x40
uart_solinst_BUART_sRX_RxSts__6__POS EQU 6
uart_solinst_BUART_sRX_RxSts__MASK EQU 0x79
uart_solinst_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
uart_solinst_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
uart_solinst_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB13_ST
uart_solinst_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
uart_solinst_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
uart_solinst_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
uart_solinst_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
uart_solinst_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
uart_solinst_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
uart_solinst_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
uart_solinst_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
uart_solinst_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
uart_solinst_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
uart_solinst_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
uart_solinst_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
uart_solinst_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
uart_solinst_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
uart_solinst_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
uart_solinst_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
uart_solinst_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
uart_solinst_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
uart_solinst_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
uart_solinst_BUART_sTX_TxSts__0__MASK EQU 0x01
uart_solinst_BUART_sTX_TxSts__0__POS EQU 0
uart_solinst_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
uart_solinst_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
uart_solinst_BUART_sTX_TxSts__1__MASK EQU 0x02
uart_solinst_BUART_sTX_TxSts__1__POS EQU 1
uart_solinst_BUART_sTX_TxSts__2__MASK EQU 0x04
uart_solinst_BUART_sTX_TxSts__2__POS EQU 2
uart_solinst_BUART_sTX_TxSts__3__MASK EQU 0x08
uart_solinst_BUART_sTX_TxSts__3__POS EQU 3
uart_solinst_BUART_sTX_TxSts__MASK EQU 0x0F
uart_solinst_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
uart_solinst_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
uart_solinst_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
uart_solinst_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
uart_solinst_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
uart_solinst_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
uart_solinst_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB10_A0
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB10_A1
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB10_D0
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB10_D1
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB10_F0
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB10_F1
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL

; ultrasonic_uart_rx
ultrasonic_uart_rx__0__MASK EQU 0x02
ultrasonic_uart_rx__0__PC EQU CYREG_PRT0_PC1
ultrasonic_uart_rx__0__PORT EQU 0
ultrasonic_uart_rx__0__SHIFT EQU 1
ultrasonic_uart_rx__AG EQU CYREG_PRT0_AG
ultrasonic_uart_rx__AMUX EQU CYREG_PRT0_AMUX
ultrasonic_uart_rx__BIE EQU CYREG_PRT0_BIE
ultrasonic_uart_rx__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ultrasonic_uart_rx__BYP EQU CYREG_PRT0_BYP
ultrasonic_uart_rx__CTL EQU CYREG_PRT0_CTL
ultrasonic_uart_rx__DM0 EQU CYREG_PRT0_DM0
ultrasonic_uart_rx__DM1 EQU CYREG_PRT0_DM1
ultrasonic_uart_rx__DM2 EQU CYREG_PRT0_DM2
ultrasonic_uart_rx__DR EQU CYREG_PRT0_DR
ultrasonic_uart_rx__INP_DIS EQU CYREG_PRT0_INP_DIS
ultrasonic_uart_rx__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ultrasonic_uart_rx__LCD_EN EQU CYREG_PRT0_LCD_EN
ultrasonic_uart_rx__MASK EQU 0x02
ultrasonic_uart_rx__PORT EQU 0
ultrasonic_uart_rx__PRT EQU CYREG_PRT0_PRT
ultrasonic_uart_rx__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ultrasonic_uart_rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ultrasonic_uart_rx__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ultrasonic_uart_rx__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ultrasonic_uart_rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ultrasonic_uart_rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ultrasonic_uart_rx__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ultrasonic_uart_rx__PS EQU CYREG_PRT0_PS
ultrasonic_uart_rx__SHIFT EQU 1
ultrasonic_uart_rx__SLW EQU CYREG_PRT0_SLW

; ADC_SAR_1_ADC_SAR
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; ADC_SAR_1_theACLK
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

; isr_SampleCounter
isr_SampleCounter__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_SampleCounter__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_SampleCounter__INTC_MASK EQU 0x04
isr_SampleCounter__INTC_NUMBER EQU 2
isr_SampleCounter__INTC_PRIOR_NUM EQU 7
isr_SampleCounter__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_SampleCounter__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_SampleCounter__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; modem_voltage_pin
modem_voltage_pin__0__MASK EQU 0x20
modem_voltage_pin__0__PC EQU CYREG_PRT0_PC5
modem_voltage_pin__0__PORT EQU 0
modem_voltage_pin__0__SHIFT EQU 5
modem_voltage_pin__AG EQU CYREG_PRT0_AG
modem_voltage_pin__AMUX EQU CYREG_PRT0_AMUX
modem_voltage_pin__BIE EQU CYREG_PRT0_BIE
modem_voltage_pin__BIT_MASK EQU CYREG_PRT0_BIT_MASK
modem_voltage_pin__BYP EQU CYREG_PRT0_BYP
modem_voltage_pin__CTL EQU CYREG_PRT0_CTL
modem_voltage_pin__DM0 EQU CYREG_PRT0_DM0
modem_voltage_pin__DM1 EQU CYREG_PRT0_DM1
modem_voltage_pin__DM2 EQU CYREG_PRT0_DM2
modem_voltage_pin__DR EQU CYREG_PRT0_DR
modem_voltage_pin__INP_DIS EQU CYREG_PRT0_INP_DIS
modem_voltage_pin__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
modem_voltage_pin__LCD_EN EQU CYREG_PRT0_LCD_EN
modem_voltage_pin__MASK EQU 0x20
modem_voltage_pin__PORT EQU 0
modem_voltage_pin__PRT EQU CYREG_PRT0_PRT
modem_voltage_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
modem_voltage_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
modem_voltage_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
modem_voltage_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
modem_voltage_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
modem_voltage_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
modem_voltage_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
modem_voltage_pin__PS EQU CYREG_PRT0_PS
modem_voltage_pin__SHIFT EQU 5
modem_voltage_pin__SLW EQU CYREG_PRT0_SLW

; Pin_Sampler_Power
Pin_Sampler_Power__0__MASK EQU 0x80
Pin_Sampler_Power__0__PC EQU CYREG_PRT4_PC7
Pin_Sampler_Power__0__PORT EQU 4
Pin_Sampler_Power__0__SHIFT EQU 7
Pin_Sampler_Power__AG EQU CYREG_PRT4_AG
Pin_Sampler_Power__AMUX EQU CYREG_PRT4_AMUX
Pin_Sampler_Power__BIE EQU CYREG_PRT4_BIE
Pin_Sampler_Power__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_Sampler_Power__BYP EQU CYREG_PRT4_BYP
Pin_Sampler_Power__CTL EQU CYREG_PRT4_CTL
Pin_Sampler_Power__DM0 EQU CYREG_PRT4_DM0
Pin_Sampler_Power__DM1 EQU CYREG_PRT4_DM1
Pin_Sampler_Power__DM2 EQU CYREG_PRT4_DM2
Pin_Sampler_Power__DR EQU CYREG_PRT4_DR
Pin_Sampler_Power__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_Sampler_Power__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_Sampler_Power__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_Sampler_Power__MASK EQU 0x80
Pin_Sampler_Power__PORT EQU 4
Pin_Sampler_Power__PRT EQU CYREG_PRT4_PRT
Pin_Sampler_Power__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_Sampler_Power__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_Sampler_Power__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_Sampler_Power__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_Sampler_Power__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_Sampler_Power__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_Sampler_Power__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_Sampler_Power__PS EQU CYREG_PRT4_PS
Pin_Sampler_Power__SHIFT EQU 7
Pin_Sampler_Power__SLW EQU CYREG_PRT4_SLW

; solinst_power_pin
solinst_power_pin__0__MASK EQU 0x08
solinst_power_pin__0__PC EQU CYREG_PRT12_PC3
solinst_power_pin__0__PORT EQU 12
solinst_power_pin__0__SHIFT EQU 3
solinst_power_pin__AG EQU CYREG_PRT12_AG
solinst_power_pin__BIE EQU CYREG_PRT12_BIE
solinst_power_pin__BIT_MASK EQU CYREG_PRT12_BIT_MASK
solinst_power_pin__BYP EQU CYREG_PRT12_BYP
solinst_power_pin__DM0 EQU CYREG_PRT12_DM0
solinst_power_pin__DM1 EQU CYREG_PRT12_DM1
solinst_power_pin__DM2 EQU CYREG_PRT12_DM2
solinst_power_pin__DR EQU CYREG_PRT12_DR
solinst_power_pin__INP_DIS EQU CYREG_PRT12_INP_DIS
solinst_power_pin__MASK EQU 0x08
solinst_power_pin__PORT EQU 12
solinst_power_pin__PRT EQU CYREG_PRT12_PRT
solinst_power_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
solinst_power_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
solinst_power_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
solinst_power_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
solinst_power_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
solinst_power_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
solinst_power_pin__PS EQU CYREG_PRT12_PS
solinst_power_pin__SHIFT EQU 3
solinst_power_pin__SIO_CFG EQU CYREG_PRT12_SIO_CFG
solinst_power_pin__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
solinst_power_pin__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
solinst_power_pin__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
solinst_power_pin__SLW EQU CYREG_PRT12_SLW

; ADC_SAR_1_Bypass
ADC_SAR_1_Bypass__0__MASK EQU 0x10
ADC_SAR_1_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_1_Bypass__0__PORT EQU 0
ADC_SAR_1_Bypass__0__SHIFT EQU 4
ADC_SAR_1_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_1_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_1_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_1_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_1_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_1_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_1_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_1_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_1_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_1_Bypass__MASK EQU 0x10
ADC_SAR_1_Bypass__PORT EQU 0
ADC_SAR_1_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_1_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_1_Bypass__SHIFT EQU 4
ADC_SAR_1_Bypass__SLW EQU CYREG_PRT0_SLW

; ControlReg_Modem
ControlReg_Modem_Sync_ctrl_reg__0__MASK EQU 0x01
ControlReg_Modem_Sync_ctrl_reg__0__POS EQU 0
ControlReg_Modem_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
ControlReg_Modem_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
ControlReg_Modem_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
ControlReg_Modem_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
ControlReg_Modem_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
ControlReg_Modem_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
ControlReg_Modem_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
ControlReg_Modem_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
ControlReg_Modem_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
ControlReg_Modem_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
ControlReg_Modem_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
ControlReg_Modem_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
ControlReg_Modem_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
ControlReg_Modem_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
ControlReg_Modem_Sync_ctrl_reg__MASK EQU 0x01
ControlReg_Modem_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
ControlReg_Modem_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
ControlReg_Modem_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

; emFile_1_Clock_1
emFile_1_Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
emFile_1_Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
emFile_1_Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
emFile_1_Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
emFile_1_Clock_1__INDEX EQU 0x00
emFile_1_Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
emFile_1_Clock_1__PM_ACT_MSK EQU 0x01
emFile_1_Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
emFile_1_Clock_1__PM_STBY_MSK EQU 0x01

; emFile_1_SPI0_CS
emFile_1_SPI0_CS__0__MASK EQU 0x01
emFile_1_SPI0_CS__0__PC EQU CYREG_PRT6_PC0
emFile_1_SPI0_CS__0__PORT EQU 6
emFile_1_SPI0_CS__0__SHIFT EQU 0
emFile_1_SPI0_CS__AG EQU CYREG_PRT6_AG
emFile_1_SPI0_CS__AMUX EQU CYREG_PRT6_AMUX
emFile_1_SPI0_CS__BIE EQU CYREG_PRT6_BIE
emFile_1_SPI0_CS__BIT_MASK EQU CYREG_PRT6_BIT_MASK
emFile_1_SPI0_CS__BYP EQU CYREG_PRT6_BYP
emFile_1_SPI0_CS__CTL EQU CYREG_PRT6_CTL
emFile_1_SPI0_CS__DM0 EQU CYREG_PRT6_DM0
emFile_1_SPI0_CS__DM1 EQU CYREG_PRT6_DM1
emFile_1_SPI0_CS__DM2 EQU CYREG_PRT6_DM2
emFile_1_SPI0_CS__DR EQU CYREG_PRT6_DR
emFile_1_SPI0_CS__INP_DIS EQU CYREG_PRT6_INP_DIS
emFile_1_SPI0_CS__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
emFile_1_SPI0_CS__LCD_EN EQU CYREG_PRT6_LCD_EN
emFile_1_SPI0_CS__MASK EQU 0x01
emFile_1_SPI0_CS__PORT EQU 6
emFile_1_SPI0_CS__PRT EQU CYREG_PRT6_PRT
emFile_1_SPI0_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
emFile_1_SPI0_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
emFile_1_SPI0_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
emFile_1_SPI0_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
emFile_1_SPI0_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
emFile_1_SPI0_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
emFile_1_SPI0_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
emFile_1_SPI0_CS__PS EQU CYREG_PRT6_PS
emFile_1_SPI0_CS__SHIFT EQU 0
emFile_1_SPI0_CS__SLW EQU CYREG_PRT6_SLW

; NEOMOTE_1_isr_RX
NEOMOTE_1_isr_RX__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
NEOMOTE_1_isr_RX__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
NEOMOTE_1_isr_RX__INTC_MASK EQU 0x02
NEOMOTE_1_isr_RX__INTC_NUMBER EQU 1
NEOMOTE_1_isr_RX__INTC_PRIOR_NUM EQU 7
NEOMOTE_1_isr_RX__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
NEOMOTE_1_isr_RX__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
NEOMOTE_1_isr_RX__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; NEOMOTE_1_RX_Pin
NEOMOTE_1_RX_Pin__0__MASK EQU 0x02
NEOMOTE_1_RX_Pin__0__PC EQU CYREG_PRT2_PC1
NEOMOTE_1_RX_Pin__0__PORT EQU 2
NEOMOTE_1_RX_Pin__0__SHIFT EQU 1
NEOMOTE_1_RX_Pin__AG EQU CYREG_PRT2_AG
NEOMOTE_1_RX_Pin__AMUX EQU CYREG_PRT2_AMUX
NEOMOTE_1_RX_Pin__BIE EQU CYREG_PRT2_BIE
NEOMOTE_1_RX_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NEOMOTE_1_RX_Pin__BYP EQU CYREG_PRT2_BYP
NEOMOTE_1_RX_Pin__CTL EQU CYREG_PRT2_CTL
NEOMOTE_1_RX_Pin__DM0 EQU CYREG_PRT2_DM0
NEOMOTE_1_RX_Pin__DM1 EQU CYREG_PRT2_DM1
NEOMOTE_1_RX_Pin__DM2 EQU CYREG_PRT2_DM2
NEOMOTE_1_RX_Pin__DR EQU CYREG_PRT2_DR
NEOMOTE_1_RX_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
NEOMOTE_1_RX_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NEOMOTE_1_RX_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
NEOMOTE_1_RX_Pin__MASK EQU 0x02
NEOMOTE_1_RX_Pin__PORT EQU 2
NEOMOTE_1_RX_Pin__PRT EQU CYREG_PRT2_PRT
NEOMOTE_1_RX_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NEOMOTE_1_RX_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NEOMOTE_1_RX_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NEOMOTE_1_RX_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NEOMOTE_1_RX_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NEOMOTE_1_RX_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NEOMOTE_1_RX_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NEOMOTE_1_RX_Pin__PS EQU CYREG_PRT2_PS
NEOMOTE_1_RX_Pin__SHIFT EQU 1
NEOMOTE_1_RX_Pin__SLW EQU CYREG_PRT2_SLW

; NEOMOTE_1_TX_Pin
NEOMOTE_1_TX_Pin__0__MASK EQU 0x02
NEOMOTE_1_TX_Pin__0__PC EQU CYREG_IO_PC_PRT15_PC1
NEOMOTE_1_TX_Pin__0__PORT EQU 15
NEOMOTE_1_TX_Pin__0__SHIFT EQU 1
NEOMOTE_1_TX_Pin__AG EQU CYREG_PRT15_AG
NEOMOTE_1_TX_Pin__AMUX EQU CYREG_PRT15_AMUX
NEOMOTE_1_TX_Pin__BIE EQU CYREG_PRT15_BIE
NEOMOTE_1_TX_Pin__BIT_MASK EQU CYREG_PRT15_BIT_MASK
NEOMOTE_1_TX_Pin__BYP EQU CYREG_PRT15_BYP
NEOMOTE_1_TX_Pin__CTL EQU CYREG_PRT15_CTL
NEOMOTE_1_TX_Pin__DM0 EQU CYREG_PRT15_DM0
NEOMOTE_1_TX_Pin__DM1 EQU CYREG_PRT15_DM1
NEOMOTE_1_TX_Pin__DM2 EQU CYREG_PRT15_DM2
NEOMOTE_1_TX_Pin__DR EQU CYREG_PRT15_DR
NEOMOTE_1_TX_Pin__INP_DIS EQU CYREG_PRT15_INP_DIS
NEOMOTE_1_TX_Pin__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
NEOMOTE_1_TX_Pin__LCD_EN EQU CYREG_PRT15_LCD_EN
NEOMOTE_1_TX_Pin__MASK EQU 0x02
NEOMOTE_1_TX_Pin__PORT EQU 15
NEOMOTE_1_TX_Pin__PRT EQU CYREG_PRT15_PRT
NEOMOTE_1_TX_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
NEOMOTE_1_TX_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
NEOMOTE_1_TX_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
NEOMOTE_1_TX_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
NEOMOTE_1_TX_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
NEOMOTE_1_TX_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
NEOMOTE_1_TX_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
NEOMOTE_1_TX_Pin__PS EQU CYREG_PRT15_PS
NEOMOTE_1_TX_Pin__SHIFT EQU 1
NEOMOTE_1_TX_Pin__SLW EQU CYREG_PRT15_SLW

; modem_power_pin
modem_power_pin__0__MASK EQU 0x04
modem_power_pin__0__PC EQU CYREG_PRT12_PC2
modem_power_pin__0__PORT EQU 12
modem_power_pin__0__SHIFT EQU 2
modem_power_pin__AG EQU CYREG_PRT12_AG
modem_power_pin__BIE EQU CYREG_PRT12_BIE
modem_power_pin__BIT_MASK EQU CYREG_PRT12_BIT_MASK
modem_power_pin__BYP EQU CYREG_PRT12_BYP
modem_power_pin__DM0 EQU CYREG_PRT12_DM0
modem_power_pin__DM1 EQU CYREG_PRT12_DM1
modem_power_pin__DM2 EQU CYREG_PRT12_DM2
modem_power_pin__DR EQU CYREG_PRT12_DR
modem_power_pin__INP_DIS EQU CYREG_PRT12_INP_DIS
modem_power_pin__MASK EQU 0x04
modem_power_pin__PORT EQU 12
modem_power_pin__PRT EQU CYREG_PRT12_PRT
modem_power_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
modem_power_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
modem_power_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
modem_power_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
modem_power_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
modem_power_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
modem_power_pin__PS EQU CYREG_PRT12_PS
modem_power_pin__SHIFT EQU 2
modem_power_pin__SIO_CFG EQU CYREG_PRT12_SIO_CFG
modem_power_pin__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
modem_power_pin__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
modem_power_pin__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
modem_power_pin__SLW EQU CYREG_PRT12_SLW

; modem_reset_pin
modem_reset_pin__0__MASK EQU 0x80
modem_reset_pin__0__PC EQU CYREG_PRT3_PC7
modem_reset_pin__0__PORT EQU 3
modem_reset_pin__0__SHIFT EQU 7
modem_reset_pin__AG EQU CYREG_PRT3_AG
modem_reset_pin__AMUX EQU CYREG_PRT3_AMUX
modem_reset_pin__BIE EQU CYREG_PRT3_BIE
modem_reset_pin__BIT_MASK EQU CYREG_PRT3_BIT_MASK
modem_reset_pin__BYP EQU CYREG_PRT3_BYP
modem_reset_pin__CTL EQU CYREG_PRT3_CTL
modem_reset_pin__DM0 EQU CYREG_PRT3_DM0
modem_reset_pin__DM1 EQU CYREG_PRT3_DM1
modem_reset_pin__DM2 EQU CYREG_PRT3_DM2
modem_reset_pin__DR EQU CYREG_PRT3_DR
modem_reset_pin__INP_DIS EQU CYREG_PRT3_INP_DIS
modem_reset_pin__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
modem_reset_pin__LCD_EN EQU CYREG_PRT3_LCD_EN
modem_reset_pin__MASK EQU 0x80
modem_reset_pin__PORT EQU 3
modem_reset_pin__PRT EQU CYREG_PRT3_PRT
modem_reset_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
modem_reset_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
modem_reset_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
modem_reset_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
modem_reset_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
modem_reset_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
modem_reset_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
modem_reset_pin__PS EQU CYREG_PRT3_PS
modem_reset_pin__SHIFT EQU 7
modem_reset_pin__SLW EQU CYREG_PRT3_SLW

; NEOMOTE_1_pwr_1
NEOMOTE_1_pwr_1__0__MASK EQU 0x08
NEOMOTE_1_pwr_1__0__PC EQU CYREG_PRT2_PC3
NEOMOTE_1_pwr_1__0__PORT EQU 2
NEOMOTE_1_pwr_1__0__SHIFT EQU 3
NEOMOTE_1_pwr_1__AG EQU CYREG_PRT2_AG
NEOMOTE_1_pwr_1__AMUX EQU CYREG_PRT2_AMUX
NEOMOTE_1_pwr_1__BIE EQU CYREG_PRT2_BIE
NEOMOTE_1_pwr_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NEOMOTE_1_pwr_1__BYP EQU CYREG_PRT2_BYP
NEOMOTE_1_pwr_1__CTL EQU CYREG_PRT2_CTL
NEOMOTE_1_pwr_1__DM0 EQU CYREG_PRT2_DM0
NEOMOTE_1_pwr_1__DM1 EQU CYREG_PRT2_DM1
NEOMOTE_1_pwr_1__DM2 EQU CYREG_PRT2_DM2
NEOMOTE_1_pwr_1__DR EQU CYREG_PRT2_DR
NEOMOTE_1_pwr_1__INP_DIS EQU CYREG_PRT2_INP_DIS
NEOMOTE_1_pwr_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NEOMOTE_1_pwr_1__LCD_EN EQU CYREG_PRT2_LCD_EN
NEOMOTE_1_pwr_1__MASK EQU 0x08
NEOMOTE_1_pwr_1__PORT EQU 2
NEOMOTE_1_pwr_1__PRT EQU CYREG_PRT2_PRT
NEOMOTE_1_pwr_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NEOMOTE_1_pwr_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NEOMOTE_1_pwr_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NEOMOTE_1_pwr_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NEOMOTE_1_pwr_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NEOMOTE_1_pwr_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NEOMOTE_1_pwr_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NEOMOTE_1_pwr_1__PS EQU CYREG_PRT2_PS
NEOMOTE_1_pwr_1__SHIFT EQU 3
NEOMOTE_1_pwr_1__SLW EQU CYREG_PRT2_SLW

; NEOMOTE_1_TimeN
NEOMOTE_1_TimeN__0__MASK EQU 0x80
NEOMOTE_1_TimeN__0__PC EQU CYREG_PRT2_PC7
NEOMOTE_1_TimeN__0__PORT EQU 2
NEOMOTE_1_TimeN__0__SHIFT EQU 7
NEOMOTE_1_TimeN__AG EQU CYREG_PRT2_AG
NEOMOTE_1_TimeN__AMUX EQU CYREG_PRT2_AMUX
NEOMOTE_1_TimeN__BIE EQU CYREG_PRT2_BIE
NEOMOTE_1_TimeN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NEOMOTE_1_TimeN__BYP EQU CYREG_PRT2_BYP
NEOMOTE_1_TimeN__CTL EQU CYREG_PRT2_CTL
NEOMOTE_1_TimeN__DM0 EQU CYREG_PRT2_DM0
NEOMOTE_1_TimeN__DM1 EQU CYREG_PRT2_DM1
NEOMOTE_1_TimeN__DM2 EQU CYREG_PRT2_DM2
NEOMOTE_1_TimeN__DR EQU CYREG_PRT2_DR
NEOMOTE_1_TimeN__INP_DIS EQU CYREG_PRT2_INP_DIS
NEOMOTE_1_TimeN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NEOMOTE_1_TimeN__LCD_EN EQU CYREG_PRT2_LCD_EN
NEOMOTE_1_TimeN__MASK EQU 0x80
NEOMOTE_1_TimeN__PORT EQU 2
NEOMOTE_1_TimeN__PRT EQU CYREG_PRT2_PRT
NEOMOTE_1_TimeN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NEOMOTE_1_TimeN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NEOMOTE_1_TimeN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NEOMOTE_1_TimeN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NEOMOTE_1_TimeN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NEOMOTE_1_TimeN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NEOMOTE_1_TimeN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NEOMOTE_1_TimeN__PS EQU CYREG_PRT2_PS
NEOMOTE_1_TimeN__SHIFT EQU 7
NEOMOTE_1_TimeN__SLW EQU CYREG_PRT2_SLW

; uart_solinst_rx
uart_solinst_rx__0__MASK EQU 0x02
uart_solinst_rx__0__PC EQU CYREG_PRT4_PC1
uart_solinst_rx__0__PORT EQU 4
uart_solinst_rx__0__SHIFT EQU 1
uart_solinst_rx__AG EQU CYREG_PRT4_AG
uart_solinst_rx__AMUX EQU CYREG_PRT4_AMUX
uart_solinst_rx__BIE EQU CYREG_PRT4_BIE
uart_solinst_rx__BIT_MASK EQU CYREG_PRT4_BIT_MASK
uart_solinst_rx__BYP EQU CYREG_PRT4_BYP
uart_solinst_rx__CTL EQU CYREG_PRT4_CTL
uart_solinst_rx__DM0 EQU CYREG_PRT4_DM0
uart_solinst_rx__DM1 EQU CYREG_PRT4_DM1
uart_solinst_rx__DM2 EQU CYREG_PRT4_DM2
uart_solinst_rx__DR EQU CYREG_PRT4_DR
uart_solinst_rx__INP_DIS EQU CYREG_PRT4_INP_DIS
uart_solinst_rx__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
uart_solinst_rx__LCD_EN EQU CYREG_PRT4_LCD_EN
uart_solinst_rx__MASK EQU 0x02
uart_solinst_rx__PORT EQU 4
uart_solinst_rx__PRT EQU CYREG_PRT4_PRT
uart_solinst_rx__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
uart_solinst_rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
uart_solinst_rx__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
uart_solinst_rx__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
uart_solinst_rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
uart_solinst_rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
uart_solinst_rx__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
uart_solinst_rx__PS EQU CYREG_PRT4_PS
uart_solinst_rx__SHIFT EQU 1
uart_solinst_rx__SLW EQU CYREG_PRT4_SLW

; uart_solinst_tx
uart_solinst_tx__0__MASK EQU 0x01
uart_solinst_tx__0__PC EQU CYREG_PRT4_PC0
uart_solinst_tx__0__PORT EQU 4
uart_solinst_tx__0__SHIFT EQU 0
uart_solinst_tx__AG EQU CYREG_PRT4_AG
uart_solinst_tx__AMUX EQU CYREG_PRT4_AMUX
uart_solinst_tx__BIE EQU CYREG_PRT4_BIE
uart_solinst_tx__BIT_MASK EQU CYREG_PRT4_BIT_MASK
uart_solinst_tx__BYP EQU CYREG_PRT4_BYP
uart_solinst_tx__CTL EQU CYREG_PRT4_CTL
uart_solinst_tx__DM0 EQU CYREG_PRT4_DM0
uart_solinst_tx__DM1 EQU CYREG_PRT4_DM1
uart_solinst_tx__DM2 EQU CYREG_PRT4_DM2
uart_solinst_tx__DR EQU CYREG_PRT4_DR
uart_solinst_tx__INP_DIS EQU CYREG_PRT4_INP_DIS
uart_solinst_tx__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
uart_solinst_tx__LCD_EN EQU CYREG_PRT4_LCD_EN
uart_solinst_tx__MASK EQU 0x01
uart_solinst_tx__PORT EQU 4
uart_solinst_tx__PRT EQU CYREG_PRT4_PRT
uart_solinst_tx__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
uart_solinst_tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
uart_solinst_tx__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
uart_solinst_tx__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
uart_solinst_tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
uart_solinst_tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
uart_solinst_tx__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
uart_solinst_tx__PS EQU CYREG_PRT4_PS
uart_solinst_tx__SHIFT EQU 0
uart_solinst_tx__SLW EQU CYREG_PRT4_SLW

; emFile_1_miso0
emFile_1_miso0__0__MASK EQU 0x08
emFile_1_miso0__0__PC EQU CYREG_PRT6_PC3
emFile_1_miso0__0__PORT EQU 6
emFile_1_miso0__0__SHIFT EQU 3
emFile_1_miso0__AG EQU CYREG_PRT6_AG
emFile_1_miso0__AMUX EQU CYREG_PRT6_AMUX
emFile_1_miso0__BIE EQU CYREG_PRT6_BIE
emFile_1_miso0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
emFile_1_miso0__BYP EQU CYREG_PRT6_BYP
emFile_1_miso0__CTL EQU CYREG_PRT6_CTL
emFile_1_miso0__DM0 EQU CYREG_PRT6_DM0
emFile_1_miso0__DM1 EQU CYREG_PRT6_DM1
emFile_1_miso0__DM2 EQU CYREG_PRT6_DM2
emFile_1_miso0__DR EQU CYREG_PRT6_DR
emFile_1_miso0__INP_DIS EQU CYREG_PRT6_INP_DIS
emFile_1_miso0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
emFile_1_miso0__LCD_EN EQU CYREG_PRT6_LCD_EN
emFile_1_miso0__MASK EQU 0x08
emFile_1_miso0__PORT EQU 6
emFile_1_miso0__PRT EQU CYREG_PRT6_PRT
emFile_1_miso0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
emFile_1_miso0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
emFile_1_miso0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
emFile_1_miso0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
emFile_1_miso0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
emFile_1_miso0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
emFile_1_miso0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
emFile_1_miso0__PS EQU CYREG_PRT6_PS
emFile_1_miso0__SHIFT EQU 3
emFile_1_miso0__SLW EQU CYREG_PRT6_SLW

; emFile_1_mosi0
emFile_1_mosi0__0__MASK EQU 0x02
emFile_1_mosi0__0__PC EQU CYREG_PRT6_PC1
emFile_1_mosi0__0__PORT EQU 6
emFile_1_mosi0__0__SHIFT EQU 1
emFile_1_mosi0__AG EQU CYREG_PRT6_AG
emFile_1_mosi0__AMUX EQU CYREG_PRT6_AMUX
emFile_1_mosi0__BIE EQU CYREG_PRT6_BIE
emFile_1_mosi0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
emFile_1_mosi0__BYP EQU CYREG_PRT6_BYP
emFile_1_mosi0__CTL EQU CYREG_PRT6_CTL
emFile_1_mosi0__DM0 EQU CYREG_PRT6_DM0
emFile_1_mosi0__DM1 EQU CYREG_PRT6_DM1
emFile_1_mosi0__DM2 EQU CYREG_PRT6_DM2
emFile_1_mosi0__DR EQU CYREG_PRT6_DR
emFile_1_mosi0__INP_DIS EQU CYREG_PRT6_INP_DIS
emFile_1_mosi0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
emFile_1_mosi0__LCD_EN EQU CYREG_PRT6_LCD_EN
emFile_1_mosi0__MASK EQU 0x02
emFile_1_mosi0__PORT EQU 6
emFile_1_mosi0__PRT EQU CYREG_PRT6_PRT
emFile_1_mosi0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
emFile_1_mosi0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
emFile_1_mosi0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
emFile_1_mosi0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
emFile_1_mosi0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
emFile_1_mosi0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
emFile_1_mosi0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
emFile_1_mosi0__PS EQU CYREG_PRT6_PS
emFile_1_mosi0__SHIFT EQU 1
emFile_1_mosi0__SLW EQU CYREG_PRT6_SLW

; emFile_1_sclk0
emFile_1_sclk0__0__MASK EQU 0x04
emFile_1_sclk0__0__PC EQU CYREG_PRT6_PC2
emFile_1_sclk0__0__PORT EQU 6
emFile_1_sclk0__0__SHIFT EQU 2
emFile_1_sclk0__AG EQU CYREG_PRT6_AG
emFile_1_sclk0__AMUX EQU CYREG_PRT6_AMUX
emFile_1_sclk0__BIE EQU CYREG_PRT6_BIE
emFile_1_sclk0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
emFile_1_sclk0__BYP EQU CYREG_PRT6_BYP
emFile_1_sclk0__CTL EQU CYREG_PRT6_CTL
emFile_1_sclk0__DM0 EQU CYREG_PRT6_DM0
emFile_1_sclk0__DM1 EQU CYREG_PRT6_DM1
emFile_1_sclk0__DM2 EQU CYREG_PRT6_DM2
emFile_1_sclk0__DR EQU CYREG_PRT6_DR
emFile_1_sclk0__INP_DIS EQU CYREG_PRT6_INP_DIS
emFile_1_sclk0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
emFile_1_sclk0__LCD_EN EQU CYREG_PRT6_LCD_EN
emFile_1_sclk0__MASK EQU 0x04
emFile_1_sclk0__PORT EQU 6
emFile_1_sclk0__PRT EQU CYREG_PRT6_PRT
emFile_1_sclk0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
emFile_1_sclk0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
emFile_1_sclk0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
emFile_1_sclk0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
emFile_1_sclk0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
emFile_1_sclk0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
emFile_1_sclk0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
emFile_1_sclk0__PS EQU CYREG_PRT6_PS
emFile_1_sclk0__SHIFT EQU 2
emFile_1_sclk0__SLW EQU CYREG_PRT6_SLW

; isr_SleepTimer
isr_SleepTimer__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_SleepTimer__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_SleepTimer__INTC_MASK EQU 0x08
isr_SleepTimer__INTC_NUMBER EQU 3
isr_SleepTimer__INTC_PRIOR_NUM EQU 7
isr_SleepTimer__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_SleepTimer__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_SleepTimer__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_1_IRQ
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; NEOMOTE_1_pwr
NEOMOTE_1_pwr__0__MASK EQU 0x10
NEOMOTE_1_pwr__0__PC EQU CYREG_PRT2_PC4
NEOMOTE_1_pwr__0__PORT EQU 2
NEOMOTE_1_pwr__0__SHIFT EQU 4
NEOMOTE_1_pwr__AG EQU CYREG_PRT2_AG
NEOMOTE_1_pwr__AMUX EQU CYREG_PRT2_AMUX
NEOMOTE_1_pwr__BIE EQU CYREG_PRT2_BIE
NEOMOTE_1_pwr__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NEOMOTE_1_pwr__BYP EQU CYREG_PRT2_BYP
NEOMOTE_1_pwr__CTL EQU CYREG_PRT2_CTL
NEOMOTE_1_pwr__DM0 EQU CYREG_PRT2_DM0
NEOMOTE_1_pwr__DM1 EQU CYREG_PRT2_DM1
NEOMOTE_1_pwr__DM2 EQU CYREG_PRT2_DM2
NEOMOTE_1_pwr__DR EQU CYREG_PRT2_DR
NEOMOTE_1_pwr__INP_DIS EQU CYREG_PRT2_INP_DIS
NEOMOTE_1_pwr__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NEOMOTE_1_pwr__LCD_EN EQU CYREG_PRT2_LCD_EN
NEOMOTE_1_pwr__MASK EQU 0x10
NEOMOTE_1_pwr__PORT EQU 2
NEOMOTE_1_pwr__PRT EQU CYREG_PRT2_PRT
NEOMOTE_1_pwr__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NEOMOTE_1_pwr__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NEOMOTE_1_pwr__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NEOMOTE_1_pwr__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NEOMOTE_1_pwr__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NEOMOTE_1_pwr__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NEOMOTE_1_pwr__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NEOMOTE_1_pwr__PS EQU CYREG_PRT2_PS
NEOMOTE_1_pwr__SHIFT EQU 4
NEOMOTE_1_pwr__SLW EQU CYREG_PRT2_SLW

; uart_IntClock
uart_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
uart_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
uart_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
uart_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
uart_IntClock__INDEX EQU 0x01
uart_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
uart_IntClock__PM_ACT_MSK EQU 0x02
uart_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
uart_IntClock__PM_STBY_MSK EQU 0x02

; BottleCount
BottleCount_sts_sts_reg__0__MASK EQU 0x01
BottleCount_sts_sts_reg__0__POS EQU 0
BottleCount_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
BottleCount_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
BottleCount_sts_sts_reg__1__MASK EQU 0x02
BottleCount_sts_sts_reg__1__POS EQU 1
BottleCount_sts_sts_reg__2__MASK EQU 0x04
BottleCount_sts_sts_reg__2__POS EQU 2
BottleCount_sts_sts_reg__3__MASK EQU 0x08
BottleCount_sts_sts_reg__3__POS EQU 3
BottleCount_sts_sts_reg__4__MASK EQU 0x10
BottleCount_sts_sts_reg__4__POS EQU 4
BottleCount_sts_sts_reg__5__MASK EQU 0x20
BottleCount_sts_sts_reg__5__POS EQU 5
BottleCount_sts_sts_reg__6__MASK EQU 0x40
BottleCount_sts_sts_reg__6__POS EQU 6
BottleCount_sts_sts_reg__7__MASK EQU 0x80
BottleCount_sts_sts_reg__7__POS EQU 7
BottleCount_sts_sts_reg__MASK EQU 0xFF
BottleCount_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB06_MSK
BottleCount_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
BottleCount_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB06_ST

; isr_byte_rx
isr_byte_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_byte_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_byte_rx__INTC_MASK EQU 0x40
isr_byte_rx__INTC_NUMBER EQU 6
isr_byte_rx__INTC_PRIOR_NUM EQU 7
isr_byte_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_byte_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_byte_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SlowClock_1
SlowClock_1__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
SlowClock_1__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
SlowClock_1__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
SlowClock_1__CFG2_SRC_SEL_MASK EQU 0x07
SlowClock_1__INDEX EQU 0x06
SlowClock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SlowClock_1__PM_ACT_MSK EQU 0x40
SlowClock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SlowClock_1__PM_STBY_MSK EQU 0x40

; uart_BUART
uart_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
uart_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
uart_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
uart_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
uart_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
uart_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
uart_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
uart_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
uart_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
uart_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
uart_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
uart_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
uart_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
uart_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
uart_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
uart_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
uart_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
uart_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
uart_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
uart_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
uart_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
uart_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
uart_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
uart_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
uart_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
uart_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
uart_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
uart_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
uart_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
uart_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
uart_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
uart_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
uart_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
uart_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
uart_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
uart_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
uart_BUART_sRX_RxSts__3__MASK EQU 0x08
uart_BUART_sRX_RxSts__3__POS EQU 3
uart_BUART_sRX_RxSts__4__MASK EQU 0x10
uart_BUART_sRX_RxSts__4__POS EQU 4
uart_BUART_sRX_RxSts__5__MASK EQU 0x20
uart_BUART_sRX_RxSts__5__POS EQU 5
uart_BUART_sRX_RxSts__MASK EQU 0x38
uart_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
uart_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
uart_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB11_ST
uart_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
uart_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
uart_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
uart_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
uart_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
uart_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
uart_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
uart_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
uart_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
uart_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
uart_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
uart_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
uart_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
uart_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
uart_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
uart_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
uart_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
uart_BUART_sTX_TxSts__0__MASK EQU 0x01
uart_BUART_sTX_TxSts__0__POS EQU 0
uart_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
uart_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
uart_BUART_sTX_TxSts__1__MASK EQU 0x02
uart_BUART_sTX_TxSts__1__POS EQU 1
uart_BUART_sTX_TxSts__2__MASK EQU 0x04
uart_BUART_sTX_TxSts__2__POS EQU 2
uart_BUART_sTX_TxSts__3__MASK EQU 0x08
uart_BUART_sTX_TxSts__3__POS EQU 3
uart_BUART_sTX_TxSts__MASK EQU 0x0F
uart_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
uart_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
uart_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
uart_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
uart_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB06_A0
uart_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB06_A1
uart_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
uart_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB06_D0
uart_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB06_D1
uart_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
uart_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
uart_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB06_F0
uart_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB06_F1
uart_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
uart_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL

; SlowClock
SlowClock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
SlowClock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
SlowClock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
SlowClock__CFG2_SRC_SEL_MASK EQU 0x07
SlowClock__INDEX EQU 0x05
SlowClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SlowClock__PM_ACT_MSK EQU 0x20
SlowClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SlowClock__PM_STBY_MSK EQU 0x20

; uart_rx
uart_rx__0__MASK EQU 0x08
uart_rx__0__PC EQU CYREG_PRT5_PC3
uart_rx__0__PORT EQU 5
uart_rx__0__SHIFT EQU 3
uart_rx__AG EQU CYREG_PRT5_AG
uart_rx__AMUX EQU CYREG_PRT5_AMUX
uart_rx__BIE EQU CYREG_PRT5_BIE
uart_rx__BIT_MASK EQU CYREG_PRT5_BIT_MASK
uart_rx__BYP EQU CYREG_PRT5_BYP
uart_rx__CTL EQU CYREG_PRT5_CTL
uart_rx__DM0 EQU CYREG_PRT5_DM0
uart_rx__DM1 EQU CYREG_PRT5_DM1
uart_rx__DM2 EQU CYREG_PRT5_DM2
uart_rx__DR EQU CYREG_PRT5_DR
uart_rx__INP_DIS EQU CYREG_PRT5_INP_DIS
uart_rx__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
uart_rx__LCD_EN EQU CYREG_PRT5_LCD_EN
uart_rx__MASK EQU 0x08
uart_rx__PORT EQU 5
uart_rx__PRT EQU CYREG_PRT5_PRT
uart_rx__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
uart_rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
uart_rx__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
uart_rx__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
uart_rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
uart_rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
uart_rx__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
uart_rx__PS EQU CYREG_PRT5_PS
uart_rx__SHIFT EQU 3
uart_rx__SLW EQU CYREG_PRT5_SLW

; uart_tx
uart_tx__0__MASK EQU 0x04
uart_tx__0__PC EQU CYREG_PRT1_PC2
uart_tx__0__PORT EQU 1
uart_tx__0__SHIFT EQU 2
uart_tx__AG EQU CYREG_PRT1_AG
uart_tx__AMUX EQU CYREG_PRT1_AMUX
uart_tx__BIE EQU CYREG_PRT1_BIE
uart_tx__BIT_MASK EQU CYREG_PRT1_BIT_MASK
uart_tx__BYP EQU CYREG_PRT1_BYP
uart_tx__CTL EQU CYREG_PRT1_CTL
uart_tx__DM0 EQU CYREG_PRT1_DM0
uart_tx__DM1 EQU CYREG_PRT1_DM1
uart_tx__DM2 EQU CYREG_PRT1_DM2
uart_tx__DR EQU CYREG_PRT1_DR
uart_tx__INP_DIS EQU CYREG_PRT1_INP_DIS
uart_tx__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
uart_tx__LCD_EN EQU CYREG_PRT1_LCD_EN
uart_tx__MASK EQU 0x04
uart_tx__PORT EQU 1
uart_tx__PRT EQU CYREG_PRT1_PRT
uart_tx__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
uart_tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
uart_tx__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
uart_tx__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
uart_tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
uart_tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
uart_tx__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
uart_tx__PS EQU CYREG_PRT1_PS
uart_tx__SHIFT EQU 2
uart_tx__SLW EQU CYREG_PRT1_SLW

; VBAT_EN
VBAT_EN__0__MASK EQU 0x80
VBAT_EN__0__PC EQU CYREG_PRT12_PC7
VBAT_EN__0__PORT EQU 12
VBAT_EN__0__SHIFT EQU 7
VBAT_EN__AG EQU CYREG_PRT12_AG
VBAT_EN__BIE EQU CYREG_PRT12_BIE
VBAT_EN__BIT_MASK EQU CYREG_PRT12_BIT_MASK
VBAT_EN__BYP EQU CYREG_PRT12_BYP
VBAT_EN__DM0 EQU CYREG_PRT12_DM0
VBAT_EN__DM1 EQU CYREG_PRT12_DM1
VBAT_EN__DM2 EQU CYREG_PRT12_DM2
VBAT_EN__DR EQU CYREG_PRT12_DR
VBAT_EN__INP_DIS EQU CYREG_PRT12_INP_DIS
VBAT_EN__MASK EQU 0x80
VBAT_EN__PORT EQU 12
VBAT_EN__PRT EQU CYREG_PRT12_PRT
VBAT_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
VBAT_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
VBAT_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
VBAT_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
VBAT_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
VBAT_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
VBAT_EN__PS EQU CYREG_PRT12_PS
VBAT_EN__SHIFT EQU 7
VBAT_EN__SIO_CFG EQU CYREG_PRT12_SIO_CFG
VBAT_EN__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
VBAT_EN__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
VBAT_EN__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
VBAT_EN__SLW EQU CYREG_PRT12_SLW

; Vbat
Vbat__0__MASK EQU 0x20
Vbat__0__PC EQU CYREG_PRT5_PC5
Vbat__0__PORT EQU 5
Vbat__0__SHIFT EQU 5
Vbat__AG EQU CYREG_PRT5_AG
Vbat__AMUX EQU CYREG_PRT5_AMUX
Vbat__BIE EQU CYREG_PRT5_BIE
Vbat__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Vbat__BYP EQU CYREG_PRT5_BYP
Vbat__CTL EQU CYREG_PRT5_CTL
Vbat__DM0 EQU CYREG_PRT5_DM0
Vbat__DM1 EQU CYREG_PRT5_DM1
Vbat__DM2 EQU CYREG_PRT5_DM2
Vbat__DR EQU CYREG_PRT5_DR
Vbat__INP_DIS EQU CYREG_PRT5_INP_DIS
Vbat__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Vbat__LCD_EN EQU CYREG_PRT5_LCD_EN
Vbat__MASK EQU 0x20
Vbat__PORT EQU 5
Vbat__PRT EQU CYREG_PRT5_PRT
Vbat__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Vbat__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Vbat__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Vbat__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Vbat__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Vbat__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Vbat__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Vbat__PS EQU CYREG_PRT5_PS
Vbat__SHIFT EQU 5
Vbat__SLW EQU CYREG_PRT5_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC5LP
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000081E7
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0 EQU 5
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
