
Mini_room_Automatic_temperature_Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ce20  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ec  0800cff0  0800cff0  0001cff0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d4dc  0800d4dc  00020250  2**0
                  CONTENTS
  4 .ARM          00000008  0800d4dc  0800d4dc  0001d4dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d4e4  0800d4e4  00020250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d4e4  0800d4e4  0001d4e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d4e8  0800d4e8  0001d4e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000250  20000000  0800d4ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000458  20000250  0800d73c  00020250  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006a8  0800d73c  000206a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020250  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020280  2**0
                  CONTENTS, READONLY
 13 .debug_info   000163a2  00000000  00000000  000202c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000034c1  00000000  00000000  00036665  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012f8  00000000  00000000  00039b28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e99  00000000  00000000  0003ae20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002985e  00000000  00000000  0003bcb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018a4e  00000000  00000000  00065517  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f994e  00000000  00000000  0007df65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006274  00000000  00000000  001778b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000ac  00000000  00000000  0017db28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000250 	.word	0x20000250
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800cfd8 	.word	0x0800cfd8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000254 	.word	0x20000254
 800020c:	0800cfd8 	.word	0x0800cfd8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a6 	b.w	800102c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9e08      	ldr	r6, [sp, #32]
 8000d6a:	460d      	mov	r5, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	460f      	mov	r7, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4694      	mov	ip, r2
 8000d78:	d965      	bls.n	8000e46 <__udivmoddi4+0xe2>
 8000d7a:	fab2 f382 	clz	r3, r2
 8000d7e:	b143      	cbz	r3, 8000d92 <__udivmoddi4+0x2e>
 8000d80:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d84:	f1c3 0220 	rsb	r2, r3, #32
 8000d88:	409f      	lsls	r7, r3
 8000d8a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d8e:	4317      	orrs	r7, r2
 8000d90:	409c      	lsls	r4, r3
 8000d92:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d96:	fa1f f58c 	uxth.w	r5, ip
 8000d9a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d9e:	0c22      	lsrs	r2, r4, #16
 8000da0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000da4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000da8:	fb01 f005 	mul.w	r0, r1, r5
 8000dac:	4290      	cmp	r0, r2
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db0:	eb1c 0202 	adds.w	r2, ip, r2
 8000db4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000db8:	f080 811c 	bcs.w	8000ff4 <__udivmoddi4+0x290>
 8000dbc:	4290      	cmp	r0, r2
 8000dbe:	f240 8119 	bls.w	8000ff4 <__udivmoddi4+0x290>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	4462      	add	r2, ip
 8000dc6:	1a12      	subs	r2, r2, r0
 8000dc8:	b2a4      	uxth	r4, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dd6:	fb00 f505 	mul.w	r5, r0, r5
 8000dda:	42a5      	cmp	r5, r4
 8000ddc:	d90a      	bls.n	8000df4 <__udivmoddi4+0x90>
 8000dde:	eb1c 0404 	adds.w	r4, ip, r4
 8000de2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de6:	f080 8107 	bcs.w	8000ff8 <__udivmoddi4+0x294>
 8000dea:	42a5      	cmp	r5, r4
 8000dec:	f240 8104 	bls.w	8000ff8 <__udivmoddi4+0x294>
 8000df0:	4464      	add	r4, ip
 8000df2:	3802      	subs	r0, #2
 8000df4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df8:	1b64      	subs	r4, r4, r5
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11e      	cbz	r6, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40dc      	lsrs	r4, r3
 8000e00:	2300      	movs	r3, #0
 8000e02:	e9c6 4300 	strd	r4, r3, [r6]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d908      	bls.n	8000e20 <__udivmoddi4+0xbc>
 8000e0e:	2e00      	cmp	r6, #0
 8000e10:	f000 80ed 	beq.w	8000fee <__udivmoddi4+0x28a>
 8000e14:	2100      	movs	r1, #0
 8000e16:	e9c6 0500 	strd	r0, r5, [r6]
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e20:	fab3 f183 	clz	r1, r3
 8000e24:	2900      	cmp	r1, #0
 8000e26:	d149      	bne.n	8000ebc <__udivmoddi4+0x158>
 8000e28:	42ab      	cmp	r3, r5
 8000e2a:	d302      	bcc.n	8000e32 <__udivmoddi4+0xce>
 8000e2c:	4282      	cmp	r2, r0
 8000e2e:	f200 80f8 	bhi.w	8001022 <__udivmoddi4+0x2be>
 8000e32:	1a84      	subs	r4, r0, r2
 8000e34:	eb65 0203 	sbc.w	r2, r5, r3
 8000e38:	2001      	movs	r0, #1
 8000e3a:	4617      	mov	r7, r2
 8000e3c:	2e00      	cmp	r6, #0
 8000e3e:	d0e2      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	e9c6 4700 	strd	r4, r7, [r6]
 8000e44:	e7df      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e46:	b902      	cbnz	r2, 8000e4a <__udivmoddi4+0xe6>
 8000e48:	deff      	udf	#255	; 0xff
 8000e4a:	fab2 f382 	clz	r3, r2
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	f040 8090 	bne.w	8000f74 <__udivmoddi4+0x210>
 8000e54:	1a8a      	subs	r2, r1, r2
 8000e56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e5a:	fa1f fe8c 	uxth.w	lr, ip
 8000e5e:	2101      	movs	r1, #1
 8000e60:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e64:	fb07 2015 	mls	r0, r7, r5, r2
 8000e68:	0c22      	lsrs	r2, r4, #16
 8000e6a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e6e:	fb0e f005 	mul.w	r0, lr, r5
 8000e72:	4290      	cmp	r0, r2
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x124>
 8000e76:	eb1c 0202 	adds.w	r2, ip, r2
 8000e7a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x122>
 8000e80:	4290      	cmp	r0, r2
 8000e82:	f200 80cb 	bhi.w	800101c <__udivmoddi4+0x2b8>
 8000e86:	4645      	mov	r5, r8
 8000e88:	1a12      	subs	r2, r2, r0
 8000e8a:	b2a4      	uxth	r4, r4
 8000e8c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e90:	fb07 2210 	mls	r2, r7, r0, r2
 8000e94:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e98:	fb0e fe00 	mul.w	lr, lr, r0
 8000e9c:	45a6      	cmp	lr, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x14e>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ea8:	d202      	bcs.n	8000eb0 <__udivmoddi4+0x14c>
 8000eaa:	45a6      	cmp	lr, r4
 8000eac:	f200 80bb 	bhi.w	8001026 <__udivmoddi4+0x2c2>
 8000eb0:	4610      	mov	r0, r2
 8000eb2:	eba4 040e 	sub.w	r4, r4, lr
 8000eb6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eba:	e79f      	b.n	8000dfc <__udivmoddi4+0x98>
 8000ebc:	f1c1 0720 	rsb	r7, r1, #32
 8000ec0:	408b      	lsls	r3, r1
 8000ec2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ec6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eca:	fa05 f401 	lsl.w	r4, r5, r1
 8000ece:	fa20 f307 	lsr.w	r3, r0, r7
 8000ed2:	40fd      	lsrs	r5, r7
 8000ed4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ed8:	4323      	orrs	r3, r4
 8000eda:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ede:	fa1f fe8c 	uxth.w	lr, ip
 8000ee2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ee6:	0c1c      	lsrs	r4, r3, #16
 8000ee8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eec:	fb08 f50e 	mul.w	r5, r8, lr
 8000ef0:	42a5      	cmp	r5, r4
 8000ef2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef6:	fa00 f001 	lsl.w	r0, r0, r1
 8000efa:	d90b      	bls.n	8000f14 <__udivmoddi4+0x1b0>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f04:	f080 8088 	bcs.w	8001018 <__udivmoddi4+0x2b4>
 8000f08:	42a5      	cmp	r5, r4
 8000f0a:	f240 8085 	bls.w	8001018 <__udivmoddi4+0x2b4>
 8000f0e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f12:	4464      	add	r4, ip
 8000f14:	1b64      	subs	r4, r4, r5
 8000f16:	b29d      	uxth	r5, r3
 8000f18:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f1c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f20:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f24:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f28:	45a6      	cmp	lr, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x1da>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f34:	d26c      	bcs.n	8001010 <__udivmoddi4+0x2ac>
 8000f36:	45a6      	cmp	lr, r4
 8000f38:	d96a      	bls.n	8001010 <__udivmoddi4+0x2ac>
 8000f3a:	3b02      	subs	r3, #2
 8000f3c:	4464      	add	r4, ip
 8000f3e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f42:	fba3 9502 	umull	r9, r5, r3, r2
 8000f46:	eba4 040e 	sub.w	r4, r4, lr
 8000f4a:	42ac      	cmp	r4, r5
 8000f4c:	46c8      	mov	r8, r9
 8000f4e:	46ae      	mov	lr, r5
 8000f50:	d356      	bcc.n	8001000 <__udivmoddi4+0x29c>
 8000f52:	d053      	beq.n	8000ffc <__udivmoddi4+0x298>
 8000f54:	b156      	cbz	r6, 8000f6c <__udivmoddi4+0x208>
 8000f56:	ebb0 0208 	subs.w	r2, r0, r8
 8000f5a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f62:	40ca      	lsrs	r2, r1
 8000f64:	40cc      	lsrs	r4, r1
 8000f66:	4317      	orrs	r7, r2
 8000f68:	e9c6 7400 	strd	r7, r4, [r6]
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	2100      	movs	r1, #0
 8000f70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f74:	f1c3 0120 	rsb	r1, r3, #32
 8000f78:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f7c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f80:	fa25 f101 	lsr.w	r1, r5, r1
 8000f84:	409d      	lsls	r5, r3
 8000f86:	432a      	orrs	r2, r5
 8000f88:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f8c:	fa1f fe8c 	uxth.w	lr, ip
 8000f90:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f94:	fb07 1510 	mls	r5, r7, r0, r1
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f9e:	fb00 f50e 	mul.w	r5, r0, lr
 8000fa2:	428d      	cmp	r5, r1
 8000fa4:	fa04 f403 	lsl.w	r4, r4, r3
 8000fa8:	d908      	bls.n	8000fbc <__udivmoddi4+0x258>
 8000faa:	eb1c 0101 	adds.w	r1, ip, r1
 8000fae:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fb2:	d22f      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fb4:	428d      	cmp	r5, r1
 8000fb6:	d92d      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fb8:	3802      	subs	r0, #2
 8000fba:	4461      	add	r1, ip
 8000fbc:	1b49      	subs	r1, r1, r5
 8000fbe:	b292      	uxth	r2, r2
 8000fc0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fc4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fc8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fcc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fd0:	4291      	cmp	r1, r2
 8000fd2:	d908      	bls.n	8000fe6 <__udivmoddi4+0x282>
 8000fd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fd8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fdc:	d216      	bcs.n	800100c <__udivmoddi4+0x2a8>
 8000fde:	4291      	cmp	r1, r2
 8000fe0:	d914      	bls.n	800100c <__udivmoddi4+0x2a8>
 8000fe2:	3d02      	subs	r5, #2
 8000fe4:	4462      	add	r2, ip
 8000fe6:	1a52      	subs	r2, r2, r1
 8000fe8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fec:	e738      	b.n	8000e60 <__udivmoddi4+0xfc>
 8000fee:	4631      	mov	r1, r6
 8000ff0:	4630      	mov	r0, r6
 8000ff2:	e708      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000ff4:	4639      	mov	r1, r7
 8000ff6:	e6e6      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000ff8:	4610      	mov	r0, r2
 8000ffa:	e6fb      	b.n	8000df4 <__udivmoddi4+0x90>
 8000ffc:	4548      	cmp	r0, r9
 8000ffe:	d2a9      	bcs.n	8000f54 <__udivmoddi4+0x1f0>
 8001000:	ebb9 0802 	subs.w	r8, r9, r2
 8001004:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001008:	3b01      	subs	r3, #1
 800100a:	e7a3      	b.n	8000f54 <__udivmoddi4+0x1f0>
 800100c:	4645      	mov	r5, r8
 800100e:	e7ea      	b.n	8000fe6 <__udivmoddi4+0x282>
 8001010:	462b      	mov	r3, r5
 8001012:	e794      	b.n	8000f3e <__udivmoddi4+0x1da>
 8001014:	4640      	mov	r0, r8
 8001016:	e7d1      	b.n	8000fbc <__udivmoddi4+0x258>
 8001018:	46d0      	mov	r8, sl
 800101a:	e77b      	b.n	8000f14 <__udivmoddi4+0x1b0>
 800101c:	3d02      	subs	r5, #2
 800101e:	4462      	add	r2, ip
 8001020:	e732      	b.n	8000e88 <__udivmoddi4+0x124>
 8001022:	4608      	mov	r0, r1
 8001024:	e70a      	b.n	8000e3c <__udivmoddi4+0xd8>
 8001026:	4464      	add	r4, ip
 8001028:	3802      	subs	r0, #2
 800102a:	e742      	b.n	8000eb2 <__udivmoddi4+0x14e>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <software_delay>:
#include <stdint.h>
#include <ctype.h>
//#include "bmp280_defs.h"
//#include "bmp280.h"
static void software_delay(uint32_t tick)
{
 8001030:	b480      	push	{r7}
 8001032:	b085      	sub	sp, #20
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
	uint32_t delay;
	while(tick-->0)
 8001038:	e00c      	b.n	8001054 <software_delay+0x24>
	{
		for(delay=5; delay>0; delay--){
 800103a:	2305      	movs	r3, #5
 800103c:	60fb      	str	r3, [r7, #12]
 800103e:	e006      	b.n	800104e <software_delay+0x1e>
			asm("nop");
 8001040:	bf00      	nop
			asm("nop");
 8001042:	bf00      	nop
			asm("nop");
 8001044:	bf00      	nop
			asm("nop");
 8001046:	bf00      	nop
		for(delay=5; delay>0; delay--){
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	3b01      	subs	r3, #1
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d1f5      	bne.n	8001040 <software_delay+0x10>
	while(tick-->0)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	1e5a      	subs	r2, r3, #1
 8001058:	607a      	str	r2, [r7, #4]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d1ed      	bne.n	800103a <software_delay+0xa>
		}
	}
}
 800105e:	bf00      	nop
 8001060:	bf00      	nop
 8001062:	3714      	adds	r7, #20
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr

0800106c <LCD_init>:

void LCD_init(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b08c      	sub	sp, #48	; 0x30
 8001070:	af00      	add	r7, sp, #0
	software_delay(1000000);
 8001072:	4849      	ldr	r0, [pc, #292]	; (8001198 <LCD_init+0x12c>)
 8001074:	f7ff ffdc 	bl	8001030 <software_delay>
	LCD_send_4bits(0x03,0,0);	software_delay(1000000);
 8001078:	2200      	movs	r2, #0
 800107a:	2100      	movs	r1, #0
 800107c:	2003      	movs	r0, #3
 800107e:	f000 f89d 	bl	80011bc <LCD_send_4bits>
 8001082:	4845      	ldr	r0, [pc, #276]	; (8001198 <LCD_init+0x12c>)
 8001084:	f7ff ffd4 	bl	8001030 <software_delay>
	LCD_send_4bits(0x03,0,0);	software_delay(1000000);
 8001088:	2200      	movs	r2, #0
 800108a:	2100      	movs	r1, #0
 800108c:	2003      	movs	r0, #3
 800108e:	f000 f895 	bl	80011bc <LCD_send_4bits>
 8001092:	4841      	ldr	r0, [pc, #260]	; (8001198 <LCD_init+0x12c>)
 8001094:	f7ff ffcc 	bl	8001030 <software_delay>
	LCD_send_4bits(0x03,0,0);	software_delay(400000);
 8001098:	2200      	movs	r2, #0
 800109a:	2100      	movs	r1, #0
 800109c:	2003      	movs	r0, #3
 800109e:	f000 f88d 	bl	80011bc <LCD_send_4bits>
 80010a2:	483e      	ldr	r0, [pc, #248]	; (800119c <LCD_init+0x130>)
 80010a4:	f7ff ffc4 	bl	8001030 <software_delay>
	//Set 4-bit
	LCD_send_4bits(0x02,0,0);	software_delay(400000);
 80010a8:	2200      	movs	r2, #0
 80010aa:	2100      	movs	r1, #0
 80010ac:	2002      	movs	r0, #2
 80010ae:	f000 f885 	bl	80011bc <LCD_send_4bits>
 80010b2:	483a      	ldr	r0, [pc, #232]	; (800119c <LCD_init+0x130>)
 80010b4:	f7ff ffbc 	bl	8001030 <software_delay>

	//Function SET
	LCD_write_command(LCD_FUNCTION_INSTRUCTION | LCD_FUNCTION_DL_4BIT | LCD_FUNCTION_LINE_NUMBER_2 | LCD_FUNCTION_FONT_5x8); software_delay(50000);
 80010b8:	2028      	movs	r0, #40	; 0x28
 80010ba:	f000 f914 	bl	80012e6 <LCD_write_command>
 80010be:	f24c 3050 	movw	r0, #50000	; 0xc350
 80010c2:	f7ff ffb5 	bl	8001030 <software_delay>
	//Display on
	LCD_write_command(LCD_DISPLAY_INSTRUCTION | LCD_DISPLAY_ON | LCD_DISPLAY_CURSOR_OFF | LCD_DISPLAY_BLINK_OFF);software_delay(100000);
 80010c6:	200c      	movs	r0, #12
 80010c8:	f000 f90d 	bl	80012e6 <LCD_write_command>
 80010cc:	4834      	ldr	r0, [pc, #208]	; (80011a0 <LCD_init+0x134>)
 80010ce:	f7ff ffaf 	bl	8001030 <software_delay>
	//Display clear
	LCD_write_command(LCD_CLEAR_INSTRUCTION);software_delay(100000);
 80010d2:	2001      	movs	r0, #1
 80010d4:	f000 f907 	bl	80012e6 <LCD_write_command>
 80010d8:	4831      	ldr	r0, [pc, #196]	; (80011a0 <LCD_init+0x134>)
 80010da:	f7ff ffa9 	bl	8001030 <software_delay>

	//Entry mode
	LCD_write_command(LCD_ENTRY_MODE_INSTRUCTION | LCD_ENTRY_MODE_INCREMENT | LCD_ENTRY_MODE_SHIFT_DISPLAY_OFF);software_delay(100000);
 80010de:	2006      	movs	r0, #6
 80010e0:	f000 f901 	bl	80012e6 <LCD_write_command>
 80010e4:	482e      	ldr	r0, [pc, #184]	; (80011a0 <LCD_init+0x134>)
 80010e6:	f7ff ffa3 	bl	8001030 <software_delay>
	//Init end

	//Return home
	LCD_write_command(LCD_HOME_INSTRUCTION);	software_delay(100000);
 80010ea:	2002      	movs	r0, #2
 80010ec:	f000 f8fb 	bl	80012e6 <LCD_write_command>
 80010f0:	482b      	ldr	r0, [pc, #172]	; (80011a0 <LCD_init+0x134>)
 80010f2:	f7ff ff9d 	bl	8001030 <software_delay>
	uint8_t custom_char1[] = LCD_CUSTOM_CHAR_ARROW_UP_PATERN;
 80010f6:	4a2b      	ldr	r2, [pc, #172]	; (80011a4 <LCD_init+0x138>)
 80010f8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001100:	e883 0003 	stmia.w	r3, {r0, r1}
	LCD_create_custom_character(custom_char1, 0);
 8001104:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001108:	2100      	movs	r1, #0
 800110a:	4618      	mov	r0, r3
 800110c:	f000 f98d 	bl	800142a <LCD_create_custom_character>
	uint8_t custom_char2[] = LCD_CUSTOM_CHAR_ARROW_DOWN_PATERN;
 8001110:	4a25      	ldr	r2, [pc, #148]	; (80011a8 <LCD_init+0x13c>)
 8001112:	f107 0320 	add.w	r3, r7, #32
 8001116:	e892 0003 	ldmia.w	r2, {r0, r1}
 800111a:	e883 0003 	stmia.w	r3, {r0, r1}
	LCD_create_custom_character(custom_char2, 1);
 800111e:	f107 0320 	add.w	r3, r7, #32
 8001122:	2101      	movs	r1, #1
 8001124:	4618      	mov	r0, r3
 8001126:	f000 f980 	bl	800142a <LCD_create_custom_character>
	uint8_t custom_char3[] = LCD_CUSTOM_CHAR_ARROW_OUT_PATERN;
 800112a:	4a20      	ldr	r2, [pc, #128]	; (80011ac <LCD_init+0x140>)
 800112c:	f107 0318 	add.w	r3, r7, #24
 8001130:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001134:	e883 0003 	stmia.w	r3, {r0, r1}
	LCD_create_custom_character(custom_char3, 2);
 8001138:	f107 0318 	add.w	r3, r7, #24
 800113c:	2102      	movs	r1, #2
 800113e:	4618      	mov	r0, r3
 8001140:	f000 f973 	bl	800142a <LCD_create_custom_character>
	uint8_t custom_char4[] = LCD_CUSTOM_CHAR_ARROW_INTO_PATERN;
 8001144:	4a1a      	ldr	r2, [pc, #104]	; (80011b0 <LCD_init+0x144>)
 8001146:	f107 0310 	add.w	r3, r7, #16
 800114a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800114e:	e883 0003 	stmia.w	r3, {r0, r1}
	LCD_create_custom_character(custom_char4, 3);
 8001152:	f107 0310 	add.w	r3, r7, #16
 8001156:	2103      	movs	r1, #3
 8001158:	4618      	mov	r0, r3
 800115a:	f000 f966 	bl	800142a <LCD_create_custom_character>
	uint8_t custom_char5[] = LCD_CUSTOM_CHAR_ARROW_ENTER_PATERN;
 800115e:	4a15      	ldr	r2, [pc, #84]	; (80011b4 <LCD_init+0x148>)
 8001160:	f107 0308 	add.w	r3, r7, #8
 8001164:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001168:	e883 0003 	stmia.w	r3, {r0, r1}
	LCD_create_custom_character(custom_char5, 4);
 800116c:	f107 0308 	add.w	r3, r7, #8
 8001170:	2104      	movs	r1, #4
 8001172:	4618      	mov	r0, r3
 8001174:	f000 f959 	bl	800142a <LCD_create_custom_character>
	uint8_t custom_char6[] = LCD_CUSTOM_CHAR_ARROW_PLUS_MINUS_PATERN;
 8001178:	4a0f      	ldr	r2, [pc, #60]	; (80011b8 <LCD_init+0x14c>)
 800117a:	463b      	mov	r3, r7
 800117c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001180:	e883 0003 	stmia.w	r3, {r0, r1}
	LCD_create_custom_character(custom_char6, 5);
 8001184:	463b      	mov	r3, r7
 8001186:	2105      	movs	r1, #5
 8001188:	4618      	mov	r0, r3
 800118a:	f000 f94e 	bl	800142a <LCD_create_custom_character>



}
 800118e:	bf00      	nop
 8001190:	3730      	adds	r7, #48	; 0x30
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	000f4240 	.word	0x000f4240
 800119c:	00061a80 	.word	0x00061a80
 80011a0:	000186a0 	.word	0x000186a0
 80011a4:	0800cff0 	.word	0x0800cff0
 80011a8:	0800cff8 	.word	0x0800cff8
 80011ac:	0800d000 	.word	0x0800d000
 80011b0:	0800d008 	.word	0x0800d008
 80011b4:	0800d010 	.word	0x0800d010
 80011b8:	0800d018 	.word	0x0800d018

080011bc <LCD_send_4bits>:


void LCD_send_4bits(uint8_t data_to_send, char RS, char RW)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4603      	mov	r3, r0
 80011c4:	71fb      	strb	r3, [r7, #7]
 80011c6:	460b      	mov	r3, r1
 80011c8:	71bb      	strb	r3, [r7, #6]
 80011ca:	4613      	mov	r3, r2
 80011cc:	717b      	strb	r3, [r7, #5]
	LCD_GPIO_SET_VALUE(LCD_GPIO_RS_Pin, RS, LCD_GPIO_RS_Port);
 80011ce:	79bb      	ldrb	r3, [r7, #6]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d105      	bne.n	80011e0 <LCD_send_4bits+0x24>
 80011d4:	2200      	movs	r2, #0
 80011d6:	2104      	movs	r1, #4
 80011d8:	4834      	ldr	r0, [pc, #208]	; (80012ac <LCD_send_4bits+0xf0>)
 80011da:	f002 fefb 	bl	8003fd4 <HAL_GPIO_WritePin>
 80011de:	e004      	b.n	80011ea <LCD_send_4bits+0x2e>
 80011e0:	2201      	movs	r2, #1
 80011e2:	2104      	movs	r1, #4
 80011e4:	4831      	ldr	r0, [pc, #196]	; (80012ac <LCD_send_4bits+0xf0>)
 80011e6:	f002 fef5 	bl	8003fd4 <HAL_GPIO_WritePin>
	//set RW to LOW (GND) by hardware

	if(data_to_send&(0x01<<0)){LCD_DATABIT_ON(4);}else{LCD_DATABIT_OFF(4);}
 80011ea:	79fb      	ldrb	r3, [r7, #7]
 80011ec:	f003 0301 	and.w	r3, r3, #1
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d005      	beq.n	8001200 <LCD_send_4bits+0x44>
 80011f4:	2201      	movs	r2, #1
 80011f6:	2110      	movs	r1, #16
 80011f8:	482c      	ldr	r0, [pc, #176]	; (80012ac <LCD_send_4bits+0xf0>)
 80011fa:	f002 feeb 	bl	8003fd4 <HAL_GPIO_WritePin>
 80011fe:	e004      	b.n	800120a <LCD_send_4bits+0x4e>
 8001200:	2200      	movs	r2, #0
 8001202:	2110      	movs	r1, #16
 8001204:	4829      	ldr	r0, [pc, #164]	; (80012ac <LCD_send_4bits+0xf0>)
 8001206:	f002 fee5 	bl	8003fd4 <HAL_GPIO_WritePin>
	if(data_to_send&(0x01<<1)){LCD_DATABIT_ON(5);}else{LCD_DATABIT_OFF(5);}
 800120a:	79fb      	ldrb	r3, [r7, #7]
 800120c:	f003 0302 	and.w	r3, r3, #2
 8001210:	2b00      	cmp	r3, #0
 8001212:	d005      	beq.n	8001220 <LCD_send_4bits+0x64>
 8001214:	2201      	movs	r2, #1
 8001216:	2120      	movs	r1, #32
 8001218:	4824      	ldr	r0, [pc, #144]	; (80012ac <LCD_send_4bits+0xf0>)
 800121a:	f002 fedb 	bl	8003fd4 <HAL_GPIO_WritePin>
 800121e:	e004      	b.n	800122a <LCD_send_4bits+0x6e>
 8001220:	2200      	movs	r2, #0
 8001222:	2120      	movs	r1, #32
 8001224:	4821      	ldr	r0, [pc, #132]	; (80012ac <LCD_send_4bits+0xf0>)
 8001226:	f002 fed5 	bl	8003fd4 <HAL_GPIO_WritePin>
	if(data_to_send&(0x01<<2)){LCD_DATABIT_ON(6);}else{LCD_DATABIT_OFF(6);}
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	f003 0304 	and.w	r3, r3, #4
 8001230:	2b00      	cmp	r3, #0
 8001232:	d005      	beq.n	8001240 <LCD_send_4bits+0x84>
 8001234:	2201      	movs	r2, #1
 8001236:	2140      	movs	r1, #64	; 0x40
 8001238:	481c      	ldr	r0, [pc, #112]	; (80012ac <LCD_send_4bits+0xf0>)
 800123a:	f002 fecb 	bl	8003fd4 <HAL_GPIO_WritePin>
 800123e:	e004      	b.n	800124a <LCD_send_4bits+0x8e>
 8001240:	2200      	movs	r2, #0
 8001242:	2140      	movs	r1, #64	; 0x40
 8001244:	4819      	ldr	r0, [pc, #100]	; (80012ac <LCD_send_4bits+0xf0>)
 8001246:	f002 fec5 	bl	8003fd4 <HAL_GPIO_WritePin>
	if(data_to_send&(0x01<<3)){LCD_DATABIT_ON(7);}else{LCD_DATABIT_OFF(7);}
 800124a:	79fb      	ldrb	r3, [r7, #7]
 800124c:	f003 0308 	and.w	r3, r3, #8
 8001250:	2b00      	cmp	r3, #0
 8001252:	d005      	beq.n	8001260 <LCD_send_4bits+0xa4>
 8001254:	2201      	movs	r2, #1
 8001256:	2180      	movs	r1, #128	; 0x80
 8001258:	4814      	ldr	r0, [pc, #80]	; (80012ac <LCD_send_4bits+0xf0>)
 800125a:	f002 febb 	bl	8003fd4 <HAL_GPIO_WritePin>
 800125e:	e004      	b.n	800126a <LCD_send_4bits+0xae>
 8001260:	2200      	movs	r2, #0
 8001262:	2180      	movs	r1, #128	; 0x80
 8001264:	4811      	ldr	r0, [pc, #68]	; (80012ac <LCD_send_4bits+0xf0>)
 8001266:	f002 feb5 	bl	8003fd4 <HAL_GPIO_WritePin>
	software_delay(100);
 800126a:	2064      	movs	r0, #100	; 0x64
 800126c:	f7ff fee0 	bl	8001030 <software_delay>
	
	LCD_GPIO_ON(LCD_GPIO_E_Pin, LCD_GPIO_E_Port);	software_delay(100);
 8001270:	2201      	movs	r2, #1
 8001272:	2108      	movs	r1, #8
 8001274:	480d      	ldr	r0, [pc, #52]	; (80012ac <LCD_send_4bits+0xf0>)
 8001276:	f002 fead 	bl	8003fd4 <HAL_GPIO_WritePin>
 800127a:	2064      	movs	r0, #100	; 0x64
 800127c:	f7ff fed8 	bl	8001030 <software_delay>
	LCD_GPIO_OFF(LCD_GPIO_E_Pin, LCD_GPIO_E_Port);	software_delay(100);
 8001280:	2200      	movs	r2, #0
 8001282:	2108      	movs	r1, #8
 8001284:	4809      	ldr	r0, [pc, #36]	; (80012ac <LCD_send_4bits+0xf0>)
 8001286:	f002 fea5 	bl	8003fd4 <HAL_GPIO_WritePin>
 800128a:	2064      	movs	r0, #100	; 0x64
 800128c:	f7ff fed0 	bl	8001030 <software_delay>
	LCD_GPIO_ON(LCD_GPIO_E_Pin, LCD_GPIO_E_Port);	software_delay(1000);
 8001290:	2201      	movs	r2, #1
 8001292:	2108      	movs	r1, #8
 8001294:	4805      	ldr	r0, [pc, #20]	; (80012ac <LCD_send_4bits+0xf0>)
 8001296:	f002 fe9d 	bl	8003fd4 <HAL_GPIO_WritePin>
 800129a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800129e:	f7ff fec7 	bl	8001030 <software_delay>
}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	40020c00 	.word	0x40020c00

080012b0 <LCD_send_8bits_twice_4bits>:

void LCD_send_8bits_twice_4bits(uint8_t data, char RS, char RW)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	71fb      	strb	r3, [r7, #7]
 80012ba:	460b      	mov	r3, r1
 80012bc:	71bb      	strb	r3, [r7, #6]
 80012be:	4613      	mov	r3, r2
 80012c0:	717b      	strb	r3, [r7, #5]
	LCD_send_4bits((data>>4), RS, RW);	//high part
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	091b      	lsrs	r3, r3, #4
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	797a      	ldrb	r2, [r7, #5]
 80012ca:	79b9      	ldrb	r1, [r7, #6]
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7ff ff75 	bl	80011bc <LCD_send_4bits>
	LCD_send_4bits(data, RS, RW);		//low part
 80012d2:	797a      	ldrb	r2, [r7, #5]
 80012d4:	79b9      	ldrb	r1, [r7, #6]
 80012d6:	79fb      	ldrb	r3, [r7, #7]
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff ff6f 	bl	80011bc <LCD_send_4bits>
}
 80012de:	bf00      	nop
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}

080012e6 <LCD_write_command>:

void LCD_write_command(uint8_t command)
{
 80012e6:	b580      	push	{r7, lr}
 80012e8:	b082      	sub	sp, #8
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	4603      	mov	r3, r0
 80012ee:	71fb      	strb	r3, [r7, #7]
	LCD_send_8bits_twice_4bits(command, 0, 0);
 80012f0:	79fb      	ldrb	r3, [r7, #7]
 80012f2:	2200      	movs	r2, #0
 80012f4:	2100      	movs	r1, #0
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff ffda 	bl	80012b0 <LCD_send_8bits_twice_4bits>
	software_delay(10000);
 80012fc:	f242 7010 	movw	r0, #10000	; 0x2710
 8001300:	f7ff fe96 	bl	8001030 <software_delay>
}
 8001304:	bf00      	nop
 8001306:	3708      	adds	r7, #8
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}

0800130c <LCD_write_data>:

void LCD_write_data(char byte_data)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	71fb      	strb	r3, [r7, #7]
	LCD_send_8bits_twice_4bits(byte_data, 1, 0);
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	2200      	movs	r2, #0
 800131a:	2101      	movs	r1, #1
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff ffc7 	bl	80012b0 <LCD_send_8bits_twice_4bits>
}
 8001322:	bf00      	nop
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
	...

0800132c <LCD_write_char>:

void LCD_write_char(char character)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	4603      	mov	r3, r0
 8001334:	71fb      	strb	r3, [r7, #7]
	if(isprint(character))	LCD_write_data(character);
 8001336:	79fb      	ldrb	r3, [r7, #7]
 8001338:	3301      	adds	r3, #1
 800133a:	4a07      	ldr	r2, [pc, #28]	; (8001358 <LCD_write_char+0x2c>)
 800133c:	4413      	add	r3, r2
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	f003 0397 	and.w	r3, r3, #151	; 0x97
 8001344:	2b00      	cmp	r3, #0
 8001346:	d003      	beq.n	8001350 <LCD_write_char+0x24>
 8001348:	79fb      	ldrb	r3, [r7, #7]
 800134a:	4618      	mov	r0, r3
 800134c:	f7ff ffde 	bl	800130c <LCD_write_data>
}
 8001350:	bf00      	nop
 8001352:	3708      	adds	r7, #8
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	0800d108 	.word	0x0800d108

0800135c <LCD_write_text>:



void LCD_write_text(char* pText){
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
	while(*pText!='\0')
 8001364:	e007      	b.n	8001376 <LCD_write_text+0x1a>
	{
		LCD_write_char(*pText);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff ffde 	bl	800132c <LCD_write_char>
		pText++;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	3301      	adds	r3, #1
 8001374:	607b      	str	r3, [r7, #4]
	while(*pText!='\0')
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d1f3      	bne.n	8001366 <LCD_write_text+0xa>
	}
}
 800137e:	bf00      	nop
 8001380:	bf00      	nop
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}

08001388 <LCD_goto_xy>:

void LCD_goto_xy(uint8_t line, uint8_t y)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	4603      	mov	r3, r0
 8001390:	460a      	mov	r2, r1
 8001392:	71fb      	strb	r3, [r7, #7]
 8001394:	4613      	mov	r3, r2
 8001396:	71bb      	strb	r3, [r7, #6]
	switch(line){
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d002      	beq.n	80013a4 <LCD_goto_xy+0x1c>
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d003      	beq.n	80013aa <LCD_goto_xy+0x22>
 80013a2:	e005      	b.n	80013b0 <LCD_goto_xy+0x28>
		case 0: line=0x00; break;
 80013a4:	2300      	movs	r3, #0
 80013a6:	71fb      	strb	r3, [r7, #7]
 80013a8:	e004      	b.n	80013b4 <LCD_goto_xy+0x2c>
		case 1: line=0x40; break;
 80013aa:	2340      	movs	r3, #64	; 0x40
 80013ac:	71fb      	strb	r3, [r7, #7]
 80013ae:	e001      	b.n	80013b4 <LCD_goto_xy+0x2c>
		default: line=0;
 80013b0:	2300      	movs	r3, #0
 80013b2:	71fb      	strb	r3, [r7, #7]
	}
	LCD_write_command(LCD_DDRAM_ADDRESS | (line+y));
 80013b4:	79fa      	ldrb	r2, [r7, #7]
 80013b6:	79bb      	ldrb	r3, [r7, #6]
 80013b8:	4413      	add	r3, r2
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	b25b      	sxtb	r3, r3
 80013be:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80013c2:	b25b      	sxtb	r3, r3
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	4618      	mov	r0, r3
 80013c8:	f7ff ff8d 	bl	80012e6 <LCD_write_command>
}
 80013cc:	bf00      	nop
 80013ce:	3708      	adds	r7, #8
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <LCD_goto_line>:

void LCD_goto_line(uint8_t line)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	4603      	mov	r3, r0
 80013dc:	71fb      	strb	r3, [r7, #7]
	LCD_goto_xy(line, 0);
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	2100      	movs	r1, #0
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff ffd0 	bl	8001388 <LCD_goto_xy>
}
 80013e8:	bf00      	nop
 80013ea:	3708      	adds	r7, #8
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}

080013f0 <LCD_printf>:
		LCD_write_text(text_buffer);
	}
}

uint8_t LCD_printf(const char * format, ... )
{
 80013f0:	b40f      	push	{r0, r1, r2, r3}
 80013f2:	b580      	push	{r7, lr}
 80013f4:	b086      	sub	sp, #24
 80013f6:	af00      	add	r7, sp, #0
	#define LCD_BUFFER_SIZE (LCD_MAXIMUM_LINE_LENGTH+1)
	char text_buffer[LCD_BUFFER_SIZE];
	uint8_t length=0;
 80013f8:	2300      	movs	r3, #0
 80013fa:	75fb      	strb	r3, [r7, #23]
	va_list args;
	va_start (args, format);
 80013fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001400:	603b      	str	r3, [r7, #0]
	length=vsnprintf(text_buffer, LCD_BUFFER_SIZE, format, args);
 8001402:	1d38      	adds	r0, r7, #4
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	6a3a      	ldr	r2, [r7, #32]
 8001408:	2111      	movs	r1, #17
 800140a:	f009 f83b 	bl	800a484 <vsniprintf>
 800140e:	4603      	mov	r3, r0
 8001410:	75fb      	strb	r3, [r7, #23]
	LCD_write_text(text_buffer);
 8001412:	1d3b      	adds	r3, r7, #4
 8001414:	4618      	mov	r0, r3
 8001416:	f7ff ffa1 	bl	800135c <LCD_write_text>
	va_end (args);
	return length;
 800141a:	7dfb      	ldrb	r3, [r7, #23]
}
 800141c:	4618      	mov	r0, r3
 800141e:	3718      	adds	r7, #24
 8001420:	46bd      	mov	sp, r7
 8001422:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001426:	b004      	add	sp, #16
 8001428:	4770      	bx	lr

0800142a <LCD_create_custom_character>:


void LCD_create_custom_character(uint8_t* pPattern, uint8_t position)
{
 800142a:	b580      	push	{r7, lr}
 800142c:	b084      	sub	sp, #16
 800142e:	af00      	add	r7, sp, #0
 8001430:	6078      	str	r0, [r7, #4]
 8001432:	460b      	mov	r3, r1
 8001434:	70fb      	strb	r3, [r7, #3]
	LCD_write_command(LCD_CGRAM_ADDRESS | (position*8));
 8001436:	78fb      	ldrb	r3, [r7, #3]
 8001438:	00db      	lsls	r3, r3, #3
 800143a:	b2db      	uxtb	r3, r3
 800143c:	b25b      	sxtb	r3, r3
 800143e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001442:	b25b      	sxtb	r3, r3
 8001444:	b2db      	uxtb	r3, r3
 8001446:	4618      	mov	r0, r3
 8001448:	f7ff ff4d 	bl	80012e6 <LCD_write_command>
	for (uint8_t i=0; i<8; i++)
 800144c:	2300      	movs	r3, #0
 800144e:	73fb      	strb	r3, [r7, #15]
 8001450:	e009      	b.n	8001466 <LCD_create_custom_character+0x3c>
		LCD_write_data(pPattern[i]);
 8001452:	7bfb      	ldrb	r3, [r7, #15]
 8001454:	687a      	ldr	r2, [r7, #4]
 8001456:	4413      	add	r3, r2
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	4618      	mov	r0, r3
 800145c:	f7ff ff56 	bl	800130c <LCD_write_data>
	for (uint8_t i=0; i<8; i++)
 8001460:	7bfb      	ldrb	r3, [r7, #15]
 8001462:	3301      	adds	r3, #1
 8001464:	73fb      	strb	r3, [r7, #15]
 8001466:	7bfb      	ldrb	r3, [r7, #15]
 8001468:	2b07      	cmp	r3, #7
 800146a:	d9f2      	bls.n	8001452 <LCD_create_custom_character+0x28>
}
 800146c:	bf00      	nop
 800146e:	bf00      	nop
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}

08001476 <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 8001476:	b580      	push	{r7, lr}
 8001478:	b084      	sub	sp, #16
 800147a:	af00      	add	r7, sp, #0
 800147c:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	f000 fa48 	bl	8001914 <null_ptr_check>
 8001484:	4603      	mov	r3, r0
 8001486:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 8001488:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d117      	bne.n	80014c0 <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 8001490:	6879      	ldr	r1, [r7, #4]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2201      	movs	r2, #1
 8001496:	20d0      	movs	r0, #208	; 0xd0
 8001498:	f000 f818 	bl	80014cc <bmp2_get_regs>
 800149c:	4603      	mov	r3, r0
 800149e:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 80014a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d10b      	bne.n	80014c0 <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	2b58      	cmp	r3, #88	; 0x58
 80014ae:	d105      	bne.n	80014bc <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f000 fa7a 	bl	80019aa <get_calib_param>
 80014b6:	4603      	mov	r3, r0
 80014b8:	73fb      	strb	r3, [r7, #15]
 80014ba:	e001      	b.n	80014c0 <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 80014bc:	23fc      	movs	r3, #252	; 0xfc
 80014be:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 80014c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3710      	adds	r7, #16
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}

080014cc <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 80014cc:	b590      	push	{r4, r7, lr}
 80014ce:	b087      	sub	sp, #28
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	60b9      	str	r1, [r7, #8]
 80014d4:	607a      	str	r2, [r7, #4]
 80014d6:	603b      	str	r3, [r7, #0]
 80014d8:	4603      	mov	r3, r0
 80014da:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 80014dc:	6838      	ldr	r0, [r7, #0]
 80014de:	f000 fa19 	bl	8001914 <null_ptr_check>
 80014e2:	4603      	mov	r3, r0
 80014e4:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 80014e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d11e      	bne.n	800152c <bmp2_get_regs+0x60>
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d01b      	beq.n	800152c <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	785b      	ldrb	r3, [r3, #1]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d103      	bne.n	8001504 <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 80014fc:	7bfb      	ldrb	r3, [r7, #15]
 80014fe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001502:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	68dc      	ldr	r4, [r3, #12]
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	7bf8      	ldrb	r0, [r7, #15]
 800150e:	687a      	ldr	r2, [r7, #4]
 8001510:	68b9      	ldr	r1, [r7, #8]
 8001512:	47a0      	blx	r4
 8001514:	4603      	mov	r3, r0
 8001516:	461a      	mov	r2, r3
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d004      	beq.n	8001530 <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 8001526:	23fe      	movs	r3, #254	; 0xfe
 8001528:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 800152a:	e001      	b.n	8001530 <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800152c:	23ff      	movs	r3, #255	; 0xff
 800152e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001530:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001534:	4618      	mov	r0, r3
 8001536:	371c      	adds	r7, #28
 8001538:	46bd      	mov	sp, r7
 800153a:	bd90      	pop	{r4, r7, pc}

0800153c <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 800153c:	b590      	push	{r4, r7, lr}
 800153e:	b08b      	sub	sp, #44	; 0x2c
 8001540:	af00      	add	r7, sp, #0
 8001542:	60f8      	str	r0, [r7, #12]
 8001544:	60b9      	str	r1, [r7, #8]
 8001546:	607a      	str	r2, [r7, #4]
 8001548:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2b04      	cmp	r3, #4
 800154e:	d901      	bls.n	8001554 <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 8001550:	2304      	movs	r3, #4
 8001552:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 8001554:	6838      	ldr	r0, [r7, #0]
 8001556:	f000 f9dd 	bl	8001914 <null_ptr_check>
 800155a:	4603      	mov	r3, r0
 800155c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8001560:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001564:	2b00      	cmp	r3, #0
 8001566:	d150      	bne.n	800160a <bmp2_set_regs+0xce>
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d04d      	beq.n	800160a <bmp2_set_regs+0xce>
 800156e:	68bb      	ldr	r3, [r7, #8]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d04a      	beq.n	800160a <bmp2_set_regs+0xce>
    {
        if (len > 0)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d043      	beq.n	8001602 <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	785b      	ldrb	r3, [r3, #1]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d114      	bne.n	80015b2 <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001588:	2300      	movs	r3, #0
 800158a:	77fb      	strb	r3, [r7, #31]
 800158c:	e00d      	b.n	80015aa <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 800158e:	7ffb      	ldrb	r3, [r7, #31]
 8001590:	68fa      	ldr	r2, [r7, #12]
 8001592:	4413      	add	r3, r2
 8001594:	781a      	ldrb	r2, [r3, #0]
 8001596:	7ffb      	ldrb	r3, [r7, #31]
 8001598:	68f9      	ldr	r1, [r7, #12]
 800159a:	440b      	add	r3, r1
 800159c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80015a0:	b2d2      	uxtb	r2, r2
 80015a2:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80015a4:	7ffb      	ldrb	r3, [r7, #31]
 80015a6:	3301      	adds	r3, #1
 80015a8:	77fb      	strb	r3, [r7, #31]
 80015aa:	7ffb      	ldrb	r3, [r7, #31]
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d8ed      	bhi.n	800158e <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d90b      	bls.n	80015d0 <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 80015b8:	f107 0114 	add.w	r1, r7, #20
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	68ba      	ldr	r2, [r7, #8]
 80015c0:	68f8      	ldr	r0, [r7, #12]
 80015c2:	f000 f9c7 	bl	8001954 <interleave_data>
                temp_len = ((len * 2) - 1);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	005b      	lsls	r3, r3, #1
 80015ca:	3b01      	subs	r3, #1
 80015cc:	623b      	str	r3, [r7, #32]
 80015ce:	e001      	b.n	80015d4 <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	691c      	ldr	r4, [r3, #16]
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	7818      	ldrb	r0, [r3, #0]
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	f107 0114 	add.w	r1, r7, #20
 80015e4:	6a3a      	ldr	r2, [r7, #32]
 80015e6:	47a0      	blx	r4
 80015e8:	4603      	mov	r3, r0
 80015ea:	461a      	mov	r2, r3
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d00b      	beq.n	8001612 <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 80015fa:	23fe      	movs	r3, #254	; 0xfe
 80015fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (len > 0)
 8001600:	e007      	b.n	8001612 <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 8001602:	23fd      	movs	r3, #253	; 0xfd
 8001604:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (len > 0)
 8001608:	e003      	b.n	8001612 <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800160a:	23ff      	movs	r3, #255	; 0xff
 800160c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001610:	e000      	b.n	8001614 <bmp2_set_regs+0xd8>
        if (len > 0)
 8001612:	bf00      	nop
    }

    return rslt;
 8001614:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001618:	4618      	mov	r0, r3
 800161a:	372c      	adds	r7, #44	; 0x2c
 800161c:	46bd      	mov	sp, r7
 800161e:	bd90      	pop	{r4, r7, pc}

08001620 <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 8001628:	23e0      	movs	r3, #224	; 0xe0
 800162a:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 800162c:	23b6      	movs	r3, #182	; 0xb6
 800162e:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8001630:	f107 010d 	add.w	r1, r7, #13
 8001634:	f107 000e 	add.w	r0, r7, #14
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2201      	movs	r2, #1
 800163c:	f7ff ff7e 	bl	800153c <bmp2_set_regs>
 8001640:	4603      	mov	r3, r0
 8001642:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8001644:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001648:	4618      	mov	r0, r3
 800164a:	3710      	adds	r7, #16
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}

08001650 <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 800165a:	2300      	movs	r3, #0
 800165c:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d02d      	beq.n	80016c0 <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8001664:	f107 010c 	add.w	r1, r7, #12
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	2202      	movs	r2, #2
 800166c:	20f4      	movs	r0, #244	; 0xf4
 800166e:	f7ff ff2d 	bl	80014cc <bmp2_get_regs>
 8001672:	4603      	mov	r3, r0
 8001674:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8001676:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d122      	bne.n	80016c4 <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 800167e:	7b3b      	ldrb	r3, [r7, #12]
 8001680:	095b      	lsrs	r3, r3, #5
 8001682:	b2da      	uxtb	r2, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 8001688:	7b3b      	ldrb	r3, [r7, #12]
 800168a:	109b      	asrs	r3, r3, #2
 800168c:	b2db      	uxtb	r3, r3
 800168e:	f003 0307 	and.w	r3, r3, #7
 8001692:	b2da      	uxtb	r2, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 8001698:	7b7b      	ldrb	r3, [r7, #13]
 800169a:	095b      	lsrs	r3, r3, #5
 800169c:	b2da      	uxtb	r2, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 80016a2:	7b7b      	ldrb	r3, [r7, #13]
 80016a4:	109b      	asrs	r3, r3, #2
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	f003 0307 	and.w	r3, r3, #7
 80016ac:	b2da      	uxtb	r2, r3
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 80016b2:	7b7b      	ldrb	r3, [r7, #13]
 80016b4:	f003 0301 	and.w	r3, r3, #1
 80016b8:	b2da      	uxtb	r2, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	715a      	strb	r2, [r3, #5]
 80016be:	e001      	b.n	80016c4 <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80016c0:	23ff      	movs	r3, #255	; 0xff
 80016c2:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80016c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3710      	adds	r7, #16
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 80016da:	683a      	ldr	r2, [r7, #0]
 80016dc:	6879      	ldr	r1, [r7, #4]
 80016de:	2000      	movs	r0, #0
 80016e0:	f000 f9fe 	bl	8001ae0 <conf_sensor>
 80016e4:	4603      	mov	r3, r0
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3708      	adds	r7, #8
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}

080016ee <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 80016ee:	b580      	push	{r7, lr}
 80016f0:	b084      	sub	sp, #16
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	6078      	str	r0, [r7, #4]
 80016f6:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d01b      	beq.n	8001736 <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 80016fe:	f107 010e 	add.w	r1, r7, #14
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	2201      	movs	r2, #1
 8001706:	20f3      	movs	r0, #243	; 0xf3
 8001708:	f7ff fee0 	bl	80014cc <bmp2_get_regs>
 800170c:	4603      	mov	r3, r0
 800170e:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8001710:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d110      	bne.n	800173a <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 8001718:	7bbb      	ldrb	r3, [r7, #14]
 800171a:	10db      	asrs	r3, r3, #3
 800171c:	b2db      	uxtb	r3, r3
 800171e:	f003 0301 	and.w	r3, r3, #1
 8001722:	b2da      	uxtb	r2, r3
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 8001728:	7bbb      	ldrb	r3, [r7, #14]
 800172a:	f003 0301 	and.w	r3, r3, #1
 800172e:	b2da      	uxtb	r2, r3
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	705a      	strb	r2, [r3, #1]
 8001734:	e001      	b.n	800173a <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001736:	23ff      	movs	r3, #255	; 0xff
 8001738:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800173a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800173e:	4618      	mov	r0, r3
 8001740:	3710      	adds	r7, #16
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}

08001746 <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001746:	b580      	push	{r7, lr}
 8001748:	b086      	sub	sp, #24
 800174a:	af00      	add	r7, sp, #0
 800174c:	4603      	mov	r3, r0
 800174e:	60b9      	str	r1, [r7, #8]
 8001750:	607a      	str	r2, [r7, #4]
 8001752:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 8001754:	7bfb      	ldrb	r3, [r7, #15]
 8001756:	687a      	ldr	r2, [r7, #4]
 8001758:	68b9      	ldr	r1, [r7, #8]
 800175a:	4618      	mov	r0, r3
 800175c:	f000 f9c0 	bl	8001ae0 <conf_sensor>
 8001760:	4603      	mov	r3, r0
 8001762:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8001764:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001768:	4618      	mov	r0, r3
 800176a:	3718      	adds	r7, #24
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}

08001770 <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b086      	sub	sp, #24
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
 8001778:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 800177a:	2300      	movs	r3, #0
 800177c:	613b      	str	r3, [r7, #16]
 800177e:	2300      	movs	r3, #0
 8001780:	82bb      	strh	r3, [r7, #20]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 8001782:	f107 0308 	add.w	r3, r7, #8
 8001786:	2200      	movs	r2, #0
 8001788:	601a      	str	r2, [r3, #0]
 800178a:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d024      	beq.n	80017dc <bmp2_get_sensor_data+0x6c>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 8001792:	f107 0110 	add.w	r1, r7, #16
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	2206      	movs	r2, #6
 800179a:	20f7      	movs	r0, #247	; 0xf7
 800179c:	f7ff fe96 	bl	80014cc <bmp2_get_regs>
 80017a0:	4603      	mov	r3, r0
 80017a2:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80017a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d119      	bne.n	80017e0 <bmp2_get_sensor_data+0x70>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 80017ac:	f107 0208 	add.w	r2, r7, #8
 80017b0:	f107 0310 	add.w	r3, r7, #16
 80017b4:	4611      	mov	r1, r2
 80017b6:	4618      	mov	r0, r3
 80017b8:	f000 faba 	bl	8001d30 <parse_sensor_data>
 80017bc:	4603      	mov	r3, r0
 80017be:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 80017c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d10b      	bne.n	80017e0 <bmp2_get_sensor_data+0x70>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 80017c8:	f107 0308 	add.w	r3, r7, #8
 80017cc:	683a      	ldr	r2, [r7, #0]
 80017ce:	6879      	ldr	r1, [r7, #4]
 80017d0:	4618      	mov	r0, r3
 80017d2:	f000 f80b 	bl	80017ec <bmp2_compensate_data>
 80017d6:	4603      	mov	r3, r0
 80017d8:	75fb      	strb	r3, [r7, #23]
 80017da:	e001      	b.n	80017e0 <bmp2_get_sensor_data+0x70>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80017dc:	23ff      	movs	r3, #255	; 0xff
 80017de:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80017e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3718      	adds	r7, #24
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}

080017ec <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b086      	sub	sp, #24
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	60b9      	str	r1, [r7, #8]
 80017f6:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f000 f88b 	bl	8001914 <null_ptr_check>
 80017fe:	4603      	mov	r3, r0
 8001800:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 8001802:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d129      	bne.n	800185e <bmp2_compensate_data+0x72>
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d026      	beq.n	800185e <bmp2_compensate_data+0x72>
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d023      	beq.n	800185e <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 8001816:	68b9      	ldr	r1, [r7, #8]
 8001818:	f04f 0200 	mov.w	r2, #0
 800181c:	f04f 0300 	mov.w	r3, #0
 8001820:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 8001824:	68b9      	ldr	r1, [r7, #8]
 8001826:	f04f 0200 	mov.w	r2, #0
 800182a:	f04f 0300 	mov.w	r3, #0
 800182e:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 8001832:	68bb      	ldr	r3, [r7, #8]
 8001834:	3308      	adds	r3, #8
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	68f9      	ldr	r1, [r7, #12]
 800183a:	4618      	mov	r0, r3
 800183c:	f000 fabc 	bl	8001db8 <compensate_temperature>
 8001840:	4603      	mov	r3, r0
 8001842:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001844:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d10a      	bne.n	8001862 <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	68f9      	ldr	r1, [r7, #12]
 8001852:	4618      	mov	r0, r3
 8001854:	f000 fba8 	bl	8001fa8 <compensate_pressure>
 8001858:	4603      	mov	r3, r0
 800185a:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 800185c:	e001      	b.n	8001862 <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800185e:	23ff      	movs	r3, #255	; 0xff
 8001860:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001862:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001866:	4618      	mov	r0, r3
 8001868:	3718      	adds	r7, #24
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
	...

08001870 <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 8001870:	b5b0      	push	{r4, r5, r7, lr}
 8001872:	b092      	sub	sp, #72	; 0x48
 8001874:	af00      	add	r7, sp, #0
 8001876:	60f8      	str	r0, [r7, #12]
 8001878:	60b9      	str	r1, [r7, #8]
 800187a:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 800187c:	4b23      	ldr	r3, [pc, #140]	; (800190c <bmp2_compute_meas_time+0x9c>)
 800187e:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8001882:	461d      	mov	r5, r3
 8001884:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001886:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001888:	682b      	ldr	r3, [r5, #0]
 800188a:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 800188c:	4b20      	ldr	r3, [pc, #128]	; (8001910 <bmp2_compute_meas_time+0xa0>)
 800188e:	f107 0410 	add.w	r4, r7, #16
 8001892:	461d      	mov	r5, r3
 8001894:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001896:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001898:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800189c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 80018a0:	6878      	ldr	r0, [r7, #4]
 80018a2:	f000 f837 	bl	8001914 <null_ptr_check>
 80018a6:	4603      	mov	r3, r0
 80018a8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 80018ac:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d122      	bne.n	80018fa <bmp2_compute_meas_time+0x8a>
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d01f      	beq.n	80018fa <bmp2_compute_meas_time+0x8a>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	7e1b      	ldrb	r3, [r3, #24]
 80018be:	2b03      	cmp	r3, #3
 80018c0:	d111      	bne.n	80018e6 <bmp2_compute_meas_time+0x76>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	78db      	ldrb	r3, [r3, #3]
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	3348      	adds	r3, #72	; 0x48
 80018ca:	443b      	add	r3, r7
 80018cc:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80018d0:	68bb      	ldr	r3, [r7, #8]
 80018d2:	789b      	ldrb	r3, [r3, #2]
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	3348      	adds	r3, #72	; 0x48
 80018d8:	443b      	add	r3, r7
 80018da:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80018de:	441a      	add	r2, r3
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80018e4:	e00c      	b.n	8001900 <bmp2_compute_meas_time+0x90>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	78db      	ldrb	r3, [r3, #3]
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	3348      	adds	r3, #72	; 0x48
 80018ee:	443b      	add	r3, r7
 80018f0:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80018f8:	e002      	b.n	8001900 <bmp2_compute_meas_time+0x90>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80018fa:	23ff      	movs	r3, #255	; 0xff
 80018fc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }

    return rslt;
 8001900:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 8001904:	4618      	mov	r0, r3
 8001906:	3748      	adds	r7, #72	; 0x48
 8001908:	46bd      	mov	sp, r7
 800190a:	bdb0      	pop	{r4, r5, r7, pc}
 800190c:	0800d024 	.word	0x0800d024
 8001910:	0800d038 	.word	0x0800d038

08001914 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 8001914:	b480      	push	{r7}
 8001916:	b085      	sub	sp, #20
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d00b      	beq.n	800193a <null_ptr_check+0x26>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	68db      	ldr	r3, [r3, #12]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d007      	beq.n	800193a <null_ptr_check+0x26>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	691b      	ldr	r3, [r3, #16]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d003      	beq.n	800193a <null_ptr_check+0x26>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	695b      	ldr	r3, [r3, #20]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d102      	bne.n	8001940 <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 800193a:	23ff      	movs	r3, #255	; 0xff
 800193c:	73fb      	strb	r3, [r7, #15]
 800193e:	e001      	b.n	8001944 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 8001940:	2300      	movs	r3, #0
 8001942:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001944:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001948:	4618      	mov	r0, r3
 800194a:	3714      	adds	r7, #20
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr

08001954 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 8001954:	b480      	push	{r7}
 8001956:	b087      	sub	sp, #28
 8001958:	af00      	add	r7, sp, #0
 800195a:	60f8      	str	r0, [r7, #12]
 800195c:	60b9      	str	r1, [r7, #8]
 800195e:	607a      	str	r2, [r7, #4]
 8001960:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 8001962:	2301      	movs	r3, #1
 8001964:	617b      	str	r3, [r7, #20]
 8001966:	e015      	b.n	8001994 <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8001968:	68fa      	ldr	r2, [r7, #12]
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	441a      	add	r2, r3
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	005b      	lsls	r3, r3, #1
 8001972:	3b01      	subs	r3, #1
 8001974:	68b9      	ldr	r1, [r7, #8]
 8001976:	440b      	add	r3, r1
 8001978:	7812      	ldrb	r2, [r2, #0]
 800197a:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 800197c:	687a      	ldr	r2, [r7, #4]
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	441a      	add	r2, r3
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	005b      	lsls	r3, r3, #1
 8001986:	68b9      	ldr	r1, [r7, #8]
 8001988:	440b      	add	r3, r1
 800198a:	7812      	ldrb	r2, [r2, #0]
 800198c:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	3301      	adds	r3, #1
 8001992:	617b      	str	r3, [r7, #20]
 8001994:	697a      	ldr	r2, [r7, #20]
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	429a      	cmp	r2, r3
 800199a:	d3e5      	bcc.n	8001968 <interleave_data+0x14>
    }
}
 800199c:	bf00      	nop
 800199e:	bf00      	nop
 80019a0:	371c      	adds	r7, #28
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr

080019aa <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b08a      	sub	sp, #40	; 0x28
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 80019b2:	2300      	movs	r3, #0
 80019b4:	60fb      	str	r3, [r7, #12]
 80019b6:	f107 0310 	add.w	r3, r7, #16
 80019ba:	2200      	movs	r2, #0
 80019bc:	601a      	str	r2, [r3, #0]
 80019be:	605a      	str	r2, [r3, #4]
 80019c0:	609a      	str	r2, [r3, #8]
 80019c2:	60da      	str	r2, [r3, #12]
 80019c4:	611a      	str	r2, [r3, #16]
 80019c6:	751a      	strb	r2, [r3, #20]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 80019c8:	f107 010c 	add.w	r1, r7, #12
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2219      	movs	r2, #25
 80019d0:	2088      	movs	r0, #136	; 0x88
 80019d2:	f7ff fd7b 	bl	80014cc <bmp2_get_regs>
 80019d6:	4603      	mov	r3, r0
 80019d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if (rslt == BMP2_OK)
 80019dc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d177      	bne.n	8001ad4 <get_calib_param+0x12a>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 80019e4:	7b7b      	ldrb	r3, [r7, #13]
 80019e6:	021b      	lsls	r3, r3, #8
 80019e8:	b21a      	sxth	r2, r3
 80019ea:	7b3b      	ldrb	r3, [r7, #12]
 80019ec:	b21b      	sxth	r3, r3
 80019ee:	4313      	orrs	r3, r2
 80019f0:	b21b      	sxth	r3, r3
 80019f2:	b29a      	uxth	r2, r3
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 80019f8:	7bfb      	ldrb	r3, [r7, #15]
 80019fa:	021b      	lsls	r3, r3, #8
 80019fc:	b21a      	sxth	r2, r3
 80019fe:	7bbb      	ldrb	r3, [r7, #14]
 8001a00:	b21b      	sxth	r3, r3
 8001a02:	4313      	orrs	r3, r2
 8001a04:	b21a      	sxth	r2, r3
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 8001a0a:	7c7b      	ldrb	r3, [r7, #17]
 8001a0c:	021b      	lsls	r3, r3, #8
 8001a0e:	b21a      	sxth	r2, r3
 8001a10:	7c3b      	ldrb	r3, [r7, #16]
 8001a12:	b21b      	sxth	r3, r3
 8001a14:	4313      	orrs	r3, r2
 8001a16:	b21a      	sxth	r2, r3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 8001a1c:	7cfb      	ldrb	r3, [r7, #19]
 8001a1e:	021b      	lsls	r3, r3, #8
 8001a20:	b21a      	sxth	r2, r3
 8001a22:	7cbb      	ldrb	r3, [r7, #18]
 8001a24:	b21b      	sxth	r3, r3
 8001a26:	4313      	orrs	r3, r2
 8001a28:	b21b      	sxth	r3, r3
 8001a2a:	b29a      	uxth	r2, r3
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	845a      	strh	r2, [r3, #34]	; 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 8001a30:	7d7b      	ldrb	r3, [r7, #21]
 8001a32:	021b      	lsls	r3, r3, #8
 8001a34:	b21a      	sxth	r2, r3
 8001a36:	7d3b      	ldrb	r3, [r7, #20]
 8001a38:	b21b      	sxth	r3, r3
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	b21a      	sxth	r2, r3
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	849a      	strh	r2, [r3, #36]	; 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 8001a42:	7dfb      	ldrb	r3, [r7, #23]
 8001a44:	021b      	lsls	r3, r3, #8
 8001a46:	b21a      	sxth	r2, r3
 8001a48:	7dbb      	ldrb	r3, [r7, #22]
 8001a4a:	b21b      	sxth	r3, r3
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	b21a      	sxth	r2, r3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	84da      	strh	r2, [r3, #38]	; 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 8001a54:	7e7b      	ldrb	r3, [r7, #25]
 8001a56:	021b      	lsls	r3, r3, #8
 8001a58:	b21a      	sxth	r2, r3
 8001a5a:	7e3b      	ldrb	r3, [r7, #24]
 8001a5c:	b21b      	sxth	r3, r3
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	b21a      	sxth	r2, r3
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	851a      	strh	r2, [r3, #40]	; 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 8001a66:	7efb      	ldrb	r3, [r7, #27]
 8001a68:	021b      	lsls	r3, r3, #8
 8001a6a:	b21a      	sxth	r2, r3
 8001a6c:	7ebb      	ldrb	r3, [r7, #26]
 8001a6e:	b21b      	sxth	r3, r3
 8001a70:	4313      	orrs	r3, r2
 8001a72:	b21a      	sxth	r2, r3
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	855a      	strh	r2, [r3, #42]	; 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 8001a78:	7f7b      	ldrb	r3, [r7, #29]
 8001a7a:	021b      	lsls	r3, r3, #8
 8001a7c:	b21a      	sxth	r2, r3
 8001a7e:	7f3b      	ldrb	r3, [r7, #28]
 8001a80:	b21b      	sxth	r3, r3
 8001a82:	4313      	orrs	r3, r2
 8001a84:	b21a      	sxth	r2, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	859a      	strh	r2, [r3, #44]	; 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 8001a8a:	7ffb      	ldrb	r3, [r7, #31]
 8001a8c:	021b      	lsls	r3, r3, #8
 8001a8e:	b21a      	sxth	r2, r3
 8001a90:	7fbb      	ldrb	r3, [r7, #30]
 8001a92:	b21b      	sxth	r3, r3
 8001a94:	4313      	orrs	r3, r2
 8001a96:	b21a      	sxth	r2, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	85da      	strh	r2, [r3, #46]	; 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 8001a9c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001aa0:	021b      	lsls	r3, r3, #8
 8001aa2:	b21a      	sxth	r2, r3
 8001aa4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001aa8:	b21b      	sxth	r3, r3
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	b21a      	sxth	r2, r3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	861a      	strh	r2, [r3, #48]	; 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 8001ab2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001ab6:	021b      	lsls	r3, r3, #8
 8001ab8:	b21a      	sxth	r2, r3
 8001aba:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001abe:	b21b      	sxth	r3, r3
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	b21a      	sxth	r2, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	865a      	strh	r2, [r3, #50]	; 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 8001ac8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001acc:	b25a      	sxtb	r2, r3
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    return rslt;
 8001ad4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3728      	adds	r7, #40	; 0x28
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b086      	sub	sp, #24
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	60b9      	str	r1, [r7, #8]
 8001aea:	607a      	str	r2, [r7, #4]
 8001aec:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 8001aee:	2300      	movs	r3, #0
 8001af0:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 8001af2:	f24f 53f4 	movw	r3, #62964	; 0xf5f4
 8001af6:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d074      	beq.n	8001be8 <conf_sensor+0x108>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8001afe:	f107 0114 	add.w	r1, r7, #20
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2202      	movs	r2, #2
 8001b06:	20f4      	movs	r0, #244	; 0xf4
 8001b08:	f7ff fce0 	bl	80014cc <bmp2_get_regs>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001b10:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d169      	bne.n	8001bec <conf_sensor+0x10c>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f7ff fd81 	bl	8001620 <bmp2_soft_reset>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 8001b22:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d160      	bne.n	8001bec <conf_sensor+0x10c>
            {
                set_os_mode(temp, conf);
 8001b2a:	f107 0314 	add.w	r3, r7, #20
 8001b2e:	68b9      	ldr	r1, [r7, #8]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f000 f861 	bl	8001bf8 <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 8001b36:	7d7b      	ldrb	r3, [r7, #21]
 8001b38:	b25b      	sxtb	r3, r3
 8001b3a:	f003 031f 	and.w	r3, r3, #31
 8001b3e:	b25a      	sxtb	r2, r3
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	789b      	ldrb	r3, [r3, #2]
 8001b44:	015b      	lsls	r3, r3, #5
 8001b46:	b25b      	sxtb	r3, r3
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	b25b      	sxtb	r3, r3
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 8001b50:	7d7b      	ldrb	r3, [r7, #21]
 8001b52:	b25b      	sxtb	r3, r3
 8001b54:	f023 031c 	bic.w	r3, r3, #28
 8001b58:	b25a      	sxtb	r2, r3
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	791b      	ldrb	r3, [r3, #4]
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	b25b      	sxtb	r3, r3
 8001b62:	f003 031c 	and.w	r3, r3, #28
 8001b66:	b25b      	sxtb	r3, r3
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	b25b      	sxtb	r3, r3
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 8001b70:	7d7b      	ldrb	r3, [r7, #21]
 8001b72:	b25b      	sxtb	r3, r3
 8001b74:	f023 0301 	bic.w	r3, r3, #1
 8001b78:	b25a      	sxtb	r2, r3
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	795b      	ldrb	r3, [r3, #5]
 8001b7e:	b25b      	sxtb	r3, r3
 8001b80:	f003 0301 	and.w	r3, r3, #1
 8001b84:	b25b      	sxtb	r3, r3
 8001b86:	4313      	orrs	r3, r2
 8001b88:	b25b      	sxtb	r3, r3
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 8001b8e:	f107 0114 	add.w	r1, r7, #20
 8001b92:	f107 0010 	add.w	r0, r7, #16
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2202      	movs	r2, #2
 8001b9a:	f7ff fccf 	bl	800153c <bmp2_set_regs>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 8001ba2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d120      	bne.n	8001bec <conf_sensor+0x10c>
 8001baa:	7bfb      	ldrb	r3, [r7, #15]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d01d      	beq.n	8001bec <conf_sensor+0x10c>
                {
                    dev->power_mode = mode;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	7bfa      	ldrb	r2, [r7, #15]
 8001bb4:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 8001bb6:	7d3b      	ldrb	r3, [r7, #20]
 8001bb8:	b25b      	sxtb	r3, r3
 8001bba:	f023 0303 	bic.w	r3, r3, #3
 8001bbe:	b25a      	sxtb	r2, r3
 8001bc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bc4:	f003 0303 	and.w	r3, r3, #3
 8001bc8:	b25b      	sxtb	r3, r3
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	b25b      	sxtb	r3, r3
 8001bce:	b2db      	uxtb	r3, r3
 8001bd0:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 8001bd2:	f107 0114 	add.w	r1, r7, #20
 8001bd6:	f107 0010 	add.w	r0, r7, #16
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2201      	movs	r2, #1
 8001bde:	f7ff fcad 	bl	800153c <bmp2_set_regs>
 8001be2:	4603      	mov	r3, r0
 8001be4:	75fb      	strb	r3, [r7, #23]
 8001be6:	e001      	b.n	8001bec <conf_sensor+0x10c>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001be8:	23ff      	movs	r3, #255	; 0xff
 8001bea:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001bec:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3718      	adds	r7, #24
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}

08001bf8 <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
 8001c00:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	78db      	ldrb	r3, [r3, #3]
 8001c06:	2b04      	cmp	r3, #4
 8001c08:	f200 808b 	bhi.w	8001d22 <set_os_mode+0x12a>
 8001c0c:	a201      	add	r2, pc, #4	; (adr r2, 8001c14 <set_os_mode+0x1c>)
 8001c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c12:	bf00      	nop
 8001c14:	08001c29 	.word	0x08001c29
 8001c18:	08001c5b 	.word	0x08001c5b
 8001c1c:	08001c8d 	.word	0x08001c8d
 8001c20:	08001cbf 	.word	0x08001cbf
 8001c24:	08001cf1 	.word	0x08001cf1
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	b25b      	sxtb	r3, r3
 8001c2e:	f003 031f 	and.w	r3, r3, #31
 8001c32:	b25b      	sxtb	r3, r3
 8001c34:	f043 0320 	orr.w	r3, r3, #32
 8001c38:	b25b      	sxtb	r3, r3
 8001c3a:	b2da      	uxtb	r2, r3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	b25b      	sxtb	r3, r3
 8001c46:	f023 031c 	bic.w	r3, r3, #28
 8001c4a:	b25b      	sxtb	r3, r3
 8001c4c:	f043 0304 	orr.w	r3, r3, #4
 8001c50:	b25b      	sxtb	r3, r3
 8001c52:	b2da      	uxtb	r2, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	701a      	strb	r2, [r3, #0]
            break;
 8001c58:	e064      	b.n	8001d24 <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	b25b      	sxtb	r3, r3
 8001c60:	f003 031f 	and.w	r3, r3, #31
 8001c64:	b25b      	sxtb	r3, r3
 8001c66:	f043 0320 	orr.w	r3, r3, #32
 8001c6a:	b25b      	sxtb	r3, r3
 8001c6c:	b2da      	uxtb	r2, r3
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	b25b      	sxtb	r3, r3
 8001c78:	f023 031c 	bic.w	r3, r3, #28
 8001c7c:	b25b      	sxtb	r3, r3
 8001c7e:	f043 0308 	orr.w	r3, r3, #8
 8001c82:	b25b      	sxtb	r3, r3
 8001c84:	b2da      	uxtb	r2, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	701a      	strb	r2, [r3, #0]
            break;
 8001c8a:	e04b      	b.n	8001d24 <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	b25b      	sxtb	r3, r3
 8001c92:	f003 031f 	and.w	r3, r3, #31
 8001c96:	b25b      	sxtb	r3, r3
 8001c98:	f043 0320 	orr.w	r3, r3, #32
 8001c9c:	b25b      	sxtb	r3, r3
 8001c9e:	b2da      	uxtb	r2, r3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	b25b      	sxtb	r3, r3
 8001caa:	f023 031c 	bic.w	r3, r3, #28
 8001cae:	b25b      	sxtb	r3, r3
 8001cb0:	f043 030c 	orr.w	r3, r3, #12
 8001cb4:	b25b      	sxtb	r3, r3
 8001cb6:	b2da      	uxtb	r2, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	701a      	strb	r2, [r3, #0]
            break;
 8001cbc:	e032      	b.n	8001d24 <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	b25b      	sxtb	r3, r3
 8001cc4:	f003 031f 	and.w	r3, r3, #31
 8001cc8:	b25b      	sxtb	r3, r3
 8001cca:	f043 0320 	orr.w	r3, r3, #32
 8001cce:	b25b      	sxtb	r3, r3
 8001cd0:	b2da      	uxtb	r2, r3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	781b      	ldrb	r3, [r3, #0]
 8001cda:	b25b      	sxtb	r3, r3
 8001cdc:	f023 031c 	bic.w	r3, r3, #28
 8001ce0:	b25b      	sxtb	r3, r3
 8001ce2:	f043 0310 	orr.w	r3, r3, #16
 8001ce6:	b25b      	sxtb	r3, r3
 8001ce8:	b2da      	uxtb	r2, r3
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	701a      	strb	r2, [r3, #0]
            break;
 8001cee:	e019      	b.n	8001d24 <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	b25b      	sxtb	r3, r3
 8001cf6:	f003 031f 	and.w	r3, r3, #31
 8001cfa:	b25b      	sxtb	r3, r3
 8001cfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d00:	b25b      	sxtb	r3, r3
 8001d02:	b2da      	uxtb	r2, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	b25b      	sxtb	r3, r3
 8001d0e:	f023 031c 	bic.w	r3, r3, #28
 8001d12:	b25b      	sxtb	r3, r3
 8001d14:	f043 0314 	orr.w	r3, r3, #20
 8001d18:	b25b      	sxtb	r3, r3
 8001d1a:	b2da      	uxtb	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	701a      	strb	r2, [r3, #0]
            break;
 8001d20:	e000      	b.n	8001d24 <set_os_mode+0x12c>
        default:
            break;
 8001d22:	bf00      	nop
    }
}
 8001d24:	bf00      	nop
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr

08001d30 <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b086      	sub	sp, #24
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	031b      	lsls	r3, r3, #12
 8001d40:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	3301      	adds	r3, #1
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	011b      	lsls	r3, r3, #4
 8001d4a:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	3302      	adds	r3, #2
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	091b      	lsrs	r3, r3, #4
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001d58:	697a      	ldr	r2, [r7, #20]
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	431a      	orrs	r2, r3
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	431a      	orrs	r2, r3
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	3303      	adds	r3, #3
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	031b      	lsls	r3, r3, #12
 8001d6e:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	3304      	adds	r3, #4
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	011b      	lsls	r3, r3, #4
 8001d78:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	3305      	adds	r3, #5
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	091b      	lsrs	r3, r3, #4
 8001d82:	b2db      	uxtb	r3, r3
 8001d84:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 8001d86:	697a      	ldr	r2, [r7, #20]
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	431a      	orrs	r2, r3
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	461a      	mov	r2, r3
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4610      	mov	r0, r2
 8001da2:	f000 fae5 	bl	8002370 <st_check_boundaries>
 8001da6:	4603      	mov	r3, r0
 8001da8:	72fb      	strb	r3, [r7, #11]

    return rslt;
 8001daa:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3718      	adds	r7, #24
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
	...

08001db8 <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 8001db8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001dbc:	b08c      	sub	sp, #48	; 0x30
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	60f8      	str	r0, [r7, #12]
 8001dc2:	60b9      	str	r1, [r7, #8]
 8001dc4:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7fe fbc7 	bl	8000564 <__aeabi_i2d>
 8001dd6:	f04f 0200 	mov.w	r2, #0
 8001dda:	4b6c      	ldr	r3, [pc, #432]	; (8001f8c <compensate_temperature+0x1d4>)
 8001ddc:	f7fe fd56 	bl	800088c <__aeabi_ddiv>
 8001de0:	4602      	mov	r2, r0
 8001de2:	460b      	mov	r3, r1
 8001de4:	4614      	mov	r4, r2
 8001de6:	461d      	mov	r5, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	8b9b      	ldrh	r3, [r3, #28]
 8001dec:	4618      	mov	r0, r3
 8001dee:	f7fe fba9 	bl	8000544 <__aeabi_ui2d>
 8001df2:	f04f 0200 	mov.w	r2, #0
 8001df6:	4b66      	ldr	r3, [pc, #408]	; (8001f90 <compensate_temperature+0x1d8>)
 8001df8:	f7fe fd48 	bl	800088c <__aeabi_ddiv>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	460b      	mov	r3, r1
 8001e00:	4620      	mov	r0, r4
 8001e02:	4629      	mov	r1, r5
 8001e04:	f7fe fa60 	bl	80002c8 <__aeabi_dsub>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	460b      	mov	r3, r1
 8001e0c:	4614      	mov	r4, r2
 8001e0e:	461d      	mov	r5, r3
           ((double) dev->calib_param.dig_t2);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001e16:	4618      	mov	r0, r3
 8001e18:	f7fe fba4 	bl	8000564 <__aeabi_i2d>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	460b      	mov	r3, r1
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001e20:	4620      	mov	r0, r4
 8001e22:	4629      	mov	r1, r5
 8001e24:	f7fe fc08 	bl	8000638 <__aeabi_dmul>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7fe fb95 	bl	8000564 <__aeabi_i2d>
 8001e3a:	f04f 0200 	mov.w	r2, #0
 8001e3e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001e42:	f7fe fd23 	bl	800088c <__aeabi_ddiv>
 8001e46:	4602      	mov	r2, r0
 8001e48:	460b      	mov	r3, r1
 8001e4a:	4614      	mov	r4, r2
 8001e4c:	461d      	mov	r5, r3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	8b9b      	ldrh	r3, [r3, #28]
 8001e52:	4618      	mov	r0, r3
 8001e54:	f7fe fb76 	bl	8000544 <__aeabi_ui2d>
 8001e58:	f04f 0200 	mov.w	r2, #0
 8001e5c:	4b4d      	ldr	r3, [pc, #308]	; (8001f94 <compensate_temperature+0x1dc>)
 8001e5e:	f7fe fd15 	bl	800088c <__aeabi_ddiv>
 8001e62:	4602      	mov	r2, r0
 8001e64:	460b      	mov	r3, r1
 8001e66:	4620      	mov	r0, r4
 8001e68:	4629      	mov	r1, r5
 8001e6a:	f7fe fa2d 	bl	80002c8 <__aeabi_dsub>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	460b      	mov	r3, r1
 8001e72:	4614      	mov	r4, r2
 8001e74:	461d      	mov	r5, r3
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7fe fb72 	bl	8000564 <__aeabi_i2d>
 8001e80:	f04f 0200 	mov.w	r2, #0
 8001e84:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001e88:	f7fe fd00 	bl	800088c <__aeabi_ddiv>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	460b      	mov	r3, r1
 8001e90:	4690      	mov	r8, r2
 8001e92:	4699      	mov	r9, r3
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	8b9b      	ldrh	r3, [r3, #28]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7fe fb53 	bl	8000544 <__aeabi_ui2d>
 8001e9e:	f04f 0200 	mov.w	r2, #0
 8001ea2:	4b3c      	ldr	r3, [pc, #240]	; (8001f94 <compensate_temperature+0x1dc>)
 8001ea4:	f7fe fcf2 	bl	800088c <__aeabi_ddiv>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	460b      	mov	r3, r1
 8001eac:	4640      	mov	r0, r8
 8001eae:	4649      	mov	r1, r9
 8001eb0:	f7fe fa0a 	bl	80002c8 <__aeabi_dsub>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	460b      	mov	r3, r1
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001eb8:	4620      	mov	r0, r4
 8001eba:	4629      	mov	r1, r5
 8001ebc:	f7fe fbbc 	bl	8000638 <__aeabi_dmul>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	460b      	mov	r3, r1
 8001ec4:	4614      	mov	r4, r2
 8001ec6:	461d      	mov	r5, r3
        ((double) dev->calib_param.dig_t3);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7fe fb48 	bl	8000564 <__aeabi_i2d>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	460b      	mov	r3, r1
    var2 =
 8001ed8:	4620      	mov	r0, r4
 8001eda:	4629      	mov	r1, r5
 8001edc:	f7fe fbac 	bl	8000638 <__aeabi_dmul>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	e9c7 2304 	strd	r2, r3, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 8001ee8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001eec:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ef0:	f7fe f9ec 	bl	80002cc <__adddf3>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	4610      	mov	r0, r2
 8001efa:	4619      	mov	r1, r3
 8001efc:	f7fe fe4c 	bl	8000b98 <__aeabi_d2iz>
 8001f00:	4602      	mov	r2, r0
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	639a      	str	r2, [r3, #56]	; 0x38
    temperature = (var1 + var2) / 5120.0;
 8001f06:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001f0a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001f0e:	f7fe f9dd 	bl	80002cc <__adddf3>
 8001f12:	4602      	mov	r2, r0
 8001f14:	460b      	mov	r3, r1
 8001f16:	4610      	mov	r0, r2
 8001f18:	4619      	mov	r1, r3
 8001f1a:	f04f 0200 	mov.w	r2, #0
 8001f1e:	4b1e      	ldr	r3, [pc, #120]	; (8001f98 <compensate_temperature+0x1e0>)
 8001f20:	f7fe fcb4 	bl	800088c <__aeabi_ddiv>
 8001f24:	4602      	mov	r2, r0
 8001f26:	460b      	mov	r3, r1
 8001f28:	e9c7 2308 	strd	r2, r3, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 8001f2c:	f04f 0200 	mov.w	r2, #0
 8001f30:	4b1a      	ldr	r3, [pc, #104]	; (8001f9c <compensate_temperature+0x1e4>)
 8001f32:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001f36:	f7fe fdf1 	bl	8000b1c <__aeabi_dcmplt>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d007      	beq.n	8001f50 <compensate_temperature+0x198>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 8001f40:	f04f 0200 	mov.w	r2, #0
 8001f44:	4b15      	ldr	r3, [pc, #84]	; (8001f9c <compensate_temperature+0x1e4>)
 8001f46:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 8001f50:	f04f 0200 	mov.w	r2, #0
 8001f54:	4b12      	ldr	r3, [pc, #72]	; (8001fa0 <compensate_temperature+0x1e8>)
 8001f56:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001f5a:	f7fe fdfd 	bl	8000b58 <__aeabi_dcmpgt>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d007      	beq.n	8001f74 <compensate_temperature+0x1bc>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 8001f64:	f04f 0200 	mov.w	r2, #0
 8001f68:	4b0d      	ldr	r3, [pc, #52]	; (8001fa0 <compensate_temperature+0x1e8>)
 8001f6a:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 8001f6e:	2302      	movs	r3, #2
 8001f70:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    (*comp_temperature) = temperature;
 8001f74:	68f9      	ldr	r1, [r7, #12]
 8001f76:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f7a:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 8001f7e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3730      	adds	r7, #48	; 0x30
 8001f86:	46bd      	mov	sp, r7
 8001f88:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001f8c:	40d00000 	.word	0x40d00000
 8001f90:	40900000 	.word	0x40900000
 8001f94:	40c00000 	.word	0x40c00000
 8001f98:	40b40000 	.word	0x40b40000
 8001f9c:	c0440000 	.word	0xc0440000
 8001fa0:	40554000 	.word	0x40554000
 8001fa4:	00000000 	.word	0x00000000

08001fa8 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 8001fa8:	b5b0      	push	{r4, r5, r7, lr}
 8001faa:	b08c      	sub	sp, #48	; 0x30
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    double var1, var2;
    double pressure = 0.0;
 8001fba:	f04f 0200 	mov.w	r2, #0
 8001fbe:	f04f 0300 	mov.w	r3, #0
 8001fc2:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f7fe faca 	bl	8000564 <__aeabi_i2d>
 8001fd0:	f04f 0200 	mov.w	r2, #0
 8001fd4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001fd8:	f7fe fc58 	bl	800088c <__aeabi_ddiv>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	460b      	mov	r3, r1
 8001fe0:	4610      	mov	r0, r2
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	f04f 0200 	mov.w	r2, #0
 8001fe8:	4bcb      	ldr	r3, [pc, #812]	; (8002318 <compensate_pressure+0x370>)
 8001fea:	f7fe f96d 	bl	80002c8 <__aeabi_dsub>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 8001ff6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ffa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ffe:	f7fe fb1b 	bl	8000638 <__aeabi_dmul>
 8002002:	4602      	mov	r2, r0
 8002004:	460b      	mov	r3, r1
 8002006:	4614      	mov	r4, r2
 8002008:	461d      	mov	r5, r3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8002010:	4618      	mov	r0, r3
 8002012:	f7fe faa7 	bl	8000564 <__aeabi_i2d>
 8002016:	4602      	mov	r2, r0
 8002018:	460b      	mov	r3, r1
 800201a:	4620      	mov	r0, r4
 800201c:	4629      	mov	r1, r5
 800201e:	f7fe fb0b 	bl	8000638 <__aeabi_dmul>
 8002022:	4602      	mov	r2, r0
 8002024:	460b      	mov	r3, r1
 8002026:	4610      	mov	r0, r2
 8002028:	4619      	mov	r1, r3
 800202a:	f04f 0200 	mov.w	r2, #0
 800202e:	4bbb      	ldr	r3, [pc, #748]	; (800231c <compensate_pressure+0x374>)
 8002030:	f7fe fc2c 	bl	800088c <__aeabi_ddiv>
 8002034:	4602      	mov	r2, r0
 8002036:	460b      	mov	r3, r1
 8002038:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 8002042:	4618      	mov	r0, r3
 8002044:	f7fe fa8e 	bl	8000564 <__aeabi_i2d>
 8002048:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800204c:	f7fe faf4 	bl	8000638 <__aeabi_dmul>
 8002050:	4602      	mov	r2, r0
 8002052:	460b      	mov	r3, r1
 8002054:	4610      	mov	r0, r2
 8002056:	4619      	mov	r1, r3
 8002058:	4602      	mov	r2, r0
 800205a:	460b      	mov	r3, r1
 800205c:	f7fe f936 	bl	80002cc <__adddf3>
 8002060:	4602      	mov	r2, r0
 8002062:	460b      	mov	r3, r1
 8002064:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002068:	f7fe f930 	bl	80002cc <__adddf3>
 800206c:	4602      	mov	r2, r0
 800206e:	460b      	mov	r3, r1
 8002070:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8002074:	f04f 0200 	mov.w	r2, #0
 8002078:	4ba9      	ldr	r3, [pc, #676]	; (8002320 <compensate_pressure+0x378>)
 800207a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800207e:	f7fe fc05 	bl	800088c <__aeabi_ddiv>
 8002082:	4602      	mov	r2, r0
 8002084:	460b      	mov	r3, r1
 8002086:	4614      	mov	r4, r2
 8002088:	461d      	mov	r5, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 8002090:	4618      	mov	r0, r3
 8002092:	f7fe fa67 	bl	8000564 <__aeabi_i2d>
 8002096:	f04f 0200 	mov.w	r2, #0
 800209a:	4ba2      	ldr	r3, [pc, #648]	; (8002324 <compensate_pressure+0x37c>)
 800209c:	f7fe facc 	bl	8000638 <__aeabi_dmul>
 80020a0:	4602      	mov	r2, r0
 80020a2:	460b      	mov	r3, r1
 80020a4:	4620      	mov	r0, r4
 80020a6:	4629      	mov	r1, r5
 80020a8:	f7fe f910 	bl	80002cc <__adddf3>
 80020ac:	4602      	mov	r2, r0
 80020ae:	460b      	mov	r3, r1
 80020b0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 80020ba:	4618      	mov	r0, r3
 80020bc:	f7fe fa52 	bl	8000564 <__aeabi_i2d>
 80020c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020c4:	f7fe fab8 	bl	8000638 <__aeabi_dmul>
 80020c8:	4602      	mov	r2, r0
 80020ca:	460b      	mov	r3, r1
 80020cc:	4610      	mov	r0, r2
 80020ce:	4619      	mov	r1, r3
 80020d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020d4:	f7fe fab0 	bl	8000638 <__aeabi_dmul>
 80020d8:	4602      	mov	r2, r0
 80020da:	460b      	mov	r3, r1
 80020dc:	4610      	mov	r0, r2
 80020de:	4619      	mov	r1, r3
 80020e0:	f04f 0200 	mov.w	r2, #0
 80020e4:	4b90      	ldr	r3, [pc, #576]	; (8002328 <compensate_pressure+0x380>)
 80020e6:	f7fe fbd1 	bl	800088c <__aeabi_ddiv>
 80020ea:	4602      	mov	r2, r0
 80020ec:	460b      	mov	r3, r1
 80020ee:	4614      	mov	r4, r2
 80020f0:	461d      	mov	r5, r3
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 80020f8:	4618      	mov	r0, r3
 80020fa:	f7fe fa33 	bl	8000564 <__aeabi_i2d>
 80020fe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002102:	f7fe fa99 	bl	8000638 <__aeabi_dmul>
 8002106:	4602      	mov	r2, r0
 8002108:	460b      	mov	r3, r1
 800210a:	4620      	mov	r0, r4
 800210c:	4629      	mov	r1, r5
 800210e:	f7fe f8dd 	bl	80002cc <__adddf3>
 8002112:	4602      	mov	r2, r0
 8002114:	460b      	mov	r3, r1
 8002116:	4610      	mov	r0, r2
 8002118:	4619      	mov	r1, r3
 800211a:	f04f 0200 	mov.w	r2, #0
 800211e:	4b82      	ldr	r3, [pc, #520]	; (8002328 <compensate_pressure+0x380>)
 8002120:	f7fe fbb4 	bl	800088c <__aeabi_ddiv>
 8002124:	4602      	mov	r2, r0
 8002126:	460b      	mov	r3, r1
 8002128:	e9c7 2306 	strd	r2, r3, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 800212c:	f04f 0200 	mov.w	r2, #0
 8002130:	4b7a      	ldr	r3, [pc, #488]	; (800231c <compensate_pressure+0x374>)
 8002132:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002136:	f7fe fba9 	bl	800088c <__aeabi_ddiv>
 800213a:	4602      	mov	r2, r0
 800213c:	460b      	mov	r3, r1
 800213e:	4610      	mov	r0, r2
 8002140:	4619      	mov	r1, r3
 8002142:	f04f 0200 	mov.w	r2, #0
 8002146:	4b79      	ldr	r3, [pc, #484]	; (800232c <compensate_pressure+0x384>)
 8002148:	f7fe f8c0 	bl	80002cc <__adddf3>
 800214c:	4602      	mov	r2, r0
 800214e:	460b      	mov	r3, r1
 8002150:	4614      	mov	r4, r2
 8002152:	461d      	mov	r5, r3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8002158:	4618      	mov	r0, r3
 800215a:	f7fe f9f3 	bl	8000544 <__aeabi_ui2d>
 800215e:	4602      	mov	r2, r0
 8002160:	460b      	mov	r3, r1
 8002162:	4620      	mov	r0, r4
 8002164:	4629      	mov	r1, r5
 8002166:	f7fe fa67 	bl	8000638 <__aeabi_dmul>
 800216a:	4602      	mov	r2, r0
 800216c:	460b      	mov	r3, r1
 800216e:	e9c7 2306 	strd	r2, r3, [r7, #24]

    if (var1 < 0 || var1 > 0)
 8002172:	f04f 0200 	mov.w	r2, #0
 8002176:	f04f 0300 	mov.w	r3, #0
 800217a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800217e:	f7fe fccd 	bl	8000b1c <__aeabi_dcmplt>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d10b      	bne.n	80021a0 <compensate_pressure+0x1f8>
 8002188:	f04f 0200 	mov.w	r2, #0
 800218c:	f04f 0300 	mov.w	r3, #0
 8002190:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002194:	f7fe fce0 	bl	8000b58 <__aeabi_dcmpgt>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	f000 80de 	beq.w	800235c <compensate_pressure+0x3b4>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7fe f9cd 	bl	8000544 <__aeabi_ui2d>
 80021aa:	4602      	mov	r2, r0
 80021ac:	460b      	mov	r3, r1
 80021ae:	f04f 0000 	mov.w	r0, #0
 80021b2:	495f      	ldr	r1, [pc, #380]	; (8002330 <compensate_pressure+0x388>)
 80021b4:	f7fe f888 	bl	80002c8 <__aeabi_dsub>
 80021b8:	4602      	mov	r2, r0
 80021ba:	460b      	mov	r3, r1
 80021bc:	e9c7 2308 	strd	r2, r3, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 80021c0:	f04f 0200 	mov.w	r2, #0
 80021c4:	4b5b      	ldr	r3, [pc, #364]	; (8002334 <compensate_pressure+0x38c>)
 80021c6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80021ca:	f7fe fb5f 	bl	800088c <__aeabi_ddiv>
 80021ce:	4602      	mov	r2, r0
 80021d0:	460b      	mov	r3, r1
 80021d2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80021d6:	f7fe f877 	bl	80002c8 <__aeabi_dsub>
 80021da:	4602      	mov	r2, r0
 80021dc:	460b      	mov	r3, r1
 80021de:	4610      	mov	r0, r2
 80021e0:	4619      	mov	r1, r3
 80021e2:	a347      	add	r3, pc, #284	; (adr r3, 8002300 <compensate_pressure+0x358>)
 80021e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021e8:	f7fe fa26 	bl	8000638 <__aeabi_dmul>
 80021ec:	4602      	mov	r2, r0
 80021ee:	460b      	mov	r3, r1
 80021f0:	4610      	mov	r0, r2
 80021f2:	4619      	mov	r1, r3
 80021f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80021f8:	f7fe fb48 	bl	800088c <__aeabi_ddiv>
 80021fc:	4602      	mov	r2, r0
 80021fe:	460b      	mov	r3, r1
 8002200:	e9c7 2308 	strd	r2, r3, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 800220a:	4618      	mov	r0, r3
 800220c:	f7fe f9aa 	bl	8000564 <__aeabi_i2d>
 8002210:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002214:	f7fe fa10 	bl	8000638 <__aeabi_dmul>
 8002218:	4602      	mov	r2, r0
 800221a:	460b      	mov	r3, r1
 800221c:	4610      	mov	r0, r2
 800221e:	4619      	mov	r1, r3
 8002220:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002224:	f7fe fa08 	bl	8000638 <__aeabi_dmul>
 8002228:	4602      	mov	r2, r0
 800222a:	460b      	mov	r3, r1
 800222c:	4610      	mov	r0, r2
 800222e:	4619      	mov	r1, r3
 8002230:	f04f 0200 	mov.w	r2, #0
 8002234:	4b40      	ldr	r3, [pc, #256]	; (8002338 <compensate_pressure+0x390>)
 8002236:	f7fe fb29 	bl	800088c <__aeabi_ddiv>
 800223a:	4602      	mov	r2, r0
 800223c:	460b      	mov	r3, r1
 800223e:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8002248:	4618      	mov	r0, r3
 800224a:	f7fe f98b 	bl	8000564 <__aeabi_i2d>
 800224e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002252:	f7fe f9f1 	bl	8000638 <__aeabi_dmul>
 8002256:	4602      	mov	r2, r0
 8002258:	460b      	mov	r3, r1
 800225a:	4610      	mov	r0, r2
 800225c:	4619      	mov	r1, r3
 800225e:	f04f 0200 	mov.w	r2, #0
 8002262:	4b2e      	ldr	r3, [pc, #184]	; (800231c <compensate_pressure+0x374>)
 8002264:	f7fe fb12 	bl	800088c <__aeabi_ddiv>
 8002268:	4602      	mov	r2, r0
 800226a:	460b      	mov	r3, r1
 800226c:	e9c7 2304 	strd	r2, r3, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 8002270:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002274:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002278:	f7fe f828 	bl	80002cc <__adddf3>
 800227c:	4602      	mov	r2, r0
 800227e:	460b      	mov	r3, r1
 8002280:	4614      	mov	r4, r2
 8002282:	461d      	mov	r5, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 800228a:	4618      	mov	r0, r3
 800228c:	f7fe f96a 	bl	8000564 <__aeabi_i2d>
 8002290:	4602      	mov	r2, r0
 8002292:	460b      	mov	r3, r1
 8002294:	4620      	mov	r0, r4
 8002296:	4629      	mov	r1, r5
 8002298:	f7fe f818 	bl	80002cc <__adddf3>
 800229c:	4602      	mov	r2, r0
 800229e:	460b      	mov	r3, r1
 80022a0:	4610      	mov	r0, r2
 80022a2:	4619      	mov	r1, r3
 80022a4:	f04f 0200 	mov.w	r2, #0
 80022a8:	4b24      	ldr	r3, [pc, #144]	; (800233c <compensate_pressure+0x394>)
 80022aa:	f7fe faef 	bl	800088c <__aeabi_ddiv>
 80022ae:	4602      	mov	r2, r0
 80022b0:	460b      	mov	r3, r1
 80022b2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80022b6:	f7fe f809 	bl	80002cc <__adddf3>
 80022ba:	4602      	mov	r2, r0
 80022bc:	460b      	mov	r3, r1
 80022be:	e9c7 2308 	strd	r2, r3, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 80022c2:	a311      	add	r3, pc, #68	; (adr r3, 8002308 <compensate_pressure+0x360>)
 80022c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022c8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80022cc:	f7fe fc26 	bl	8000b1c <__aeabi_dcmplt>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d007      	beq.n	80022e6 <compensate_pressure+0x33e>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 80022d6:	a30c      	add	r3, pc, #48	; (adr r3, 8002308 <compensate_pressure+0x360>)
 80022d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022dc:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 80022e0:	2303      	movs	r3, #3
 80022e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 80022e6:	a30a      	add	r3, pc, #40	; (adr r3, 8002310 <compensate_pressure+0x368>)
 80022e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022ec:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80022f0:	f7fe fc32 	bl	8000b58 <__aeabi_dcmpgt>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	e022      	b.n	8002340 <compensate_pressure+0x398>
 80022fa:	bf00      	nop
 80022fc:	f3af 8000 	nop.w
 8002300:	00000000 	.word	0x00000000
 8002304:	40b86a00 	.word	0x40b86a00
 8002308:	00000000 	.word	0x00000000
 800230c:	40dd4c00 	.word	0x40dd4c00
 8002310:	00000000 	.word	0x00000000
 8002314:	40fadb00 	.word	0x40fadb00
 8002318:	40ef4000 	.word	0x40ef4000
 800231c:	40e00000 	.word	0x40e00000
 8002320:	40100000 	.word	0x40100000
 8002324:	40f00000 	.word	0x40f00000
 8002328:	41200000 	.word	0x41200000
 800232c:	3ff00000 	.word	0x3ff00000
 8002330:	41300000 	.word	0x41300000
 8002334:	40b00000 	.word	0x40b00000
 8002338:	41e00000 	.word	0x41e00000
 800233c:	40300000 	.word	0x40300000
 8002340:	d007      	beq.n	8002352 <compensate_pressure+0x3aa>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 8002342:	a309      	add	r3, pc, #36	; (adr r3, 8002368 <compensate_pressure+0x3c0>)
 8002344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002348:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 800234c:	2304      	movs	r3, #4
 800234e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        (*comp_pressure) = pressure;
 8002352:	68f9      	ldr	r1, [r7, #12]
 8002354:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002358:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 800235c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8002360:	4618      	mov	r0, r3
 8002362:	3730      	adds	r7, #48	; 0x30
 8002364:	46bd      	mov	sp, r7
 8002366:	bdb0      	pop	{r4, r5, r7, pc}
 8002368:	00000000 	.word	0x00000000
 800236c:	40fadb00 	.word	0x40fadb00

08002370 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8002370:	b480      	push	{r7}
 8002372:	b085      	sub	sp, #20
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 800237a:	2300      	movs	r3, #0
 800237c:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	2b00      	cmp	r3, #0
 8002382:	db03      	blt.n	800238c <st_check_boundaries+0x1c>
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	4a1c      	ldr	r2, [pc, #112]	; (80023f8 <st_check_boundaries+0x88>)
 8002388:	4293      	cmp	r3, r2
 800238a:	dd09      	ble.n	80023a0 <st_check_boundaries+0x30>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2b00      	cmp	r3, #0
 8002390:	db06      	blt.n	80023a0 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4a18      	ldr	r2, [pc, #96]	; (80023f8 <st_check_boundaries+0x88>)
 8002396:	4293      	cmp	r3, r2
 8002398:	dc02      	bgt.n	80023a0 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 800239a:	23fa      	movs	r3, #250	; 0xfa
 800239c:	73fb      	strb	r3, [r7, #15]
 800239e:	e023      	b.n	80023e8 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	db03      	blt.n	80023ae <st_check_boundaries+0x3e>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a13      	ldr	r2, [pc, #76]	; (80023f8 <st_check_boundaries+0x88>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	dd09      	ble.n	80023c2 <st_check_boundaries+0x52>
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	db06      	blt.n	80023c2 <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	4a10      	ldr	r2, [pc, #64]	; (80023f8 <st_check_boundaries+0x88>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	dc02      	bgt.n	80023c2 <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 80023bc:	23fb      	movs	r3, #251	; 0xfb
 80023be:	73fb      	strb	r3, [r7, #15]
 80023c0:	e012      	b.n	80023e8 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	db03      	blt.n	80023d0 <st_check_boundaries+0x60>
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	4a0b      	ldr	r2, [pc, #44]	; (80023f8 <st_check_boundaries+0x88>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	dd09      	ble.n	80023e4 <st_check_boundaries+0x74>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	db03      	blt.n	80023de <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a07      	ldr	r2, [pc, #28]	; (80023f8 <st_check_boundaries+0x88>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	dd02      	ble.n	80023e4 <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 80023de:	23f9      	movs	r3, #249	; 0xf9
 80023e0:	73fb      	strb	r3, [r7, #15]
 80023e2:	e001      	b.n	80023e8 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 80023e4:	2300      	movs	r3, #0
 80023e6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80023e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3714      	adds	r7, #20
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr
 80023f8:	000ffff0 	.word	0x000ffff0

080023fc <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b086      	sub	sp, #24
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	f7ff f836 	bl	8001476 <bmp2_init>
 800240a:	4603      	mov	r3, r0
 800240c:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 800240e:	f107 0308 	add.w	r3, r7, #8
 8002412:	6879      	ldr	r1, [r7, #4]
 8002414:	4618      	mov	r0, r3
 8002416:	f7ff f91b 	bl	8001650 <bmp2_get_config>
 800241a:	4603      	mov	r3, r0
 800241c:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_COEFF_8;
 800241e:	2303      	movs	r3, #3
 8002420:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 8002422:	2300      	movs	r3, #0
 8002424:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_62_5_MS;
 8002426:	2301      	movs	r3, #1
 8002428:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 800242a:	f107 0308 	add.w	r3, r7, #8
 800242e:	6879      	ldr	r1, [r7, #4]
 8002430:	4618      	mov	r0, r3
 8002432:	f7ff f94d 	bl	80016d0 <bmp2_set_config>
 8002436:	4603      	mov	r3, r0
 8002438:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 800243a:	f107 0308 	add.w	r3, r7, #8
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	4619      	mov	r1, r3
 8002442:	2003      	movs	r0, #3
 8002444:	f7ff f97f 	bl	8001746 <bmp2_set_power_mode>
 8002448:	4603      	mov	r3, r0
 800244a:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 800244c:	f107 0108 	add.w	r1, r7, #8
 8002450:	f107 0310 	add.w	r3, r7, #16
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	4618      	mov	r0, r3
 8002458:	f7ff fa0a 	bl	8001870 <bmp2_compute_meas_time>
 800245c:	4603      	mov	r3, r0
 800245e:	75fb      	strb	r3, [r7, #23]

  return rslt;
 8002460:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002464:	4618      	mov	r0, r3
 8002466:	3718      	adds	r7, #24
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}

0800246c <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b086      	sub	sp, #24
 8002470:	af00      	add	r7, sp, #0
 8002472:	60b9      	str	r1, [r7, #8]
 8002474:	607a      	str	r2, [r7, #4]
 8002476:	603b      	str	r3, [r7, #0]
 8002478:	4603      	mov	r3, r0
 800247a:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 800247c:	2300      	movs	r3, #0
 800247e:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8002480:	2300      	movs	r3, #0
 8002482:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	6858      	ldr	r0, [r3, #4]
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	891b      	ldrh	r3, [r3, #8]
 8002490:	2200      	movs	r2, #0
 8002492:	4619      	mov	r1, r3
 8002494:	f001 fd9e 	bl	8003fd4 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI , &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	6818      	ldr	r0, [r3, #0]
 800249c:	f107 010f 	add.w	r1, r7, #15
 80024a0:	2305      	movs	r3, #5
 80024a2:	2201      	movs	r2, #1
 80024a4:	f002 ff99 	bl	80053da <HAL_SPI_Transmit>
 80024a8:	4603      	mov	r3, r0
 80024aa:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Receive( hbmp2->SPI,  reg_data, length,            BMP2_TIMEOUT);
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	6818      	ldr	r0, [r3, #0]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	2305      	movs	r3, #5
 80024b6:	68b9      	ldr	r1, [r7, #8]
 80024b8:	f003 f8fd 	bl	80056b6 <HAL_SPI_Receive>
 80024bc:	4603      	mov	r3, r0
 80024be:	461a      	mov	r2, r3
 80024c0:	7dbb      	ldrb	r3, [r7, #22]
 80024c2:	4413      	add	r3, r2
 80024c4:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	6858      	ldr	r0, [r3, #4]
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	891b      	ldrh	r3, [r3, #8]
 80024ce:	2201      	movs	r2, #1
 80024d0:	4619      	mov	r1, r3
 80024d2:	f001 fd7f 	bl	8003fd4 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 80024d6:	7dbb      	ldrb	r3, [r7, #22]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d001      	beq.n	80024e0 <bmp2_spi_read+0x74>
    iError = -1;
 80024dc:	23ff      	movs	r3, #255	; 0xff
 80024de:	75fb      	strb	r3, [r7, #23]

  return iError;
 80024e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3718      	adds	r7, #24
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}

080024ec <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b086      	sub	sp, #24
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	60b9      	str	r1, [r7, #8]
 80024f4:	607a      	str	r2, [r7, #4]
 80024f6:	603b      	str	r3, [r7, #0]
 80024f8:	4603      	mov	r3, r0
 80024fa:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 80024fc:	2300      	movs	r3, #0
 80024fe:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8002500:	2300      	movs	r3, #0
 8002502:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	6858      	ldr	r0, [r3, #4]
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	891b      	ldrh	r3, [r3, #8]
 8002510:	2200      	movs	r2, #0
 8002512:	4619      	mov	r1, r3
 8002514:	f001 fd5e 	bl	8003fd4 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI, &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	6818      	ldr	r0, [r3, #0]
 800251c:	f107 010f 	add.w	r1, r7, #15
 8002520:	2305      	movs	r3, #5
 8002522:	2201      	movs	r2, #1
 8002524:	f002 ff59 	bl	80053da <HAL_SPI_Transmit>
 8002528:	4603      	mov	r3, r0
 800252a:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Transmit(hbmp2->SPI, (uint8_t*)reg_data, length,   BMP2_TIMEOUT);
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	6818      	ldr	r0, [r3, #0]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	b29a      	uxth	r2, r3
 8002534:	2305      	movs	r3, #5
 8002536:	68b9      	ldr	r1, [r7, #8]
 8002538:	f002 ff4f 	bl	80053da <HAL_SPI_Transmit>
 800253c:	4603      	mov	r3, r0
 800253e:	461a      	mov	r2, r3
 8002540:	7dbb      	ldrb	r3, [r7, #22]
 8002542:	4413      	add	r3, r2
 8002544:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	6858      	ldr	r0, [r3, #4]
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	891b      	ldrh	r3, [r3, #8]
 800254e:	2201      	movs	r2, #1
 8002550:	4619      	mov	r1, r3
 8002552:	f001 fd3f 	bl	8003fd4 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 8002556:	7dbb      	ldrb	r3, [r7, #22]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <bmp2_spi_write+0x74>
    iError = -1;
 800255c:	23ff      	movs	r3, #255	; 0xff
 800255e:	75fb      	strb	r3, [r7, #23]

  return iError;
 8002560:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002564:	4618      	mov	r0, r3
 8002566:	3718      	adds	r7, #24
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}

0800256c <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	4a05      	ldr	r2, [pc, #20]	; (8002590 <bmp2_delay_us+0x24>)
 800257a:	fba2 2303 	umull	r2, r3, r2, r3
 800257e:	099b      	lsrs	r3, r3, #6
 8002580:	4618      	mov	r0, r3
 8002582:	f001 f9b3 	bl	80038ec <HAL_Delay>
}
 8002586:	bf00      	nop
 8002588:	3708      	adds	r7, #8
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	10624dd3 	.word	0x10624dd3

08002594 <BMP2_ReadTemperature_degC>:
 *  @param[in]  dev   : BMP2xx device structure
 *
 *  @return Temperature measurement [degC]
 */
double BMP2_ReadTemperature_degC(struct bmp2_dev *dev)
{
 8002594:	b590      	push	{r4, r7, lr}
 8002596:	b08d      	sub	sp, #52	; 0x34
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  int8_t rslt = BMP2_E_NULL_PTR;
 800259c:	23ff      	movs	r3, #255	; 0xff
 800259e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  struct bmp2_status status;
  struct bmp2_data comp_data;
  double temp = NAN;
 80025a2:	f04f 0200 	mov.w	r2, #0
 80025a6:	4b22      	ldr	r3, [pc, #136]	; (8002630 <BMP2_ReadTemperature_degC+0x9c>)
 80025a8:	e9c7 2308 	strd	r2, r3, [r7, #32]
  int8_t try = BMP2_GET_MAX_RETRY(dev);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	899b      	ldrh	r3, [r3, #12]
 80025b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  do {
    /* Read sensor status */
    rslt = bmp2_get_status(&status, dev);
 80025b6:	f107 031c 	add.w	r3, r7, #28
 80025ba:	6879      	ldr	r1, [r7, #4]
 80025bc:	4618      	mov	r0, r3
 80025be:	f7ff f896 	bl	80016ee <bmp2_get_status>
 80025c2:	4603      	mov	r3, r0
 80025c4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    /* Read compensated data */
    rslt = bmp2_get_sensor_data(&comp_data, dev);
 80025c8:	f107 0308 	add.w	r3, r7, #8
 80025cc:	6879      	ldr	r1, [r7, #4]
 80025ce:	4618      	mov	r0, r3
 80025d0:	f7ff f8ce 	bl	8001770 <bmp2_get_sensor_data>
 80025d4:	4603      	mov	r3, r0
 80025d6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    temp = comp_data.temperature;
 80025da:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80025de:	e9c7 2308 	strd	r2, r3, [r7, #32]
    try--;
 80025e2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80025e6:	b2db      	uxtb	r3, r3
 80025e8:	3b01      	subs	r3, #1
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 80025f0:	7f3b      	ldrb	r3, [r7, #28]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d003      	beq.n	80025fe <BMP2_ReadTemperature_degC+0x6a>
 80025f6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	dcdb      	bgt.n	80025b6 <BMP2_ReadTemperature_degC+0x22>

  /* Save reading result in sensor handler */
  BMP2_GET_TEMP(dev) = temp;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	685c      	ldr	r4, [r3, #4]
 8002602:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002606:	f7fe fb0f 	bl	8000c28 <__aeabi_d2f>
 800260a:	4603      	mov	r3, r0
 800260c:	6123      	str	r3, [r4, #16]
  BMP2_GET_STATUS(dev) = rslt;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8002616:	729a      	strb	r2, [r3, #10]

  return temp;
 8002618:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800261c:	ec43 2b17 	vmov	d7, r2, r3
}
 8002620:	eeb0 0a47 	vmov.f32	s0, s14
 8002624:	eef0 0a67 	vmov.f32	s1, s15
 8002628:	3734      	adds	r7, #52	; 0x34
 800262a:	46bd      	mov	sp, r7
 800262c:	bd90      	pop	{r4, r7, pc}
 800262e:	bf00      	nop
 8002630:	7ff80000 	.word	0x7ff80000

08002634 <PID_Init>:
/* Private function ----------------------------------------------------------*/

/* Public function -----------------------------------------------------------*/

void PID_Init(PID_HandleTypeDef* hpid)
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  hpid->e_prev = 0.0f;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	f04f 0200 	mov.w	r2, #0
 8002642:	615a      	str	r2, [r3, #20]
  hpid->e_int = 0.0f;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f04f 0200 	mov.w	r2, #0
 800264a:	619a      	str	r2, [r3, #24]
  hpid->d_prev = 0.0f;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	f04f 0200 	mov.w	r2, #0
 8002652:	61da      	str	r2, [r3, #28]
}
 8002654:	bf00      	nop
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <PID_GetOutput>:
 
float PID_GetOutput(PID_HandleTypeDef* hpid, float yref, float y)
{
 8002660:	b480      	push	{r7}
 8002662:	b089      	sub	sp, #36	; 0x24
 8002664:	af00      	add	r7, sp, #0
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	ed87 0a02 	vstr	s0, [r7, #8]
 800266c:	edc7 0a01 	vstr	s1, [r7, #4]
  float u;     // control signal (before saturation)
  float u_sat; // control signal (after saturation)
  float e = yref - y; // control error
 8002670:	ed97 7a02 	vldr	s14, [r7, #8]
 8002674:	edd7 7a01 	vldr	s15, [r7, #4]
 8002678:	ee77 7a67 	vsub.f32	s15, s14, s15
 800267c:	edc7 7a06 	vstr	s15, [r7, #24]

  // PID algorithm based on MATLAB doc
  // 1/s = 1 / (z - 1)

  /* Integral */
  hpid->e_int += hpid->Ki * hpid->Ts * e;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	ed93 7a06 	vldr	s14, [r3, #24]
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	edd3 6a01 	vldr	s13, [r3, #4]
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002692:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002696:	edd7 7a06 	vldr	s15, [r7, #24]
 800269a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800269e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	edc3 7a06 	vstr	s15, [r3, #24]

  /* Derivative */
  hpid->d_prev = (hpid->Kd*hpid->N)*(e - hpid->e_prev) + (1.0f - hpid->N*hpid->Ts)*hpid->d_prev;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	ed93 7a02 	vldr	s14, [r3, #8]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	edd3 7a03 	vldr	s15, [r3, #12]
 80026b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	edd3 7a05 	vldr	s15, [r3, #20]
 80026be:	edd7 6a06 	vldr	s13, [r7, #24]
 80026c2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80026c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	edd3 6a03 	vldr	s13, [r3, #12]
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	edd3 7a04 	vldr	s15, [r3, #16]
 80026d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80026de:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	edd3 7a07 	vldr	s15, [r3, #28]
 80026e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	edc3 7a07 	vstr	s15, [r3, #28]
  hpid->e_prev = e;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	615a      	str	r2, [r3, #20]

  /* Output */
  u = (hpid->Kp * e) + hpid->e_int + hpid->d_prev;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	ed93 7a00 	vldr	s14, [r3]
 8002702:	edd7 7a06 	vldr	s15, [r7, #24]
 8002706:	ee27 7a27 	vmul.f32	s14, s14, s15
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	edd3 7a06 	vldr	s15, [r3, #24]
 8002710:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	edd3 7a07 	vldr	s15, [r3, #28]
 800271a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800271e:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Saturation */
  if( u > hpid->LimitUpper )
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	edd3 7a08 	vldr	s15, [r3, #32]
 8002728:	ed97 7a05 	vldr	s14, [r7, #20]
 800272c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002730:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002734:	dd03      	ble.n	800273e <PID_GetOutput+0xde>
	  u_sat = hpid->LimitUpper;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	6a1b      	ldr	r3, [r3, #32]
 800273a:	61fb      	str	r3, [r7, #28]
 800273c:	e00f      	b.n	800275e <PID_GetOutput+0xfe>
  else if( u < hpid->LimitLower )
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002744:	ed97 7a05 	vldr	s14, [r7, #20]
 8002748:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800274c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002750:	d503      	bpl.n	800275a <PID_GetOutput+0xfa>
	  u_sat = hpid->LimitLower;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002756:	61fb      	str	r3, [r7, #28]
 8002758:	e001      	b.n	800275e <PID_GetOutput+0xfe>
  else
	  u_sat = u;
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	61fb      	str	r3, [r7, #28]

  /* Anti wind-up */
  if( u != u_sat)
 800275e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002762:	edd7 7a07 	vldr	s15, [r7, #28]
 8002766:	eeb4 7a67 	vcmp.f32	s14, s15
 800276a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800276e:	d013      	beq.n	8002798 <PID_GetOutput+0x138>
  	hpid->e_int -= hpid->Ki * hpid->Ts * e;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	ed93 7a06 	vldr	s14, [r3, #24]
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	edd3 6a01 	vldr	s13, [r3, #4]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002782:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002786:	edd7 7a06 	vldr	s15, [r7, #24]
 800278a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800278e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	edc3 7a06 	vstr	s15, [r3, #24]

  return u_sat;
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	ee07 3a90 	vmov	s15, r3
}
 800279e:	eeb0 0a67 	vmov.f32	s0, s15
 80027a2:	3724      	adds	r7, #36	; 0x24
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr

080027ac <MX_GPIO_Init>:
     PG13   ------> ETH_TXD0
     PB8   ------> I2C1_SCL
     PB9   ------> I2C1_SDA
*/
void MX_GPIO_Init(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b08c      	sub	sp, #48	; 0x30
 80027b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027b2:	f107 031c 	add.w	r3, r7, #28
 80027b6:	2200      	movs	r2, #0
 80027b8:	601a      	str	r2, [r3, #0]
 80027ba:	605a      	str	r2, [r3, #4]
 80027bc:	609a      	str	r2, [r3, #8]
 80027be:	60da      	str	r2, [r3, #12]
 80027c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80027c2:	4b9d      	ldr	r3, [pc, #628]	; (8002a38 <MX_GPIO_Init+0x28c>)
 80027c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c6:	4a9c      	ldr	r2, [pc, #624]	; (8002a38 <MX_GPIO_Init+0x28c>)
 80027c8:	f043 0310 	orr.w	r3, r3, #16
 80027cc:	6313      	str	r3, [r2, #48]	; 0x30
 80027ce:	4b9a      	ldr	r3, [pc, #616]	; (8002a38 <MX_GPIO_Init+0x28c>)
 80027d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d2:	f003 0310 	and.w	r3, r3, #16
 80027d6:	61bb      	str	r3, [r7, #24]
 80027d8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027da:	4b97      	ldr	r3, [pc, #604]	; (8002a38 <MX_GPIO_Init+0x28c>)
 80027dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027de:	4a96      	ldr	r2, [pc, #600]	; (8002a38 <MX_GPIO_Init+0x28c>)
 80027e0:	f043 0304 	orr.w	r3, r3, #4
 80027e4:	6313      	str	r3, [r2, #48]	; 0x30
 80027e6:	4b94      	ldr	r3, [pc, #592]	; (8002a38 <MX_GPIO_Init+0x28c>)
 80027e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ea:	f003 0304 	and.w	r3, r3, #4
 80027ee:	617b      	str	r3, [r7, #20]
 80027f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80027f2:	4b91      	ldr	r3, [pc, #580]	; (8002a38 <MX_GPIO_Init+0x28c>)
 80027f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f6:	4a90      	ldr	r2, [pc, #576]	; (8002a38 <MX_GPIO_Init+0x28c>)
 80027f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027fc:	6313      	str	r3, [r2, #48]	; 0x30
 80027fe:	4b8e      	ldr	r3, [pc, #568]	; (8002a38 <MX_GPIO_Init+0x28c>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002802:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002806:	613b      	str	r3, [r7, #16]
 8002808:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800280a:	4b8b      	ldr	r3, [pc, #556]	; (8002a38 <MX_GPIO_Init+0x28c>)
 800280c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800280e:	4a8a      	ldr	r2, [pc, #552]	; (8002a38 <MX_GPIO_Init+0x28c>)
 8002810:	f043 0301 	orr.w	r3, r3, #1
 8002814:	6313      	str	r3, [r2, #48]	; 0x30
 8002816:	4b88      	ldr	r3, [pc, #544]	; (8002a38 <MX_GPIO_Init+0x28c>)
 8002818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800281a:	f003 0301 	and.w	r3, r3, #1
 800281e:	60fb      	str	r3, [r7, #12]
 8002820:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002822:	4b85      	ldr	r3, [pc, #532]	; (8002a38 <MX_GPIO_Init+0x28c>)
 8002824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002826:	4a84      	ldr	r2, [pc, #528]	; (8002a38 <MX_GPIO_Init+0x28c>)
 8002828:	f043 0302 	orr.w	r3, r3, #2
 800282c:	6313      	str	r3, [r2, #48]	; 0x30
 800282e:	4b82      	ldr	r3, [pc, #520]	; (8002a38 <MX_GPIO_Init+0x28c>)
 8002830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002832:	f003 0302 	and.w	r3, r3, #2
 8002836:	60bb      	str	r3, [r7, #8]
 8002838:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800283a:	4b7f      	ldr	r3, [pc, #508]	; (8002a38 <MX_GPIO_Init+0x28c>)
 800283c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283e:	4a7e      	ldr	r2, [pc, #504]	; (8002a38 <MX_GPIO_Init+0x28c>)
 8002840:	f043 0308 	orr.w	r3, r3, #8
 8002844:	6313      	str	r3, [r2, #48]	; 0x30
 8002846:	4b7c      	ldr	r3, [pc, #496]	; (8002a38 <MX_GPIO_Init+0x28c>)
 8002848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284a:	f003 0308 	and.w	r3, r3, #8
 800284e:	607b      	str	r3, [r7, #4]
 8002850:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002852:	4b79      	ldr	r3, [pc, #484]	; (8002a38 <MX_GPIO_Init+0x28c>)
 8002854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002856:	4a78      	ldr	r2, [pc, #480]	; (8002a38 <MX_GPIO_Init+0x28c>)
 8002858:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800285c:	6313      	str	r3, [r2, #48]	; 0x30
 800285e:	4b76      	ldr	r3, [pc, #472]	; (8002a38 <MX_GPIO_Init+0x28c>)
 8002860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002862:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002866:	603b      	str	r3, [r7, #0]
 8002868:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BMP2_CS1_GPIO_Port, BMP2_CS1_Pin, GPIO_PIN_RESET);
 800286a:	2200      	movs	r2, #0
 800286c:	2110      	movs	r1, #16
 800286e:	4873      	ldr	r0, [pc, #460]	; (8002a3c <MX_GPIO_Init+0x290>)
 8002870:	f001 fbb0 	bl	8003fd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002874:	2200      	movs	r2, #0
 8002876:	f244 0181 	movw	r1, #16513	; 0x4081
 800287a:	4871      	ldr	r0, [pc, #452]	; (8002a40 <MX_GPIO_Init+0x294>)
 800287c:	f001 fbaa 	bl	8003fd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LCD_RS_Pin|LCD_E_Pin|LCD_DB4_Pin|LCD_DB5_Pin
 8002880:	2200      	movs	r2, #0
 8002882:	21fc      	movs	r1, #252	; 0xfc
 8002884:	486f      	ldr	r0, [pc, #444]	; (8002a44 <MX_GPIO_Init+0x298>)
 8002886:	f001 fba5 	bl	8003fd4 <HAL_GPIO_WritePin>
                          |LCD_DB6_Pin|LCD_DB7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BMP2_CS1_Pin;
 800288a:	2310      	movs	r3, #16
 800288c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800288e:	2301      	movs	r3, #1
 8002890:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002892:	2300      	movs	r3, #0
 8002894:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002896:	2300      	movs	r3, #0
 8002898:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BMP2_CS1_GPIO_Port, &GPIO_InitStruct);
 800289a:	f107 031c 	add.w	r3, r7, #28
 800289e:	4619      	mov	r1, r3
 80028a0:	4866      	ldr	r0, [pc, #408]	; (8002a3c <MX_GPIO_Init+0x290>)
 80028a2:	f001 f9eb 	bl	8003c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80028a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80028ac:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80028b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b2:	2300      	movs	r3, #0
 80028b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80028b6:	f107 031c 	add.w	r3, r7, #28
 80028ba:	4619      	mov	r1, r3
 80028bc:	4862      	ldr	r0, [pc, #392]	; (8002a48 <MX_GPIO_Init+0x29c>)
 80028be:	f001 f9dd 	bl	8003c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80028c2:	2332      	movs	r3, #50	; 0x32
 80028c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c6:	2302      	movs	r3, #2
 80028c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ca:	2300      	movs	r3, #0
 80028cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ce:	2303      	movs	r3, #3
 80028d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80028d2:	230b      	movs	r3, #11
 80028d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028d6:	f107 031c 	add.w	r3, r7, #28
 80028da:	4619      	mov	r1, r3
 80028dc:	485a      	ldr	r0, [pc, #360]	; (8002a48 <MX_GPIO_Init+0x29c>)
 80028de:	f001 f9cd 	bl	8003c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80028e2:	2386      	movs	r3, #134	; 0x86
 80028e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e6:	2302      	movs	r3, #2
 80028e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ea:	2300      	movs	r3, #0
 80028ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ee:	2303      	movs	r3, #3
 80028f0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80028f2:	230b      	movs	r3, #11
 80028f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028f6:	f107 031c 	add.w	r3, r7, #28
 80028fa:	4619      	mov	r1, r3
 80028fc:	4853      	ldr	r0, [pc, #332]	; (8002a4c <MX_GPIO_Init+0x2a0>)
 80028fe:	f001 f9bd 	bl	8003c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD4_Pin;
 8002902:	2308      	movs	r3, #8
 8002904:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002906:	2302      	movs	r3, #2
 8002908:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290a:	2300      	movs	r3, #0
 800290c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800290e:	2300      	movs	r3, #0
 8002910:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002912:	2302      	movs	r3, #2
 8002914:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 8002916:	f107 031c 	add.w	r3, r7, #28
 800291a:	4619      	mov	r1, r3
 800291c:	484b      	ldr	r0, [pc, #300]	; (8002a4c <MX_GPIO_Init+0x2a0>)
 800291e:	f001 f9ad 	bl	8003c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8002922:	f244 0381 	movw	r3, #16513	; 0x4081
 8002926:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002928:	2301      	movs	r3, #1
 800292a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800292c:	2300      	movs	r3, #0
 800292e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002930:	2300      	movs	r3, #0
 8002932:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002934:	f107 031c 	add.w	r3, r7, #28
 8002938:	4619      	mov	r1, r3
 800293a:	4841      	ldr	r0, [pc, #260]	; (8002a40 <MX_GPIO_Init+0x294>)
 800293c:	f001 f99e 	bl	8003c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002940:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002944:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002946:	2302      	movs	r3, #2
 8002948:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294a:	2300      	movs	r3, #0
 800294c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800294e:	2303      	movs	r3, #3
 8002950:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002952:	230b      	movs	r3, #11
 8002954:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002956:	f107 031c 	add.w	r3, r7, #28
 800295a:	4619      	mov	r1, r3
 800295c:	4838      	ldr	r0, [pc, #224]	; (8002a40 <MX_GPIO_Init+0x294>)
 800295e:	f001 f98d 	bl	8003c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HEATER_Pin;
 8002962:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002966:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002968:	2302      	movs	r3, #2
 800296a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800296c:	2300      	movs	r3, #0
 800296e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002970:	2300      	movs	r3, #0
 8002972:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002974:	2302      	movs	r3, #2
 8002976:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(HEATER_GPIO_Port, &GPIO_InitStruct);
 8002978:	f107 031c 	add.w	r3, r7, #28
 800297c:	4619      	mov	r1, r3
 800297e:	4831      	ldr	r0, [pc, #196]	; (8002a44 <MX_GPIO_Init+0x298>)
 8002980:	f001 f97c 	bl	8003c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002984:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002988:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800298a:	2302      	movs	r3, #2
 800298c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298e:	2300      	movs	r3, #0
 8002990:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002992:	2303      	movs	r3, #3
 8002994:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002996:	230a      	movs	r3, #10
 8002998:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800299a:	f107 031c 	add.w	r3, r7, #28
 800299e:	4619      	mov	r1, r3
 80029a0:	482a      	ldr	r0, [pc, #168]	; (8002a4c <MX_GPIO_Init+0x2a0>)
 80029a2:	f001 f96b 	bl	8003c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80029a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029ac:	2300      	movs	r3, #0
 80029ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b0:	2300      	movs	r3, #0
 80029b2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80029b4:	f107 031c 	add.w	r3, r7, #28
 80029b8:	4619      	mov	r1, r3
 80029ba:	4824      	ldr	r0, [pc, #144]	; (8002a4c <MX_GPIO_Init+0x2a0>)
 80029bc:	f001 f95e 	bl	8003c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_E_Pin|LCD_DB4_Pin|LCD_DB5_Pin
 80029c0:	23fc      	movs	r3, #252	; 0xfc
 80029c2:	61fb      	str	r3, [r7, #28]
                          |LCD_DB6_Pin|LCD_DB7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029c4:	2301      	movs	r3, #1
 80029c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c8:	2300      	movs	r3, #0
 80029ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029cc:	2300      	movs	r3, #0
 80029ce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029d0:	f107 031c 	add.w	r3, r7, #28
 80029d4:	4619      	mov	r1, r3
 80029d6:	481b      	ldr	r0, [pc, #108]	; (8002a44 <MX_GPIO_Init+0x298>)
 80029d8:	f001 f950 	bl	8003c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80029dc:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80029e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029e2:	2302      	movs	r3, #2
 80029e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e6:	2300      	movs	r3, #0
 80029e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029ea:	2303      	movs	r3, #3
 80029ec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80029ee:	230b      	movs	r3, #11
 80029f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80029f2:	f107 031c 	add.w	r3, r7, #28
 80029f6:	4619      	mov	r1, r3
 80029f8:	4815      	ldr	r0, [pc, #84]	; (8002a50 <MX_GPIO_Init+0x2a4>)
 80029fa:	f001 f93f 	bl	8003c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = BH1750_SCL_Pin|BH1750_SDA_Pin;
 80029fe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002a02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a04:	2312      	movs	r3, #18
 8002a06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002a10:	2304      	movs	r3, #4
 8002a12:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a14:	f107 031c 	add.w	r3, r7, #28
 8002a18:	4619      	mov	r1, r3
 8002a1a:	4809      	ldr	r0, [pc, #36]	; (8002a40 <MX_GPIO_Init+0x294>)
 8002a1c:	f001 f92e 	bl	8003c7c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002a20:	2200      	movs	r2, #0
 8002a22:	2100      	movs	r1, #0
 8002a24:	2028      	movs	r0, #40	; 0x28
 8002a26:	f001 f860 	bl	8003aea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002a2a:	2028      	movs	r0, #40	; 0x28
 8002a2c:	f001 f879 	bl	8003b22 <HAL_NVIC_EnableIRQ>

}
 8002a30:	bf00      	nop
 8002a32:	3730      	adds	r7, #48	; 0x30
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	40023800 	.word	0x40023800
 8002a3c:	40021000 	.word	0x40021000
 8002a40:	40020400 	.word	0x40020400
 8002a44:	40020c00 	.word	0x40020c00
 8002a48:	40020800 	.word	0x40020800
 8002a4c:	40020000 	.word	0x40020000
 8002a50:	40021800 	.word	0x40021800

08002a54 <set_pwm_power>:
/**
 * @brief This function sets desired width modulation.
 * @param[in] htim, pointer to a timer instance, .
 * @param[in] pwm_power Desired width [%] in PWM Signal.
 */
void set_pwm_power (TIM_HandleTypeDef *htim, float pwm_power){
 8002a54:	b480      	push	{r7}
 8002a56:	b085      	sub	sp, #20
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	ed87 0a00 	vstr	s0, [r7]
	if (pwm_power == 0){
 8002a60:	edd7 7a00 	vldr	s15, [r7]
 8002a64:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a6c:	d103      	bne.n	8002a76 <set_pwm_power+0x22>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 0);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2200      	movs	r2, #0
 8002a74:	635a      	str	r2, [r3, #52]	; 0x34
	}
	uint32_t Counter_period = htim->Init.Period;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	60fb      	str	r3, [r7, #12]
	uint32_t pwm_val = (Counter_period*pwm_power)/100.0f;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	ee07 3a90 	vmov	s15, r3
 8002a82:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002a86:	edd7 7a00 	vldr	s15, [r7]
 8002a8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a8e:	eddf 6a09 	vldr	s13, [pc, #36]	; 8002ab4 <set_pwm_power+0x60>
 8002a92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a9a:	ee17 3a90 	vmov	r3, s15
 8002a9e:	60bb      	str	r3, [r7, #8]
    __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, (uint32_t)pwm_val);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	68ba      	ldr	r2, [r7, #8]
 8002aa6:	635a      	str	r2, [r3, #52]	; 0x34
	}
 8002aa8:	bf00      	nop
 8002aaa:	3714      	adds	r7, #20
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr
 8002ab4:	42c80000 	.word	0x42c80000

08002ab8 <encoder_destined_set>:
 * @brief This function adjusts destined temperature via encoder.
 * @param[in] Destined temperature.
 * @return [-].
 */

float encoder_destined_set(float Destined_temperature) {
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b084      	sub	sp, #16
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	ed87 0a01 	vstr	s0, [r7, #4]
    uint32_t encoder_val = htim3.Instance->CNT;
 8002ac2:	4b3b      	ldr	r3, [pc, #236]	; (8002bb0 <encoder_destined_set+0xf8>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ac8:	60fb      	str	r3, [r7, #12]
    int32_t diff = encoder_val - prev_encoder_val;
 8002aca:	4b3a      	ldr	r3, [pc, #232]	; (8002bb4 <encoder_destined_set+0xfc>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	68fa      	ldr	r2, [r7, #12]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	60bb      	str	r3, [r7, #8]



    // Handle wrap-around cases
    if ((encoder_val == 0 && prev_encoder_val == 80) || diff > 0) {
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d103      	bne.n	8002ae2 <encoder_destined_set+0x2a>
 8002ada:	4b36      	ldr	r3, [pc, #216]	; (8002bb4 <encoder_destined_set+0xfc>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	2b50      	cmp	r3, #80	; 0x50
 8002ae0:	d002      	beq.n	8002ae8 <encoder_destined_set+0x30>
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	dd08      	ble.n	8002afa <encoder_destined_set+0x42>
        Destined_temperature += 0.5f;
 8002ae8:	edd7 7a01 	vldr	s15, [r7, #4]
 8002aec:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002af0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002af4:	edc7 7a01 	vstr	s15, [r7, #4]
 8002af8:	e011      	b.n	8002b1e <encoder_destined_set+0x66>
    } else if ((encoder_val == 80 && prev_encoder_val == 0) || diff < 0) {
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	2b50      	cmp	r3, #80	; 0x50
 8002afe:	d103      	bne.n	8002b08 <encoder_destined_set+0x50>
 8002b00:	4b2c      	ldr	r3, [pc, #176]	; (8002bb4 <encoder_destined_set+0xfc>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d002      	beq.n	8002b0e <encoder_destined_set+0x56>
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	da07      	bge.n	8002b1e <encoder_destined_set+0x66>
        Destined_temperature -= 0.5f;
 8002b0e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b12:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002b16:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b1a:	edc7 7a01 	vstr	s15, [r7, #4]
    }

    if (Destined_temperature <= 25.0f){
 8002b1e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b22:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8002b26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b2e:	d802      	bhi.n	8002b36 <encoder_destined_set+0x7e>
    	Destined_temperature = 25.0f;
 8002b30:	4b21      	ldr	r3, [pc, #132]	; (8002bb8 <encoder_destined_set+0x100>)
 8002b32:	607b      	str	r3, [r7, #4]
 8002b34:	e00a      	b.n	8002b4c <encoder_destined_set+0x94>
    }
    else if (Destined_temperature >= 60.0f){
 8002b36:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b3a:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002bbc <encoder_destined_set+0x104>
 8002b3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b46:	db01      	blt.n	8002b4c <encoder_destined_set+0x94>
    	Destined_temperature = 60.0f;
 8002b48:	4b1d      	ldr	r3, [pc, #116]	; (8002bc0 <encoder_destined_set+0x108>)
 8002b4a:	607b      	str	r3, [r7, #4]
    }


    // Update previous encoder value for the next call
    prev_encoder_val = encoder_val;
 8002b4c:	4a19      	ldr	r2, [pc, #100]	; (8002bb4 <encoder_destined_set+0xfc>)
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	6013      	str	r3, [r2, #0]

    temp_receivedValue_int = (int)Destined_temperature;
 8002b52:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b56:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b5a:	ee17 2a90 	vmov	r2, s15
 8002b5e:	4b19      	ldr	r3, [pc, #100]	; (8002bc4 <encoder_destined_set+0x10c>)
 8002b60:	601a      	str	r2, [r3, #0]
    temp_receivedValue_fractional = (int)((Destined_temperature - temp_receivedValue_int) * 1000);
 8002b62:	4b18      	ldr	r3, [pc, #96]	; (8002bc4 <encoder_destined_set+0x10c>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	ee07 3a90 	vmov	s15, r3
 8002b6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b6e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002b72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b76:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8002bc8 <encoder_destined_set+0x110>
 8002b7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b82:	ee17 2a90 	vmov	r2, s15
 8002b86:	4b11      	ldr	r3, [pc, #68]	; (8002bcc <encoder_destined_set+0x114>)
 8002b88:	601a      	str	r2, [r3, #0]

    LCD_goto_line(1);
 8002b8a:	2001      	movs	r0, #1
 8002b8c:	f7fe fc22 	bl	80013d4 <LCD_goto_line>
    LCD_printf("Set:%d.%03d[C]       ",  temp_receivedValue_int, temp_receivedValue_fractional);
 8002b90:	4b0c      	ldr	r3, [pc, #48]	; (8002bc4 <encoder_destined_set+0x10c>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a0d      	ldr	r2, [pc, #52]	; (8002bcc <encoder_destined_set+0x114>)
 8002b96:	6812      	ldr	r2, [r2, #0]
 8002b98:	4619      	mov	r1, r3
 8002b9a:	480d      	ldr	r0, [pc, #52]	; (8002bd0 <encoder_destined_set+0x118>)
 8002b9c:	f7fe fc28 	bl	80013f0 <LCD_printf>


    return Destined_temperature;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	ee07 3a90 	vmov	s15, r3
}
 8002ba6:	eeb0 0a67 	vmov.f32	s0, s15
 8002baa:	3710      	adds	r7, #16
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	20000484 	.word	0x20000484
 8002bb4:	200003cc 	.word	0x200003cc
 8002bb8:	41c80000 	.word	0x41c80000
 8002bbc:	42700000 	.word	0x42700000
 8002bc0:	42700000 	.word	0x42700000
 8002bc4:	20000274 	.word	0x20000274
 8002bc8:	447a0000 	.word	0x447a0000
 8002bcc:	20000278 	.word	0x20000278
 8002bd0:	0800d058 	.word	0x0800d058

08002bd4 <HAL_TIM_PeriodElapsedCallback>:


// Inside the HAL_TIM_PeriodElapsedCallback function
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
	if(htim == &htim2){
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	4a5c      	ldr	r2, [pc, #368]	; (8002d50 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	f040 80b1 	bne.w	8002d48 <HAL_TIM_PeriodElapsedCallback+0x174>
    // Read the temperature with a frequency of 4 Hz. 
		temp_read = BMP2_ReadTemperature_degC(&bmp2dev_1);
 8002be6:	485b      	ldr	r0, [pc, #364]	; (8002d54 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8002be8:	f7ff fcd4 	bl	8002594 <BMP2_ReadTemperature_degC>
 8002bec:	ec53 2b10 	vmov	r2, r3, d0
 8002bf0:	4610      	mov	r0, r2
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	f7fe f818 	bl	8000c28 <__aeabi_d2f>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	4a57      	ldr	r2, [pc, #348]	; (8002d58 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8002bfc:	6013      	str	r3, [r2, #0]
		receivedValue = encoder_destined_set(receivedValue);
 8002bfe:	4b57      	ldr	r3, [pc, #348]	; (8002d5c <HAL_TIM_PeriodElapsedCallback+0x188>)
 8002c00:	edd3 7a00 	vldr	s15, [r3]
 8002c04:	eeb0 0a67 	vmov.f32	s0, s15
 8002c08:	f7ff ff56 	bl	8002ab8 <encoder_destined_set>
 8002c0c:	eef0 7a40 	vmov.f32	s15, s0
 8002c10:	4b52      	ldr	r3, [pc, #328]	; (8002d5c <HAL_TIM_PeriodElapsedCallback+0x188>)
 8002c12:	edc3 7a00 	vstr	s15, [r3]
		temp_read_int = (int)temp_read;
 8002c16:	4b50      	ldr	r3, [pc, #320]	; (8002d58 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8002c18:	edd3 7a00 	vldr	s15, [r3]
 8002c1c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c20:	ee17 2a90 	vmov	r2, s15
 8002c24:	4b4e      	ldr	r3, [pc, #312]	; (8002d60 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8002c26:	601a      	str	r2, [r3, #0]
		temp_fractional = (int)((temp_read - temp_read_int) * 1000);
 8002c28:	4b4b      	ldr	r3, [pc, #300]	; (8002d58 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8002c2a:	ed93 7a00 	vldr	s14, [r3]
 8002c2e:	4b4c      	ldr	r3, [pc, #304]	; (8002d60 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	ee07 3a90 	vmov	s15, r3
 8002c36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c3e:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8002d64 <HAL_TIM_PeriodElapsedCallback+0x190>
 8002c42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c4a:	ee17 2a90 	vmov	r2, s15
 8002c4e:	4b46      	ldr	r3, [pc, #280]	; (8002d68 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002c50:	601a      	str	r2, [r3, #0]
		// Write data to LCD
		LCD_goto_line(0);
 8002c52:	2000      	movs	r0, #0
 8002c54:	f7fe fbbe 	bl	80013d4 <LCD_goto_line>
		LCD_printf("Actual=%d.%03d[C]", temp_read_int, temp_fractional);
 8002c58:	4b41      	ldr	r3, [pc, #260]	; (8002d60 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a42      	ldr	r2, [pc, #264]	; (8002d68 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002c5e:	6812      	ldr	r2, [r2, #0]
 8002c60:	4619      	mov	r1, r3
 8002c62:	4842      	ldr	r0, [pc, #264]	; (8002d6c <HAL_TIM_PeriodElapsedCallback+0x198>)
 8002c64:	f7fe fbc4 	bl	80013f0 <LCD_printf>
		// Jakiś smiszny debugging dla odczytywania wartości zadaniej
		// opisać komentarze #TODO @Bartek
		if (dataReceivedFlag == 1){
 8002c68:	4b41      	ldr	r3, [pc, #260]	; (8002d70 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d13c      	bne.n	8002cec <HAL_TIM_PeriodElapsedCallback+0x118>
			dataReceivedFlag = 0;  // Resetuj flagę
 8002c72:	4b3f      	ldr	r3, [pc, #252]	; (8002d70 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	701a      	strb	r2, [r3, #0]

			// Konwersja stringa na float
			receivedValue = atof(rxBuffer);
 8002c78:	483e      	ldr	r0, [pc, #248]	; (8002d74 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8002c7a:	f006 f82f 	bl	8008cdc <atof>
 8002c7e:	ec53 2b10 	vmov	r2, r3, d0
 8002c82:	4610      	mov	r0, r2
 8002c84:	4619      	mov	r1, r3
 8002c86:	f7fd ffcf 	bl	8000c28 <__aeabi_d2f>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	4a33      	ldr	r2, [pc, #204]	; (8002d5c <HAL_TIM_PeriodElapsedCallback+0x188>)
 8002c8e:	6013      	str	r3, [r2, #0]
			temp_receivedValue_int = (int)receivedValue;
 8002c90:	4b32      	ldr	r3, [pc, #200]	; (8002d5c <HAL_TIM_PeriodElapsedCallback+0x188>)
 8002c92:	edd3 7a00 	vldr	s15, [r3]
 8002c96:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c9a:	ee17 2a90 	vmov	r2, s15
 8002c9e:	4b36      	ldr	r3, [pc, #216]	; (8002d78 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8002ca0:	601a      	str	r2, [r3, #0]
			temp_receivedValue_fractional = (int)((receivedValue - temp_receivedValue_int) * 1000);
 8002ca2:	4b2e      	ldr	r3, [pc, #184]	; (8002d5c <HAL_TIM_PeriodElapsedCallback+0x188>)
 8002ca4:	ed93 7a00 	vldr	s14, [r3]
 8002ca8:	4b33      	ldr	r3, [pc, #204]	; (8002d78 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	ee07 3a90 	vmov	s15, r3
 8002cb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cb8:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8002d64 <HAL_TIM_PeriodElapsedCallback+0x190>
 8002cbc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cc0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002cc4:	ee17 2a90 	vmov	r2, s15
 8002cc8:	4b2c      	ldr	r3, [pc, #176]	; (8002d7c <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002cca:	601a      	str	r2, [r3, #0]

			// Wyświetl odebraną wiadomość
			LCD_goto_line(1);
 8002ccc:	2001      	movs	r0, #1
 8002cce:	f7fe fb81 	bl	80013d4 <LCD_goto_line>
			LCD_printf("Set:%d.%03d[C]       ",  temp_receivedValue_int, temp_receivedValue_fractional);
 8002cd2:	4b29      	ldr	r3, [pc, #164]	; (8002d78 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a29      	ldr	r2, [pc, #164]	; (8002d7c <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002cd8:	6812      	ldr	r2, [r2, #0]
 8002cda:	4619      	mov	r1, r3
 8002cdc:	4828      	ldr	r0, [pc, #160]	; (8002d80 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8002cde:	f7fe fb87 	bl	80013f0 <LCD_printf>

			// Resetuj rxBuffer
			memset(rxBuffer, 0, RX_BUFFER_SIZE);
 8002ce2:	2280      	movs	r2, #128	; 0x80
 8002ce4:	2100      	movs	r1, #0
 8002ce6:	4823      	ldr	r0, [pc, #140]	; (8002d74 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8002ce8:	f007 fbda 	bl	800a4a0 <memset>

		}
		pwm_duty = PID_GetOutput(&hpid1, receivedValue, temp_read);
 8002cec:	4b1b      	ldr	r3, [pc, #108]	; (8002d5c <HAL_TIM_PeriodElapsedCallback+0x188>)
 8002cee:	edd3 7a00 	vldr	s15, [r3]
 8002cf2:	4b19      	ldr	r3, [pc, #100]	; (8002d58 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8002cf4:	ed93 7a00 	vldr	s14, [r3]
 8002cf8:	eef0 0a47 	vmov.f32	s1, s14
 8002cfc:	eeb0 0a67 	vmov.f32	s0, s15
 8002d00:	4820      	ldr	r0, [pc, #128]	; (8002d84 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002d02:	f7ff fcad 	bl	8002660 <PID_GetOutput>
 8002d06:	eef0 7a40 	vmov.f32	s15, s0
 8002d0a:	4b1f      	ldr	r3, [pc, #124]	; (8002d88 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8002d0c:	edc3 7a00 	vstr	s15, [r3]
	    set_pwm_power(&htim2, pwm_duty);
 8002d10:	4b1d      	ldr	r3, [pc, #116]	; (8002d88 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8002d12:	edd3 7a00 	vldr	s15, [r3]
 8002d16:	eeb0 0a67 	vmov.f32	s0, s15
 8002d1a:	480d      	ldr	r0, [pc, #52]	; (8002d50 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8002d1c:	f7ff fe9a 	bl	8002a54 <set_pwm_power>
	    int msg_len = sprintf(json_msg, "{\"temperature\": %.2f}\r\n", temp_read);
 8002d20:	4b0d      	ldr	r3, [pc, #52]	; (8002d58 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7fd fc2f 	bl	8000588 <__aeabi_f2d>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	4917      	ldr	r1, [pc, #92]	; (8002d8c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8002d30:	4817      	ldr	r0, [pc, #92]	; (8002d90 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8002d32:	f007 fb19 	bl	800a368 <siprintf>
 8002d36:	60f8      	str	r0, [r7, #12]
			HAL_UART_Transmit(&huart3, (uint8_t*)json_msg, msg_len, 1000);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	b29a      	uxth	r2, r3
 8002d3c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d40:	4913      	ldr	r1, [pc, #76]	; (8002d90 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8002d42:	4814      	ldr	r0, [pc, #80]	; (8002d94 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8002d44:	f004 fd3c 	bl	80077c0 <HAL_UART_Transmit>

	}
}
 8002d48:	bf00      	nop
 8002d4a:	3710      	adds	r7, #16
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	20000438 	.word	0x20000438
 8002d54:	20000018 	.word	0x20000018
 8002d58:	2000027c 	.word	0x2000027c
 8002d5c:	20000280 	.word	0x20000280
 8002d60:	2000026c 	.word	0x2000026c
 8002d64:	447a0000 	.word	0x447a0000
 8002d68:	20000270 	.word	0x20000270
 8002d6c:	0800d070 	.word	0x0800d070
 8002d70:	200003ca 	.word	0x200003ca
 8002d74:	200002c8 	.word	0x200002c8
 8002d78:	20000274 	.word	0x20000274
 8002d7c:	20000278 	.word	0x20000278
 8002d80:	0800d058 	.word	0x0800d058
 8002d84:	20000054 	.word	0x20000054
 8002d88:	200002c4 	.word	0x200002c4
 8002d8c:	0800d084 	.word	0x0800d084
 8002d90:	20000284 	.word	0x20000284
 8002d94:	200004d0 	.word	0x200004d0

08002d98 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3)  // Sprawdź, czy przerwanie pochodzi z USART3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a1a      	ldr	r2, [pc, #104]	; (8002e10 <HAL_UART_RxCpltCallback+0x78>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d12d      	bne.n	8002e06 <HAL_UART_RxCpltCallback+0x6e>
    {
        if (rxBuffer[rxIndex] == '\n')  // Sprawdź, czy odebrano znak końca linii
 8002daa:	4b1a      	ldr	r3, [pc, #104]	; (8002e14 <HAL_UART_RxCpltCallback+0x7c>)
 8002dac:	881b      	ldrh	r3, [r3, #0]
 8002dae:	b29b      	uxth	r3, r3
 8002db0:	461a      	mov	r2, r3
 8002db2:	4b19      	ldr	r3, [pc, #100]	; (8002e18 <HAL_UART_RxCpltCallback+0x80>)
 8002db4:	5c9b      	ldrb	r3, [r3, r2]
 8002db6:	2b0a      	cmp	r3, #10
 8002db8:	d10d      	bne.n	8002dd6 <HAL_UART_RxCpltCallback+0x3e>
        {
            dataReceivedFlag = 1;  // Ustaw flagę o odebraniu pełnej wiadomości
 8002dba:	4b18      	ldr	r3, [pc, #96]	; (8002e1c <HAL_UART_RxCpltCallback+0x84>)
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	701a      	strb	r2, [r3, #0]
            rxBuffer[rxIndex] = '\0';  // Zamień znak końca linii na znak końca łańcucha
 8002dc0:	4b14      	ldr	r3, [pc, #80]	; (8002e14 <HAL_UART_RxCpltCallback+0x7c>)
 8002dc2:	881b      	ldrh	r3, [r3, #0]
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	4b13      	ldr	r3, [pc, #76]	; (8002e18 <HAL_UART_RxCpltCallback+0x80>)
 8002dca:	2100      	movs	r1, #0
 8002dcc:	5499      	strb	r1, [r3, r2]
            rxIndex = 0;  // Resetuj indeks bufora
 8002dce:	4b11      	ldr	r3, [pc, #68]	; (8002e14 <HAL_UART_RxCpltCallback+0x7c>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	801a      	strh	r2, [r3, #0]
 8002dd4:	e00c      	b.n	8002df0 <HAL_UART_RxCpltCallback+0x58>
        }
        else
        {
            if (++rxIndex >= RX_BUFFER_SIZE)  // Inkrementuj indeks i sprawdź przepełnienie
 8002dd6:	4b0f      	ldr	r3, [pc, #60]	; (8002e14 <HAL_UART_RxCpltCallback+0x7c>)
 8002dd8:	881b      	ldrh	r3, [r3, #0]
 8002dda:	b29b      	uxth	r3, r3
 8002ddc:	3301      	adds	r3, #1
 8002dde:	b29b      	uxth	r3, r3
 8002de0:	4a0c      	ldr	r2, [pc, #48]	; (8002e14 <HAL_UART_RxCpltCallback+0x7c>)
 8002de2:	4619      	mov	r1, r3
 8002de4:	8011      	strh	r1, [r2, #0]
 8002de6:	2b7f      	cmp	r3, #127	; 0x7f
 8002de8:	d902      	bls.n	8002df0 <HAL_UART_RxCpltCallback+0x58>
            {
                rxIndex = 0;  // Resetuj indeks bufora
 8002dea:	4b0a      	ldr	r3, [pc, #40]	; (8002e14 <HAL_UART_RxCpltCallback+0x7c>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	801a      	strh	r2, [r3, #0]
            }
        }
        HAL_UART_Receive_IT(&huart3, (uint8_t*)&rxBuffer[rxIndex], 1);  // Ponownie włącz przerwanie
 8002df0:	4b08      	ldr	r3, [pc, #32]	; (8002e14 <HAL_UART_RxCpltCallback+0x7c>)
 8002df2:	881b      	ldrh	r3, [r3, #0]
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	461a      	mov	r2, r3
 8002df8:	4b07      	ldr	r3, [pc, #28]	; (8002e18 <HAL_UART_RxCpltCallback+0x80>)
 8002dfa:	4413      	add	r3, r2
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	4619      	mov	r1, r3
 8002e00:	4807      	ldr	r0, [pc, #28]	; (8002e20 <HAL_UART_RxCpltCallback+0x88>)
 8002e02:	f004 fd60 	bl	80078c6 <HAL_UART_Receive_IT>
    }
}
 8002e06:	bf00      	nop
 8002e08:	3708      	adds	r7, #8
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	40004800 	.word	0x40004800
 8002e14:	200003c8 	.word	0x200003c8
 8002e18:	200002c8 	.word	0x200002c8
 8002e1c:	200003ca 	.word	0x200003ca
 8002e20:	200004d0 	.word	0x200004d0

08002e24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002e28:	f000 fd03 	bl	8003832 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002e2c:	f000 f848 	bl	8002ec0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002e30:	f7ff fcbc 	bl	80027ac <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8002e34:	f000 fc3c 	bl	80036b0 <MX_USART3_UART_Init>
  MX_SPI4_Init();
 8002e38:	f000 f8b6 	bl	8002fa8 <MX_SPI4_Init>
  MX_TIM2_Init();
 8002e3c:	f000 fa82 	bl	8003344 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002e40:	f000 faf8 	bl	8003434 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  // Inicjalizacja komponentów zewnętrznych
  BMP2_Init(&bmp2dev_1);
 8002e44:	4816      	ldr	r0, [pc, #88]	; (8002ea0 <main+0x7c>)
 8002e46:	f7ff fad9 	bl	80023fc <BMP2_Init>
  LCD_init();
 8002e4a:	f7fe f90f 	bl	800106c <LCD_init>
  memset(lastRxBuffer, 0, RX_BUFFER_SIZE);  // Inicjalizacja lastRxBuffer
 8002e4e:	2280      	movs	r2, #128	; 0x80
 8002e50:	2100      	movs	r1, #0
 8002e52:	4814      	ldr	r0, [pc, #80]	; (8002ea4 <main+0x80>)
 8002e54:	f007 fb24 	bl	800a4a0 <memset>
  HAL_UART_Receive_IT(&huart3, (uint8_t*)&rxBuffer[rxIndex], 1);  // Inicjalizacja przerwania odbioru UART
 8002e58:	4b13      	ldr	r3, [pc, #76]	; (8002ea8 <main+0x84>)
 8002e5a:	881b      	ldrh	r3, [r3, #0]
 8002e5c:	b29b      	uxth	r3, r3
 8002e5e:	461a      	mov	r2, r3
 8002e60:	4b12      	ldr	r3, [pc, #72]	; (8002eac <main+0x88>)
 8002e62:	4413      	add	r3, r2
 8002e64:	2201      	movs	r2, #1
 8002e66:	4619      	mov	r1, r3
 8002e68:	4811      	ldr	r0, [pc, #68]	; (8002eb0 <main+0x8c>)
 8002e6a:	f004 fd2c 	bl	80078c6 <HAL_UART_Receive_IT>
  //Zmiana priorytetu przerwań, #TODO debugging.
  HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002e6e:	2200      	movs	r2, #0
 8002e70:	2105      	movs	r1, #5
 8002e72:	2027      	movs	r0, #39	; 0x27
 8002e74:	f000 fe39 	bl	8003aea <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0); // Przykładowy niższy priorytet
 8002e78:	2200      	movs	r2, #0
 8002e7a:	2106      	movs	r1, #6
 8002e7c:	201c      	movs	r0, #28
 8002e7e:	f000 fe34 	bl	8003aea <HAL_NVIC_SetPriority>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  ARM_PID_Init(2.5f,0.0f,53.639f);
  PID_Init(&hpid1);
 8002e82:	480c      	ldr	r0, [pc, #48]	; (8002eb4 <main+0x90>)
 8002e84:	f7ff fbd6 	bl	8002634 <PID_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 8002e88:	480b      	ldr	r0, [pc, #44]	; (8002eb8 <main+0x94>)
 8002e8a:	f003 f9b3 	bl	80061f4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8002e8e:	2100      	movs	r1, #0
 8002e90:	4809      	ldr	r0, [pc, #36]	; (8002eb8 <main+0x94>)
 8002e92:	f003 fa89 	bl	80063a8 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8002e96:	213c      	movs	r1, #60	; 0x3c
 8002e98:	4808      	ldr	r0, [pc, #32]	; (8002ebc <main+0x98>)
 8002e9a:	f003 fc25 	bl	80066e8 <HAL_TIM_Encoder_Start>
  while (1)
 8002e9e:	e7fe      	b.n	8002e9e <main+0x7a>
 8002ea0:	20000018 	.word	0x20000018
 8002ea4:	20000348 	.word	0x20000348
 8002ea8:	200003c8 	.word	0x200003c8
 8002eac:	200002c8 	.word	0x200002c8
 8002eb0:	200004d0 	.word	0x200004d0
 8002eb4:	20000054 	.word	0x20000054
 8002eb8:	20000438 	.word	0x20000438
 8002ebc:	20000484 	.word	0x20000484

08002ec0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b094      	sub	sp, #80	; 0x50
 8002ec4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ec6:	f107 0320 	add.w	r3, r7, #32
 8002eca:	2230      	movs	r2, #48	; 0x30
 8002ecc:	2100      	movs	r1, #0
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f007 fae6 	bl	800a4a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ed4:	f107 030c 	add.w	r3, r7, #12
 8002ed8:	2200      	movs	r2, #0
 8002eda:	601a      	str	r2, [r3, #0]
 8002edc:	605a      	str	r2, [r3, #4]
 8002ede:	609a      	str	r2, [r3, #8]
 8002ee0:	60da      	str	r2, [r3, #12]
 8002ee2:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002ee4:	f001 f8b4 	bl	8004050 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ee8:	4b2a      	ldr	r3, [pc, #168]	; (8002f94 <SystemClock_Config+0xd4>)
 8002eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eec:	4a29      	ldr	r2, [pc, #164]	; (8002f94 <SystemClock_Config+0xd4>)
 8002eee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ef2:	6413      	str	r3, [r2, #64]	; 0x40
 8002ef4:	4b27      	ldr	r3, [pc, #156]	; (8002f94 <SystemClock_Config+0xd4>)
 8002ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002efc:	60bb      	str	r3, [r7, #8]
 8002efe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f00:	4b25      	ldr	r3, [pc, #148]	; (8002f98 <SystemClock_Config+0xd8>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a24      	ldr	r2, [pc, #144]	; (8002f98 <SystemClock_Config+0xd8>)
 8002f06:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f0a:	6013      	str	r3, [r2, #0]
 8002f0c:	4b22      	ldr	r3, [pc, #136]	; (8002f98 <SystemClock_Config+0xd8>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002f14:	607b      	str	r3, [r7, #4]
 8002f16:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002f1c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002f20:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f22:	2302      	movs	r3, #2
 8002f24:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002f26:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002f2a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002f2c:	2304      	movs	r3, #4
 8002f2e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002f30:	23d8      	movs	r3, #216	; 0xd8
 8002f32:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002f34:	2302      	movs	r3, #2
 8002f36:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8002f38:	2303      	movs	r3, #3
 8002f3a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f3c:	f107 0320 	add.w	r3, r7, #32
 8002f40:	4618      	mov	r0, r3
 8002f42:	f001 f8e5 	bl	8004110 <HAL_RCC_OscConfig>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d001      	beq.n	8002f50 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002f4c:	f000 f826 	bl	8002f9c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002f50:	f001 f88e 	bl	8004070 <HAL_PWREx_EnableOverDrive>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002f5a:	f000 f81f 	bl	8002f9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f5e:	230f      	movs	r3, #15
 8002f60:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f62:	2302      	movs	r3, #2
 8002f64:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f66:	2300      	movs	r3, #0
 8002f68:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002f6a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002f6e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002f70:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002f74:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002f76:	f107 030c 	add.w	r3, r7, #12
 8002f7a:	2107      	movs	r1, #7
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f001 fb6b 	bl	8004658 <HAL_RCC_ClockConfig>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d001      	beq.n	8002f8c <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8002f88:	f000 f808 	bl	8002f9c <Error_Handler>
  }
}
 8002f8c:	bf00      	nop
 8002f8e:	3750      	adds	r7, #80	; 0x50
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	40023800 	.word	0x40023800
 8002f98:	40007000 	.word	0x40007000

08002f9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002fa0:	b672      	cpsid	i
}
 8002fa2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002fa4:	e7fe      	b.n	8002fa4 <Error_Handler+0x8>
	...

08002fa8 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8002fac:	4b1b      	ldr	r3, [pc, #108]	; (800301c <MX_SPI4_Init+0x74>)
 8002fae:	4a1c      	ldr	r2, [pc, #112]	; (8003020 <MX_SPI4_Init+0x78>)
 8002fb0:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8002fb2:	4b1a      	ldr	r3, [pc, #104]	; (800301c <MX_SPI4_Init+0x74>)
 8002fb4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002fb8:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8002fba:	4b18      	ldr	r3, [pc, #96]	; (800301c <MX_SPI4_Init+0x74>)
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8002fc0:	4b16      	ldr	r3, [pc, #88]	; (800301c <MX_SPI4_Init+0x74>)
 8002fc2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002fc6:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002fc8:	4b14      	ldr	r3, [pc, #80]	; (800301c <MX_SPI4_Init+0x74>)
 8002fca:	2202      	movs	r2, #2
 8002fcc:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002fce:	4b13      	ldr	r3, [pc, #76]	; (800301c <MX_SPI4_Init+0x74>)
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8002fd4:	4b11      	ldr	r3, [pc, #68]	; (800301c <MX_SPI4_Init+0x74>)
 8002fd6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002fda:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002fdc:	4b0f      	ldr	r3, [pc, #60]	; (800301c <MX_SPI4_Init+0x74>)
 8002fde:	2210      	movs	r2, #16
 8002fe0:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002fe2:	4b0e      	ldr	r3, [pc, #56]	; (800301c <MX_SPI4_Init+0x74>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8002fe8:	4b0c      	ldr	r3, [pc, #48]	; (800301c <MX_SPI4_Init+0x74>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fee:	4b0b      	ldr	r3, [pc, #44]	; (800301c <MX_SPI4_Init+0x74>)
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 8002ff4:	4b09      	ldr	r3, [pc, #36]	; (800301c <MX_SPI4_Init+0x74>)
 8002ff6:	2207      	movs	r2, #7
 8002ff8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002ffa:	4b08      	ldr	r3, [pc, #32]	; (800301c <MX_SPI4_Init+0x74>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003000:	4b06      	ldr	r3, [pc, #24]	; (800301c <MX_SPI4_Init+0x74>)
 8003002:	2200      	movs	r2, #0
 8003004:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8003006:	4805      	ldr	r0, [pc, #20]	; (800301c <MX_SPI4_Init+0x74>)
 8003008:	f002 f93c 	bl	8005284 <HAL_SPI_Init>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d001      	beq.n	8003016 <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8003012:	f7ff ffc3 	bl	8002f9c <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8003016:	bf00      	nop
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	200003d0 	.word	0x200003d0
 8003020:	40013400 	.word	0x40013400

08003024 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b08a      	sub	sp, #40	; 0x28
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800302c:	f107 0314 	add.w	r3, r7, #20
 8003030:	2200      	movs	r2, #0
 8003032:	601a      	str	r2, [r3, #0]
 8003034:	605a      	str	r2, [r3, #4]
 8003036:	609a      	str	r2, [r3, #8]
 8003038:	60da      	str	r2, [r3, #12]
 800303a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a17      	ldr	r2, [pc, #92]	; (80030a0 <HAL_SPI_MspInit+0x7c>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d127      	bne.n	8003096 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003046:	4b17      	ldr	r3, [pc, #92]	; (80030a4 <HAL_SPI_MspInit+0x80>)
 8003048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800304a:	4a16      	ldr	r2, [pc, #88]	; (80030a4 <HAL_SPI_MspInit+0x80>)
 800304c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003050:	6453      	str	r3, [r2, #68]	; 0x44
 8003052:	4b14      	ldr	r3, [pc, #80]	; (80030a4 <HAL_SPI_MspInit+0x80>)
 8003054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003056:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800305a:	613b      	str	r3, [r7, #16]
 800305c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800305e:	4b11      	ldr	r3, [pc, #68]	; (80030a4 <HAL_SPI_MspInit+0x80>)
 8003060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003062:	4a10      	ldr	r2, [pc, #64]	; (80030a4 <HAL_SPI_MspInit+0x80>)
 8003064:	f043 0310 	orr.w	r3, r3, #16
 8003068:	6313      	str	r3, [r2, #48]	; 0x30
 800306a:	4b0e      	ldr	r3, [pc, #56]	; (80030a4 <HAL_SPI_MspInit+0x80>)
 800306c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800306e:	f003 0310 	and.w	r3, r3, #16
 8003072:	60fb      	str	r3, [r7, #12]
 8003074:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = BMP2_SCL_Pin|BMP2_SDO_Pin|BMP2_SDA_Pin;
 8003076:	2364      	movs	r3, #100	; 0x64
 8003078:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800307a:	2302      	movs	r3, #2
 800307c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800307e:	2300      	movs	r3, #0
 8003080:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003082:	2303      	movs	r3, #3
 8003084:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8003086:	2305      	movs	r3, #5
 8003088:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800308a:	f107 0314 	add.w	r3, r7, #20
 800308e:	4619      	mov	r1, r3
 8003090:	4805      	ldr	r0, [pc, #20]	; (80030a8 <HAL_SPI_MspInit+0x84>)
 8003092:	f000 fdf3 	bl	8003c7c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8003096:	bf00      	nop
 8003098:	3728      	adds	r7, #40	; 0x28
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop
 80030a0:	40013400 	.word	0x40013400
 80030a4:	40023800 	.word	0x40023800
 80030a8:	40021000 	.word	0x40021000

080030ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80030b2:	4b0f      	ldr	r3, [pc, #60]	; (80030f0 <HAL_MspInit+0x44>)
 80030b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b6:	4a0e      	ldr	r2, [pc, #56]	; (80030f0 <HAL_MspInit+0x44>)
 80030b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030bc:	6413      	str	r3, [r2, #64]	; 0x40
 80030be:	4b0c      	ldr	r3, [pc, #48]	; (80030f0 <HAL_MspInit+0x44>)
 80030c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030c6:	607b      	str	r3, [r7, #4]
 80030c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030ca:	4b09      	ldr	r3, [pc, #36]	; (80030f0 <HAL_MspInit+0x44>)
 80030cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ce:	4a08      	ldr	r2, [pc, #32]	; (80030f0 <HAL_MspInit+0x44>)
 80030d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030d4:	6453      	str	r3, [r2, #68]	; 0x44
 80030d6:	4b06      	ldr	r3, [pc, #24]	; (80030f0 <HAL_MspInit+0x44>)
 80030d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030de:	603b      	str	r3, [r7, #0]
 80030e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030e2:	bf00      	nop
 80030e4:	370c      	adds	r7, #12
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr
 80030ee:	bf00      	nop
 80030f0:	40023800 	.word	0x40023800

080030f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030f4:	b480      	push	{r7}
 80030f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80030f8:	e7fe      	b.n	80030f8 <NMI_Handler+0x4>

080030fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030fa:	b480      	push	{r7}
 80030fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030fe:	e7fe      	b.n	80030fe <HardFault_Handler+0x4>

08003100 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003104:	e7fe      	b.n	8003104 <MemManage_Handler+0x4>

08003106 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003106:	b480      	push	{r7}
 8003108:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800310a:	e7fe      	b.n	800310a <BusFault_Handler+0x4>

0800310c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800310c:	b480      	push	{r7}
 800310e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003110:	e7fe      	b.n	8003110 <UsageFault_Handler+0x4>

08003112 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003112:	b480      	push	{r7}
 8003114:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003116:	bf00      	nop
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr

08003120 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003120:	b480      	push	{r7}
 8003122:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003124:	bf00      	nop
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr

0800312e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800312e:	b480      	push	{r7}
 8003130:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003132:	bf00      	nop
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003140:	f000 fbb4 	bl	80038ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003144:	bf00      	nop
 8003146:	bd80      	pop	{r7, pc}

08003148 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800314c:	4802      	ldr	r0, [pc, #8]	; (8003158 <TIM2_IRQHandler+0x10>)
 800314e:	f003 fb59 	bl	8006804 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003152:	bf00      	nop
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	20000438 	.word	0x20000438

0800315c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003160:	4802      	ldr	r0, [pc, #8]	; (800316c <TIM3_IRQHandler+0x10>)
 8003162:	f003 fb4f 	bl	8006804 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003166:	bf00      	nop
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	20000484 	.word	0x20000484

08003170 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003174:	4802      	ldr	r0, [pc, #8]	; (8003180 <USART3_IRQHandler+0x10>)
 8003176:	f004 fbeb 	bl	8007950 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800317a:	bf00      	nop
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	200004d0 	.word	0x200004d0

08003184 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8003188:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800318c:	f000 ff3c 	bl	8004008 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003190:	bf00      	nop
 8003192:	bd80      	pop	{r7, pc}

08003194 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003194:	b480      	push	{r7}
 8003196:	af00      	add	r7, sp, #0
  return 1;
 8003198:	2301      	movs	r3, #1
}
 800319a:	4618      	mov	r0, r3
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr

080031a4 <_kill>:

int _kill(int pid, int sig)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
 80031ac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80031ae:	f007 f9db 	bl	800a568 <__errno>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2216      	movs	r2, #22
 80031b6:	601a      	str	r2, [r3, #0]
  return -1;
 80031b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031bc:	4618      	mov	r0, r3
 80031be:	3708      	adds	r7, #8
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}

080031c4 <_exit>:

void _exit (int status)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b082      	sub	sp, #8
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80031cc:	f04f 31ff 	mov.w	r1, #4294967295
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f7ff ffe7 	bl	80031a4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80031d6:	e7fe      	b.n	80031d6 <_exit+0x12>

080031d8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b086      	sub	sp, #24
 80031dc:	af00      	add	r7, sp, #0
 80031de:	60f8      	str	r0, [r7, #12]
 80031e0:	60b9      	str	r1, [r7, #8]
 80031e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031e4:	2300      	movs	r3, #0
 80031e6:	617b      	str	r3, [r7, #20]
 80031e8:	e00a      	b.n	8003200 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80031ea:	f3af 8000 	nop.w
 80031ee:	4601      	mov	r1, r0
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	1c5a      	adds	r2, r3, #1
 80031f4:	60ba      	str	r2, [r7, #8]
 80031f6:	b2ca      	uxtb	r2, r1
 80031f8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	3301      	adds	r3, #1
 80031fe:	617b      	str	r3, [r7, #20]
 8003200:	697a      	ldr	r2, [r7, #20]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	429a      	cmp	r2, r3
 8003206:	dbf0      	blt.n	80031ea <_read+0x12>
  }

  return len;
 8003208:	687b      	ldr	r3, [r7, #4]
}
 800320a:	4618      	mov	r0, r3
 800320c:	3718      	adds	r7, #24
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}

08003212 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003212:	b580      	push	{r7, lr}
 8003214:	b086      	sub	sp, #24
 8003216:	af00      	add	r7, sp, #0
 8003218:	60f8      	str	r0, [r7, #12]
 800321a:	60b9      	str	r1, [r7, #8]
 800321c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800321e:	2300      	movs	r3, #0
 8003220:	617b      	str	r3, [r7, #20]
 8003222:	e009      	b.n	8003238 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	1c5a      	adds	r2, r3, #1
 8003228:	60ba      	str	r2, [r7, #8]
 800322a:	781b      	ldrb	r3, [r3, #0]
 800322c:	4618      	mov	r0, r3
 800322e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	3301      	adds	r3, #1
 8003236:	617b      	str	r3, [r7, #20]
 8003238:	697a      	ldr	r2, [r7, #20]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	429a      	cmp	r2, r3
 800323e:	dbf1      	blt.n	8003224 <_write+0x12>
  }
  return len;
 8003240:	687b      	ldr	r3, [r7, #4]
}
 8003242:	4618      	mov	r0, r3
 8003244:	3718      	adds	r7, #24
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}

0800324a <_close>:

int _close(int file)
{
 800324a:	b480      	push	{r7}
 800324c:	b083      	sub	sp, #12
 800324e:	af00      	add	r7, sp, #0
 8003250:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003252:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003256:	4618      	mov	r0, r3
 8003258:	370c      	adds	r7, #12
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr

08003262 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003262:	b480      	push	{r7}
 8003264:	b083      	sub	sp, #12
 8003266:	af00      	add	r7, sp, #0
 8003268:	6078      	str	r0, [r7, #4]
 800326a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003272:	605a      	str	r2, [r3, #4]
  return 0;
 8003274:	2300      	movs	r3, #0
}
 8003276:	4618      	mov	r0, r3
 8003278:	370c      	adds	r7, #12
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr

08003282 <_isatty>:

int _isatty(int file)
{
 8003282:	b480      	push	{r7}
 8003284:	b083      	sub	sp, #12
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800328a:	2301      	movs	r3, #1
}
 800328c:	4618      	mov	r0, r3
 800328e:	370c      	adds	r7, #12
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr

08003298 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003298:	b480      	push	{r7}
 800329a:	b085      	sub	sp, #20
 800329c:	af00      	add	r7, sp, #0
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80032a4:	2300      	movs	r3, #0
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	3714      	adds	r7, #20
 80032aa:	46bd      	mov	sp, r7
 80032ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b0:	4770      	bx	lr
	...

080032b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b086      	sub	sp, #24
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032bc:	4a14      	ldr	r2, [pc, #80]	; (8003310 <_sbrk+0x5c>)
 80032be:	4b15      	ldr	r3, [pc, #84]	; (8003314 <_sbrk+0x60>)
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80032c8:	4b13      	ldr	r3, [pc, #76]	; (8003318 <_sbrk+0x64>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d102      	bne.n	80032d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80032d0:	4b11      	ldr	r3, [pc, #68]	; (8003318 <_sbrk+0x64>)
 80032d2:	4a12      	ldr	r2, [pc, #72]	; (800331c <_sbrk+0x68>)
 80032d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032d6:	4b10      	ldr	r3, [pc, #64]	; (8003318 <_sbrk+0x64>)
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4413      	add	r3, r2
 80032de:	693a      	ldr	r2, [r7, #16]
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d207      	bcs.n	80032f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032e4:	f007 f940 	bl	800a568 <__errno>
 80032e8:	4603      	mov	r3, r0
 80032ea:	220c      	movs	r2, #12
 80032ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032ee:	f04f 33ff 	mov.w	r3, #4294967295
 80032f2:	e009      	b.n	8003308 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032f4:	4b08      	ldr	r3, [pc, #32]	; (8003318 <_sbrk+0x64>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032fa:	4b07      	ldr	r3, [pc, #28]	; (8003318 <_sbrk+0x64>)
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4413      	add	r3, r2
 8003302:	4a05      	ldr	r2, [pc, #20]	; (8003318 <_sbrk+0x64>)
 8003304:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003306:	68fb      	ldr	r3, [r7, #12]
}
 8003308:	4618      	mov	r0, r3
 800330a:	3718      	adds	r7, #24
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	20050000 	.word	0x20050000
 8003314:	00000400 	.word	0x00000400
 8003318:	20000434 	.word	0x20000434
 800331c:	200006a8 	.word	0x200006a8

08003320 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003320:	b480      	push	{r7}
 8003322:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003324:	4b06      	ldr	r3, [pc, #24]	; (8003340 <SystemInit+0x20>)
 8003326:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800332a:	4a05      	ldr	r2, [pc, #20]	; (8003340 <SystemInit+0x20>)
 800332c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003330:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003334:	bf00      	nop
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr
 800333e:	bf00      	nop
 8003340:	e000ed00 	.word	0xe000ed00

08003344 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b08e      	sub	sp, #56	; 0x38
 8003348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800334a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800334e:	2200      	movs	r2, #0
 8003350:	601a      	str	r2, [r3, #0]
 8003352:	605a      	str	r2, [r3, #4]
 8003354:	609a      	str	r2, [r3, #8]
 8003356:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003358:	f107 031c 	add.w	r3, r7, #28
 800335c:	2200      	movs	r2, #0
 800335e:	601a      	str	r2, [r3, #0]
 8003360:	605a      	str	r2, [r3, #4]
 8003362:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003364:	463b      	mov	r3, r7
 8003366:	2200      	movs	r2, #0
 8003368:	601a      	str	r2, [r3, #0]
 800336a:	605a      	str	r2, [r3, #4]
 800336c:	609a      	str	r2, [r3, #8]
 800336e:	60da      	str	r2, [r3, #12]
 8003370:	611a      	str	r2, [r3, #16]
 8003372:	615a      	str	r2, [r3, #20]
 8003374:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003376:	4b2e      	ldr	r3, [pc, #184]	; (8003430 <MX_TIM2_Init+0xec>)
 8003378:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800337c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 5399;
 800337e:	4b2c      	ldr	r3, [pc, #176]	; (8003430 <MX_TIM2_Init+0xec>)
 8003380:	f241 5217 	movw	r2, #5399	; 0x1517
 8003384:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003386:	4b2a      	ldr	r3, [pc, #168]	; (8003430 <MX_TIM2_Init+0xec>)
 8003388:	2200      	movs	r2, #0
 800338a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4999;
 800338c:	4b28      	ldr	r3, [pc, #160]	; (8003430 <MX_TIM2_Init+0xec>)
 800338e:	f241 3287 	movw	r2, #4999	; 0x1387
 8003392:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003394:	4b26      	ldr	r3, [pc, #152]	; (8003430 <MX_TIM2_Init+0xec>)
 8003396:	2200      	movs	r2, #0
 8003398:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800339a:	4b25      	ldr	r3, [pc, #148]	; (8003430 <MX_TIM2_Init+0xec>)
 800339c:	2200      	movs	r2, #0
 800339e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80033a0:	4823      	ldr	r0, [pc, #140]	; (8003430 <MX_TIM2_Init+0xec>)
 80033a2:	f002 fecf 	bl	8006144 <HAL_TIM_Base_Init>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d001      	beq.n	80033b0 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 80033ac:	f7ff fdf6 	bl	8002f9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033b4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80033b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80033ba:	4619      	mov	r1, r3
 80033bc:	481c      	ldr	r0, [pc, #112]	; (8003430 <MX_TIM2_Init+0xec>)
 80033be:	f003 fc55 	bl	8006c6c <HAL_TIM_ConfigClockSource>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d001      	beq.n	80033cc <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 80033c8:	f7ff fde8 	bl	8002f9c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80033cc:	4818      	ldr	r0, [pc, #96]	; (8003430 <MX_TIM2_Init+0xec>)
 80033ce:	f002 ff89 	bl	80062e4 <HAL_TIM_PWM_Init>
 80033d2:	4603      	mov	r3, r0
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d001      	beq.n	80033dc <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80033d8:	f7ff fde0 	bl	8002f9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033dc:	2300      	movs	r3, #0
 80033de:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033e0:	2300      	movs	r3, #0
 80033e2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80033e4:	f107 031c 	add.w	r3, r7, #28
 80033e8:	4619      	mov	r1, r3
 80033ea:	4811      	ldr	r0, [pc, #68]	; (8003430 <MX_TIM2_Init+0xec>)
 80033ec:	f004 f8ee 	bl	80075cc <HAL_TIMEx_MasterConfigSynchronization>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d001      	beq.n	80033fa <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 80033f6:	f7ff fdd1 	bl	8002f9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033fa:	2360      	movs	r3, #96	; 0x60
 80033fc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 2500;
 80033fe:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8003402:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003404:	2300      	movs	r3, #0
 8003406:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003408:	2300      	movs	r3, #0
 800340a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800340c:	463b      	mov	r3, r7
 800340e:	2200      	movs	r2, #0
 8003410:	4619      	mov	r1, r3
 8003412:	4807      	ldr	r0, [pc, #28]	; (8003430 <MX_TIM2_Init+0xec>)
 8003414:	f003 fb16 	bl	8006a44 <HAL_TIM_PWM_ConfigChannel>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d001      	beq.n	8003422 <MX_TIM2_Init+0xde>
  {
    Error_Handler();
 800341e:	f7ff fdbd 	bl	8002f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003422:	4803      	ldr	r0, [pc, #12]	; (8003430 <MX_TIM2_Init+0xec>)
 8003424:	f000 f90e 	bl	8003644 <HAL_TIM_MspPostInit>

}
 8003428:	bf00      	nop
 800342a:	3738      	adds	r7, #56	; 0x38
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	20000438 	.word	0x20000438

08003434 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b08c      	sub	sp, #48	; 0x30
 8003438:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800343a:	f107 030c 	add.w	r3, r7, #12
 800343e:	2224      	movs	r2, #36	; 0x24
 8003440:	2100      	movs	r1, #0
 8003442:	4618      	mov	r0, r3
 8003444:	f007 f82c 	bl	800a4a0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003448:	463b      	mov	r3, r7
 800344a:	2200      	movs	r2, #0
 800344c:	601a      	str	r2, [r3, #0]
 800344e:	605a      	str	r2, [r3, #4]
 8003450:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003452:	4b20      	ldr	r3, [pc, #128]	; (80034d4 <MX_TIM3_Init+0xa0>)
 8003454:	4a20      	ldr	r2, [pc, #128]	; (80034d8 <MX_TIM3_Init+0xa4>)
 8003456:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003458:	4b1e      	ldr	r3, [pc, #120]	; (80034d4 <MX_TIM3_Init+0xa0>)
 800345a:	2200      	movs	r2, #0
 800345c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800345e:	4b1d      	ldr	r3, [pc, #116]	; (80034d4 <MX_TIM3_Init+0xa0>)
 8003460:	2200      	movs	r2, #0
 8003462:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 79;
 8003464:	4b1b      	ldr	r3, [pc, #108]	; (80034d4 <MX_TIM3_Init+0xa0>)
 8003466:	224f      	movs	r2, #79	; 0x4f
 8003468:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800346a:	4b1a      	ldr	r3, [pc, #104]	; (80034d4 <MX_TIM3_Init+0xa0>)
 800346c:	2200      	movs	r2, #0
 800346e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003470:	4b18      	ldr	r3, [pc, #96]	; (80034d4 <MX_TIM3_Init+0xa0>)
 8003472:	2200      	movs	r2, #0
 8003474:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003476:	2303      	movs	r3, #3
 8003478:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800347a:	2300      	movs	r3, #0
 800347c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800347e:	2301      	movs	r3, #1
 8003480:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003482:	2300      	movs	r3, #0
 8003484:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 9;
 8003486:	2309      	movs	r3, #9
 8003488:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800348a:	2300      	movs	r3, #0
 800348c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800348e:	2301      	movs	r3, #1
 8003490:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003492:	2300      	movs	r3, #0
 8003494:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 9;
 8003496:	2309      	movs	r3, #9
 8003498:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800349a:	f107 030c 	add.w	r3, r7, #12
 800349e:	4619      	mov	r1, r3
 80034a0:	480c      	ldr	r0, [pc, #48]	; (80034d4 <MX_TIM3_Init+0xa0>)
 80034a2:	f003 f87b 	bl	800659c <HAL_TIM_Encoder_Init>
 80034a6:	4603      	mov	r3, r0
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d001      	beq.n	80034b0 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80034ac:	f7ff fd76 	bl	8002f9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034b0:	2300      	movs	r3, #0
 80034b2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034b4:	2300      	movs	r3, #0
 80034b6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80034b8:	463b      	mov	r3, r7
 80034ba:	4619      	mov	r1, r3
 80034bc:	4805      	ldr	r0, [pc, #20]	; (80034d4 <MX_TIM3_Init+0xa0>)
 80034be:	f004 f885 	bl	80075cc <HAL_TIMEx_MasterConfigSynchronization>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d001      	beq.n	80034cc <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80034c8:	f7ff fd68 	bl	8002f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80034cc:	bf00      	nop
 80034ce:	3730      	adds	r7, #48	; 0x30
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	20000484 	.word	0x20000484
 80034d8:	40000400 	.word	0x40000400

080034dc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b08a      	sub	sp, #40	; 0x28
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034e4:	f107 0314 	add.w	r3, r7, #20
 80034e8:	2200      	movs	r2, #0
 80034ea:	601a      	str	r2, [r3, #0]
 80034ec:	605a      	str	r2, [r3, #4]
 80034ee:	609a      	str	r2, [r3, #8]
 80034f0:	60da      	str	r2, [r3, #12]
 80034f2:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034fc:	d130      	bne.n	8003560 <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80034fe:	4b1a      	ldr	r3, [pc, #104]	; (8003568 <HAL_TIM_Base_MspInit+0x8c>)
 8003500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003502:	4a19      	ldr	r2, [pc, #100]	; (8003568 <HAL_TIM_Base_MspInit+0x8c>)
 8003504:	f043 0301 	orr.w	r3, r3, #1
 8003508:	6413      	str	r3, [r2, #64]	; 0x40
 800350a:	4b17      	ldr	r3, [pc, #92]	; (8003568 <HAL_TIM_Base_MspInit+0x8c>)
 800350c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350e:	f003 0301 	and.w	r3, r3, #1
 8003512:	613b      	str	r3, [r7, #16]
 8003514:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003516:	4b14      	ldr	r3, [pc, #80]	; (8003568 <HAL_TIM_Base_MspInit+0x8c>)
 8003518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351a:	4a13      	ldr	r2, [pc, #76]	; (8003568 <HAL_TIM_Base_MspInit+0x8c>)
 800351c:	f043 0302 	orr.w	r3, r3, #2
 8003520:	6313      	str	r3, [r2, #48]	; 0x30
 8003522:	4b11      	ldr	r3, [pc, #68]	; (8003568 <HAL_TIM_Base_MspInit+0x8c>)
 8003524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003526:	f003 0302 	and.w	r3, r3, #2
 800352a:	60fb      	str	r3, [r7, #12]
 800352c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = LED_RGB_G_Pin|LED_RGB_B_Pin;
 800352e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003532:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003534:	2302      	movs	r3, #2
 8003536:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003538:	2300      	movs	r3, #0
 800353a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800353c:	2300      	movs	r3, #0
 800353e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003540:	2301      	movs	r3, #1
 8003542:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003544:	f107 0314 	add.w	r3, r7, #20
 8003548:	4619      	mov	r1, r3
 800354a:	4808      	ldr	r0, [pc, #32]	; (800356c <HAL_TIM_Base_MspInit+0x90>)
 800354c:	f000 fb96 	bl	8003c7c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003550:	2200      	movs	r2, #0
 8003552:	2100      	movs	r1, #0
 8003554:	201c      	movs	r0, #28
 8003556:	f000 fac8 	bl	8003aea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800355a:	201c      	movs	r0, #28
 800355c:	f000 fae1 	bl	8003b22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8003560:	bf00      	nop
 8003562:	3728      	adds	r7, #40	; 0x28
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}
 8003568:	40023800 	.word	0x40023800
 800356c:	40020400 	.word	0x40020400

08003570 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b08a      	sub	sp, #40	; 0x28
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003578:	f107 0314 	add.w	r3, r7, #20
 800357c:	2200      	movs	r2, #0
 800357e:	601a      	str	r2, [r3, #0]
 8003580:	605a      	str	r2, [r3, #4]
 8003582:	609a      	str	r2, [r3, #8]
 8003584:	60da      	str	r2, [r3, #12]
 8003586:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a29      	ldr	r2, [pc, #164]	; (8003634 <HAL_TIM_Encoder_MspInit+0xc4>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d14b      	bne.n	800362a <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003592:	4b29      	ldr	r3, [pc, #164]	; (8003638 <HAL_TIM_Encoder_MspInit+0xc8>)
 8003594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003596:	4a28      	ldr	r2, [pc, #160]	; (8003638 <HAL_TIM_Encoder_MspInit+0xc8>)
 8003598:	f043 0302 	orr.w	r3, r3, #2
 800359c:	6413      	str	r3, [r2, #64]	; 0x40
 800359e:	4b26      	ldr	r3, [pc, #152]	; (8003638 <HAL_TIM_Encoder_MspInit+0xc8>)
 80035a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a2:	f003 0302 	and.w	r3, r3, #2
 80035a6:	613b      	str	r3, [r7, #16]
 80035a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035aa:	4b23      	ldr	r3, [pc, #140]	; (8003638 <HAL_TIM_Encoder_MspInit+0xc8>)
 80035ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ae:	4a22      	ldr	r2, [pc, #136]	; (8003638 <HAL_TIM_Encoder_MspInit+0xc8>)
 80035b0:	f043 0301 	orr.w	r3, r3, #1
 80035b4:	6313      	str	r3, [r2, #48]	; 0x30
 80035b6:	4b20      	ldr	r3, [pc, #128]	; (8003638 <HAL_TIM_Encoder_MspInit+0xc8>)
 80035b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ba:	f003 0301 	and.w	r3, r3, #1
 80035be:	60fb      	str	r3, [r7, #12]
 80035c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035c2:	4b1d      	ldr	r3, [pc, #116]	; (8003638 <HAL_TIM_Encoder_MspInit+0xc8>)
 80035c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c6:	4a1c      	ldr	r2, [pc, #112]	; (8003638 <HAL_TIM_Encoder_MspInit+0xc8>)
 80035c8:	f043 0304 	orr.w	r3, r3, #4
 80035cc:	6313      	str	r3, [r2, #48]	; 0x30
 80035ce:	4b1a      	ldr	r3, [pc, #104]	; (8003638 <HAL_TIM_Encoder_MspInit+0xc8>)
 80035d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d2:	f003 0304 	and.w	r3, r3, #4
 80035d6:	60bb      	str	r3, [r7, #8]
 80035d8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC_CLK_Pin;
 80035da:	2340      	movs	r3, #64	; 0x40
 80035dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035de:	2302      	movs	r3, #2
 80035e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e2:	2300      	movs	r3, #0
 80035e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035e6:	2300      	movs	r3, #0
 80035e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80035ea:	2302      	movs	r3, #2
 80035ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ENC_CLK_GPIO_Port, &GPIO_InitStruct);
 80035ee:	f107 0314 	add.w	r3, r7, #20
 80035f2:	4619      	mov	r1, r3
 80035f4:	4811      	ldr	r0, [pc, #68]	; (800363c <HAL_TIM_Encoder_MspInit+0xcc>)
 80035f6:	f000 fb41 	bl	8003c7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENC_DT_Pin;
 80035fa:	2380      	movs	r3, #128	; 0x80
 80035fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035fe:	2302      	movs	r3, #2
 8003600:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003602:	2300      	movs	r3, #0
 8003604:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003606:	2300      	movs	r3, #0
 8003608:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800360a:	2302      	movs	r3, #2
 800360c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ENC_DT_GPIO_Port, &GPIO_InitStruct);
 800360e:	f107 0314 	add.w	r3, r7, #20
 8003612:	4619      	mov	r1, r3
 8003614:	480a      	ldr	r0, [pc, #40]	; (8003640 <HAL_TIM_Encoder_MspInit+0xd0>)
 8003616:	f000 fb31 	bl	8003c7c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800361a:	2200      	movs	r2, #0
 800361c:	2100      	movs	r1, #0
 800361e:	201d      	movs	r0, #29
 8003620:	f000 fa63 	bl	8003aea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003624:	201d      	movs	r0, #29
 8003626:	f000 fa7c 	bl	8003b22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800362a:	bf00      	nop
 800362c:	3728      	adds	r7, #40	; 0x28
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	40000400 	.word	0x40000400
 8003638:	40023800 	.word	0x40023800
 800363c:	40020000 	.word	0x40020000
 8003640:	40020800 	.word	0x40020800

08003644 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b088      	sub	sp, #32
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800364c:	f107 030c 	add.w	r3, r7, #12
 8003650:	2200      	movs	r2, #0
 8003652:	601a      	str	r2, [r3, #0]
 8003654:	605a      	str	r2, [r3, #4]
 8003656:	609a      	str	r2, [r3, #8]
 8003658:	60da      	str	r2, [r3, #12]
 800365a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003664:	d11b      	bne.n	800369e <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003666:	4b10      	ldr	r3, [pc, #64]	; (80036a8 <HAL_TIM_MspPostInit+0x64>)
 8003668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800366a:	4a0f      	ldr	r2, [pc, #60]	; (80036a8 <HAL_TIM_MspPostInit+0x64>)
 800366c:	f043 0301 	orr.w	r3, r3, #1
 8003670:	6313      	str	r3, [r2, #48]	; 0x30
 8003672:	4b0d      	ldr	r3, [pc, #52]	; (80036a8 <HAL_TIM_MspPostInit+0x64>)
 8003674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003676:	f003 0301 	and.w	r3, r3, #1
 800367a:	60bb      	str	r3, [r7, #8]
 800367c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800367e:	2320      	movs	r3, #32
 8003680:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003682:	2302      	movs	r3, #2
 8003684:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003686:	2300      	movs	r3, #0
 8003688:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800368a:	2300      	movs	r3, #0
 800368c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800368e:	2301      	movs	r3, #1
 8003690:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003692:	f107 030c 	add.w	r3, r7, #12
 8003696:	4619      	mov	r1, r3
 8003698:	4804      	ldr	r0, [pc, #16]	; (80036ac <HAL_TIM_MspPostInit+0x68>)
 800369a:	f000 faef 	bl	8003c7c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800369e:	bf00      	nop
 80036a0:	3720      	adds	r7, #32
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	40023800 	.word	0x40023800
 80036ac:	40020000 	.word	0x40020000

080036b0 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80036b4:	4b14      	ldr	r3, [pc, #80]	; (8003708 <MX_USART3_UART_Init+0x58>)
 80036b6:	4a15      	ldr	r2, [pc, #84]	; (800370c <MX_USART3_UART_Init+0x5c>)
 80036b8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80036ba:	4b13      	ldr	r3, [pc, #76]	; (8003708 <MX_USART3_UART_Init+0x58>)
 80036bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80036c0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80036c2:	4b11      	ldr	r3, [pc, #68]	; (8003708 <MX_USART3_UART_Init+0x58>)
 80036c4:	2200      	movs	r2, #0
 80036c6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80036c8:	4b0f      	ldr	r3, [pc, #60]	; (8003708 <MX_USART3_UART_Init+0x58>)
 80036ca:	2200      	movs	r2, #0
 80036cc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80036ce:	4b0e      	ldr	r3, [pc, #56]	; (8003708 <MX_USART3_UART_Init+0x58>)
 80036d0:	2200      	movs	r2, #0
 80036d2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80036d4:	4b0c      	ldr	r3, [pc, #48]	; (8003708 <MX_USART3_UART_Init+0x58>)
 80036d6:	220c      	movs	r2, #12
 80036d8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036da:	4b0b      	ldr	r3, [pc, #44]	; (8003708 <MX_USART3_UART_Init+0x58>)
 80036dc:	2200      	movs	r2, #0
 80036de:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80036e0:	4b09      	ldr	r3, [pc, #36]	; (8003708 <MX_USART3_UART_Init+0x58>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80036e6:	4b08      	ldr	r3, [pc, #32]	; (8003708 <MX_USART3_UART_Init+0x58>)
 80036e8:	2200      	movs	r2, #0
 80036ea:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80036ec:	4b06      	ldr	r3, [pc, #24]	; (8003708 <MX_USART3_UART_Init+0x58>)
 80036ee:	2200      	movs	r2, #0
 80036f0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80036f2:	4805      	ldr	r0, [pc, #20]	; (8003708 <MX_USART3_UART_Init+0x58>)
 80036f4:	f004 f816 	bl	8007724 <HAL_UART_Init>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d001      	beq.n	8003702 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80036fe:	f7ff fc4d 	bl	8002f9c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003702:	bf00      	nop
 8003704:	bd80      	pop	{r7, pc}
 8003706:	bf00      	nop
 8003708:	200004d0 	.word	0x200004d0
 800370c:	40004800 	.word	0x40004800

08003710 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b0aa      	sub	sp, #168	; 0xa8
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003718:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800371c:	2200      	movs	r2, #0
 800371e:	601a      	str	r2, [r3, #0]
 8003720:	605a      	str	r2, [r3, #4]
 8003722:	609a      	str	r2, [r3, #8]
 8003724:	60da      	str	r2, [r3, #12]
 8003726:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003728:	f107 0310 	add.w	r3, r7, #16
 800372c:	2284      	movs	r2, #132	; 0x84
 800372e:	2100      	movs	r1, #0
 8003730:	4618      	mov	r0, r3
 8003732:	f006 feb5 	bl	800a4a0 <memset>
  if(uartHandle->Instance==USART3)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a26      	ldr	r2, [pc, #152]	; (80037d4 <HAL_UART_MspInit+0xc4>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d144      	bne.n	80037ca <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003740:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003744:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_SYSCLK;
 8003746:	2310      	movs	r3, #16
 8003748:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800374a:	f107 0310 	add.w	r3, r7, #16
 800374e:	4618      	mov	r0, r3
 8003750:	f001 f9a8 	bl	8004aa4 <HAL_RCCEx_PeriphCLKConfig>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d001      	beq.n	800375e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800375a:	f7ff fc1f 	bl	8002f9c <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800375e:	4b1e      	ldr	r3, [pc, #120]	; (80037d8 <HAL_UART_MspInit+0xc8>)
 8003760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003762:	4a1d      	ldr	r2, [pc, #116]	; (80037d8 <HAL_UART_MspInit+0xc8>)
 8003764:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003768:	6413      	str	r3, [r2, #64]	; 0x40
 800376a:	4b1b      	ldr	r3, [pc, #108]	; (80037d8 <HAL_UART_MspInit+0xc8>)
 800376c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003772:	60fb      	str	r3, [r7, #12]
 8003774:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003776:	4b18      	ldr	r3, [pc, #96]	; (80037d8 <HAL_UART_MspInit+0xc8>)
 8003778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800377a:	4a17      	ldr	r2, [pc, #92]	; (80037d8 <HAL_UART_MspInit+0xc8>)
 800377c:	f043 0308 	orr.w	r3, r3, #8
 8003780:	6313      	str	r3, [r2, #48]	; 0x30
 8003782:	4b15      	ldr	r3, [pc, #84]	; (80037d8 <HAL_UART_MspInit+0xc8>)
 8003784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003786:	f003 0308 	and.w	r3, r3, #8
 800378a:	60bb      	str	r3, [r7, #8]
 800378c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800378e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003792:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003796:	2302      	movs	r3, #2
 8003798:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800379c:	2300      	movs	r3, #0
 800379e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037a2:	2303      	movs	r3, #3
 80037a4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80037a8:	2307      	movs	r3, #7
 80037aa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80037ae:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80037b2:	4619      	mov	r1, r3
 80037b4:	4809      	ldr	r0, [pc, #36]	; (80037dc <HAL_UART_MspInit+0xcc>)
 80037b6:	f000 fa61 	bl	8003c7c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80037ba:	2200      	movs	r2, #0
 80037bc:	2100      	movs	r1, #0
 80037be:	2027      	movs	r0, #39	; 0x27
 80037c0:	f000 f993 	bl	8003aea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80037c4:	2027      	movs	r0, #39	; 0x27
 80037c6:	f000 f9ac 	bl	8003b22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80037ca:	bf00      	nop
 80037cc:	37a8      	adds	r7, #168	; 0xa8
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	40004800 	.word	0x40004800
 80037d8:	40023800 	.word	0x40023800
 80037dc:	40020c00 	.word	0x40020c00

080037e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80037e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003818 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80037e4:	480d      	ldr	r0, [pc, #52]	; (800381c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80037e6:	490e      	ldr	r1, [pc, #56]	; (8003820 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80037e8:	4a0e      	ldr	r2, [pc, #56]	; (8003824 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80037ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80037ec:	e002      	b.n	80037f4 <LoopCopyDataInit>

080037ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80037ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80037f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80037f2:	3304      	adds	r3, #4

080037f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80037f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80037f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80037f8:	d3f9      	bcc.n	80037ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80037fa:	4a0b      	ldr	r2, [pc, #44]	; (8003828 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80037fc:	4c0b      	ldr	r4, [pc, #44]	; (800382c <LoopFillZerobss+0x26>)
  movs r3, #0
 80037fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003800:	e001      	b.n	8003806 <LoopFillZerobss>

08003802 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003802:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003804:	3204      	adds	r2, #4

08003806 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003806:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003808:	d3fb      	bcc.n	8003802 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800380a:	f7ff fd89 	bl	8003320 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800380e:	f006 feb1 	bl	800a574 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003812:	f7ff fb07 	bl	8002e24 <main>
  bx  lr    
 8003816:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003818:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800381c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003820:	20000250 	.word	0x20000250
  ldr r2, =_sidata
 8003824:	0800d4ec 	.word	0x0800d4ec
  ldr r2, =_sbss
 8003828:	20000250 	.word	0x20000250
  ldr r4, =_ebss
 800382c:	200006a8 	.word	0x200006a8

08003830 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003830:	e7fe      	b.n	8003830 <ADC_IRQHandler>

08003832 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003832:	b580      	push	{r7, lr}
 8003834:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003836:	2003      	movs	r0, #3
 8003838:	f000 f94c 	bl	8003ad4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800383c:	2000      	movs	r0, #0
 800383e:	f000 f805 	bl	800384c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003842:	f7ff fc33 	bl	80030ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003846:	2300      	movs	r3, #0
}
 8003848:	4618      	mov	r0, r3
 800384a:	bd80      	pop	{r7, pc}

0800384c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b082      	sub	sp, #8
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003854:	4b12      	ldr	r3, [pc, #72]	; (80038a0 <HAL_InitTick+0x54>)
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	4b12      	ldr	r3, [pc, #72]	; (80038a4 <HAL_InitTick+0x58>)
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	4619      	mov	r1, r3
 800385e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003862:	fbb3 f3f1 	udiv	r3, r3, r1
 8003866:	fbb2 f3f3 	udiv	r3, r2, r3
 800386a:	4618      	mov	r0, r3
 800386c:	f000 f967 	bl	8003b3e <HAL_SYSTICK_Config>
 8003870:	4603      	mov	r3, r0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d001      	beq.n	800387a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e00e      	b.n	8003898 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2b0f      	cmp	r3, #15
 800387e:	d80a      	bhi.n	8003896 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003880:	2200      	movs	r2, #0
 8003882:	6879      	ldr	r1, [r7, #4]
 8003884:	f04f 30ff 	mov.w	r0, #4294967295
 8003888:	f000 f92f 	bl	8003aea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800388c:	4a06      	ldr	r2, [pc, #24]	; (80038a8 <HAL_InitTick+0x5c>)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003892:	2300      	movs	r3, #0
 8003894:	e000      	b.n	8003898 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
}
 8003898:	4618      	mov	r0, r3
 800389a:	3708      	adds	r7, #8
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	2000007c 	.word	0x2000007c
 80038a4:	20000084 	.word	0x20000084
 80038a8:	20000080 	.word	0x20000080

080038ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038ac:	b480      	push	{r7}
 80038ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80038b0:	4b06      	ldr	r3, [pc, #24]	; (80038cc <HAL_IncTick+0x20>)
 80038b2:	781b      	ldrb	r3, [r3, #0]
 80038b4:	461a      	mov	r2, r3
 80038b6:	4b06      	ldr	r3, [pc, #24]	; (80038d0 <HAL_IncTick+0x24>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4413      	add	r3, r2
 80038bc:	4a04      	ldr	r2, [pc, #16]	; (80038d0 <HAL_IncTick+0x24>)
 80038be:	6013      	str	r3, [r2, #0]
}
 80038c0:	bf00      	nop
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	20000084 	.word	0x20000084
 80038d0:	20000558 	.word	0x20000558

080038d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038d4:	b480      	push	{r7}
 80038d6:	af00      	add	r7, sp, #0
  return uwTick;
 80038d8:	4b03      	ldr	r3, [pc, #12]	; (80038e8 <HAL_GetTick+0x14>)
 80038da:	681b      	ldr	r3, [r3, #0]
}
 80038dc:	4618      	mov	r0, r3
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop
 80038e8:	20000558 	.word	0x20000558

080038ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b084      	sub	sp, #16
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038f4:	f7ff ffee 	bl	80038d4 <HAL_GetTick>
 80038f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003904:	d005      	beq.n	8003912 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003906:	4b0a      	ldr	r3, [pc, #40]	; (8003930 <HAL_Delay+0x44>)
 8003908:	781b      	ldrb	r3, [r3, #0]
 800390a:	461a      	mov	r2, r3
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	4413      	add	r3, r2
 8003910:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003912:	bf00      	nop
 8003914:	f7ff ffde 	bl	80038d4 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	68fa      	ldr	r2, [r7, #12]
 8003920:	429a      	cmp	r2, r3
 8003922:	d8f7      	bhi.n	8003914 <HAL_Delay+0x28>
  {
  }
}
 8003924:	bf00      	nop
 8003926:	bf00      	nop
 8003928:	3710      	adds	r7, #16
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop
 8003930:	20000084 	.word	0x20000084

08003934 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003934:	b480      	push	{r7}
 8003936:	b085      	sub	sp, #20
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f003 0307 	and.w	r3, r3, #7
 8003942:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003944:	4b0b      	ldr	r3, [pc, #44]	; (8003974 <__NVIC_SetPriorityGrouping+0x40>)
 8003946:	68db      	ldr	r3, [r3, #12]
 8003948:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800394a:	68ba      	ldr	r2, [r7, #8]
 800394c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003950:	4013      	ands	r3, r2
 8003952:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800395c:	4b06      	ldr	r3, [pc, #24]	; (8003978 <__NVIC_SetPriorityGrouping+0x44>)
 800395e:	4313      	orrs	r3, r2
 8003960:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003962:	4a04      	ldr	r2, [pc, #16]	; (8003974 <__NVIC_SetPriorityGrouping+0x40>)
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	60d3      	str	r3, [r2, #12]
}
 8003968:	bf00      	nop
 800396a:	3714      	adds	r7, #20
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr
 8003974:	e000ed00 	.word	0xe000ed00
 8003978:	05fa0000 	.word	0x05fa0000

0800397c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800397c:	b480      	push	{r7}
 800397e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003980:	4b04      	ldr	r3, [pc, #16]	; (8003994 <__NVIC_GetPriorityGrouping+0x18>)
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	0a1b      	lsrs	r3, r3, #8
 8003986:	f003 0307 	and.w	r3, r3, #7
}
 800398a:	4618      	mov	r0, r3
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr
 8003994:	e000ed00 	.word	0xe000ed00

08003998 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003998:	b480      	push	{r7}
 800399a:	b083      	sub	sp, #12
 800399c:	af00      	add	r7, sp, #0
 800399e:	4603      	mov	r3, r0
 80039a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	db0b      	blt.n	80039c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039aa:	79fb      	ldrb	r3, [r7, #7]
 80039ac:	f003 021f 	and.w	r2, r3, #31
 80039b0:	4907      	ldr	r1, [pc, #28]	; (80039d0 <__NVIC_EnableIRQ+0x38>)
 80039b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039b6:	095b      	lsrs	r3, r3, #5
 80039b8:	2001      	movs	r0, #1
 80039ba:	fa00 f202 	lsl.w	r2, r0, r2
 80039be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80039c2:	bf00      	nop
 80039c4:	370c      	adds	r7, #12
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop
 80039d0:	e000e100 	.word	0xe000e100

080039d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b083      	sub	sp, #12
 80039d8:	af00      	add	r7, sp, #0
 80039da:	4603      	mov	r3, r0
 80039dc:	6039      	str	r1, [r7, #0]
 80039de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	db0a      	blt.n	80039fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	b2da      	uxtb	r2, r3
 80039ec:	490c      	ldr	r1, [pc, #48]	; (8003a20 <__NVIC_SetPriority+0x4c>)
 80039ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039f2:	0112      	lsls	r2, r2, #4
 80039f4:	b2d2      	uxtb	r2, r2
 80039f6:	440b      	add	r3, r1
 80039f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039fc:	e00a      	b.n	8003a14 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	b2da      	uxtb	r2, r3
 8003a02:	4908      	ldr	r1, [pc, #32]	; (8003a24 <__NVIC_SetPriority+0x50>)
 8003a04:	79fb      	ldrb	r3, [r7, #7]
 8003a06:	f003 030f 	and.w	r3, r3, #15
 8003a0a:	3b04      	subs	r3, #4
 8003a0c:	0112      	lsls	r2, r2, #4
 8003a0e:	b2d2      	uxtb	r2, r2
 8003a10:	440b      	add	r3, r1
 8003a12:	761a      	strb	r2, [r3, #24]
}
 8003a14:	bf00      	nop
 8003a16:	370c      	adds	r7, #12
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr
 8003a20:	e000e100 	.word	0xe000e100
 8003a24:	e000ed00 	.word	0xe000ed00

08003a28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b089      	sub	sp, #36	; 0x24
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	60f8      	str	r0, [r7, #12]
 8003a30:	60b9      	str	r1, [r7, #8]
 8003a32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f003 0307 	and.w	r3, r3, #7
 8003a3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a3c:	69fb      	ldr	r3, [r7, #28]
 8003a3e:	f1c3 0307 	rsb	r3, r3, #7
 8003a42:	2b04      	cmp	r3, #4
 8003a44:	bf28      	it	cs
 8003a46:	2304      	movcs	r3, #4
 8003a48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a4a:	69fb      	ldr	r3, [r7, #28]
 8003a4c:	3304      	adds	r3, #4
 8003a4e:	2b06      	cmp	r3, #6
 8003a50:	d902      	bls.n	8003a58 <NVIC_EncodePriority+0x30>
 8003a52:	69fb      	ldr	r3, [r7, #28]
 8003a54:	3b03      	subs	r3, #3
 8003a56:	e000      	b.n	8003a5a <NVIC_EncodePriority+0x32>
 8003a58:	2300      	movs	r3, #0
 8003a5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a5c:	f04f 32ff 	mov.w	r2, #4294967295
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	fa02 f303 	lsl.w	r3, r2, r3
 8003a66:	43da      	mvns	r2, r3
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	401a      	ands	r2, r3
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a70:	f04f 31ff 	mov.w	r1, #4294967295
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	fa01 f303 	lsl.w	r3, r1, r3
 8003a7a:	43d9      	mvns	r1, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a80:	4313      	orrs	r3, r2
         );
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3724      	adds	r7, #36	; 0x24
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr
	...

08003a90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	3b01      	subs	r3, #1
 8003a9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003aa0:	d301      	bcc.n	8003aa6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e00f      	b.n	8003ac6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003aa6:	4a0a      	ldr	r2, [pc, #40]	; (8003ad0 <SysTick_Config+0x40>)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003aae:	210f      	movs	r1, #15
 8003ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ab4:	f7ff ff8e 	bl	80039d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ab8:	4b05      	ldr	r3, [pc, #20]	; (8003ad0 <SysTick_Config+0x40>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003abe:	4b04      	ldr	r3, [pc, #16]	; (8003ad0 <SysTick_Config+0x40>)
 8003ac0:	2207      	movs	r2, #7
 8003ac2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ac4:	2300      	movs	r3, #0
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3708      	adds	r7, #8
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	bf00      	nop
 8003ad0:	e000e010 	.word	0xe000e010

08003ad4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b082      	sub	sp, #8
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003adc:	6878      	ldr	r0, [r7, #4]
 8003ade:	f7ff ff29 	bl	8003934 <__NVIC_SetPriorityGrouping>
}
 8003ae2:	bf00      	nop
 8003ae4:	3708      	adds	r7, #8
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}

08003aea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003aea:	b580      	push	{r7, lr}
 8003aec:	b086      	sub	sp, #24
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	4603      	mov	r3, r0
 8003af2:	60b9      	str	r1, [r7, #8]
 8003af4:	607a      	str	r2, [r7, #4]
 8003af6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003af8:	2300      	movs	r3, #0
 8003afa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003afc:	f7ff ff3e 	bl	800397c <__NVIC_GetPriorityGrouping>
 8003b00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	68b9      	ldr	r1, [r7, #8]
 8003b06:	6978      	ldr	r0, [r7, #20]
 8003b08:	f7ff ff8e 	bl	8003a28 <NVIC_EncodePriority>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b12:	4611      	mov	r1, r2
 8003b14:	4618      	mov	r0, r3
 8003b16:	f7ff ff5d 	bl	80039d4 <__NVIC_SetPriority>
}
 8003b1a:	bf00      	nop
 8003b1c:	3718      	adds	r7, #24
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}

08003b22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b22:	b580      	push	{r7, lr}
 8003b24:	b082      	sub	sp, #8
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	4603      	mov	r3, r0
 8003b2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b30:	4618      	mov	r0, r3
 8003b32:	f7ff ff31 	bl	8003998 <__NVIC_EnableIRQ>
}
 8003b36:	bf00      	nop
 8003b38:	3708      	adds	r7, #8
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}

08003b3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b3e:	b580      	push	{r7, lr}
 8003b40:	b082      	sub	sp, #8
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f7ff ffa2 	bl	8003a90 <SysTick_Config>
 8003b4c:	4603      	mov	r3, r0
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3708      	adds	r7, #8
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}

08003b56 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b56:	b580      	push	{r7, lr}
 8003b58:	b084      	sub	sp, #16
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b62:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003b64:	f7ff feb6 	bl	80038d4 <HAL_GetTick>
 8003b68:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d008      	beq.n	8003b88 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2280      	movs	r2, #128	; 0x80
 8003b7a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e052      	b.n	8003c2e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f022 0216 	bic.w	r2, r2, #22
 8003b96:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	695a      	ldr	r2, [r3, #20]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ba6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d103      	bne.n	8003bb8 <HAL_DMA_Abort+0x62>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d007      	beq.n	8003bc8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f022 0208 	bic.w	r2, r2, #8
 8003bc6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f022 0201 	bic.w	r2, r2, #1
 8003bd6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bd8:	e013      	b.n	8003c02 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003bda:	f7ff fe7b 	bl	80038d4 <HAL_GetTick>
 8003bde:	4602      	mov	r2, r0
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	1ad3      	subs	r3, r2, r3
 8003be4:	2b05      	cmp	r3, #5
 8003be6:	d90c      	bls.n	8003c02 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2220      	movs	r2, #32
 8003bec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2203      	movs	r2, #3
 8003bf2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e015      	b.n	8003c2e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0301 	and.w	r3, r3, #1
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d1e4      	bne.n	8003bda <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c14:	223f      	movs	r2, #63	; 0x3f
 8003c16:	409a      	lsls	r2, r3
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3710      	adds	r7, #16
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}

08003c36 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003c36:	b480      	push	{r7}
 8003c38:	b083      	sub	sp, #12
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	2b02      	cmp	r3, #2
 8003c48:	d004      	beq.n	8003c54 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2280      	movs	r2, #128	; 0x80
 8003c4e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e00c      	b.n	8003c6e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2205      	movs	r2, #5
 8003c58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f022 0201 	bic.w	r2, r2, #1
 8003c6a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	370c      	adds	r7, #12
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr
	...

08003c7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b089      	sub	sp, #36	; 0x24
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
 8003c84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003c86:	2300      	movs	r3, #0
 8003c88:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003c92:	2300      	movs	r3, #0
 8003c94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003c96:	2300      	movs	r3, #0
 8003c98:	61fb      	str	r3, [r7, #28]
 8003c9a:	e175      	b.n	8003f88 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	697a      	ldr	r2, [r7, #20]
 8003cac:	4013      	ands	r3, r2
 8003cae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	f040 8164 	bne.w	8003f82 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f003 0303 	and.w	r3, r3, #3
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d005      	beq.n	8003cd2 <HAL_GPIO_Init+0x56>
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	f003 0303 	and.w	r3, r3, #3
 8003cce:	2b02      	cmp	r3, #2
 8003cd0:	d130      	bne.n	8003d34 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	005b      	lsls	r3, r3, #1
 8003cdc:	2203      	movs	r2, #3
 8003cde:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce2:	43db      	mvns	r3, r3
 8003ce4:	69ba      	ldr	r2, [r7, #24]
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	68da      	ldr	r2, [r3, #12]
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	005b      	lsls	r3, r3, #1
 8003cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf6:	69ba      	ldr	r2, [r7, #24]
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	69ba      	ldr	r2, [r7, #24]
 8003d00:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d08:	2201      	movs	r2, #1
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d10:	43db      	mvns	r3, r3
 8003d12:	69ba      	ldr	r2, [r7, #24]
 8003d14:	4013      	ands	r3, r2
 8003d16:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	091b      	lsrs	r3, r3, #4
 8003d1e:	f003 0201 	and.w	r2, r3, #1
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	fa02 f303 	lsl.w	r3, r2, r3
 8003d28:	69ba      	ldr	r2, [r7, #24]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	69ba      	ldr	r2, [r7, #24]
 8003d32:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f003 0303 	and.w	r3, r3, #3
 8003d3c:	2b03      	cmp	r3, #3
 8003d3e:	d017      	beq.n	8003d70 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003d46:	69fb      	ldr	r3, [r7, #28]
 8003d48:	005b      	lsls	r3, r3, #1
 8003d4a:	2203      	movs	r2, #3
 8003d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d50:	43db      	mvns	r3, r3
 8003d52:	69ba      	ldr	r2, [r7, #24]
 8003d54:	4013      	ands	r3, r2
 8003d56:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	689a      	ldr	r2, [r3, #8]
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	005b      	lsls	r3, r3, #1
 8003d60:	fa02 f303 	lsl.w	r3, r2, r3
 8003d64:	69ba      	ldr	r2, [r7, #24]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	69ba      	ldr	r2, [r7, #24]
 8003d6e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	f003 0303 	and.w	r3, r3, #3
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d123      	bne.n	8003dc4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003d7c:	69fb      	ldr	r3, [r7, #28]
 8003d7e:	08da      	lsrs	r2, r3, #3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	3208      	adds	r2, #8
 8003d84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	f003 0307 	and.w	r3, r3, #7
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	220f      	movs	r2, #15
 8003d94:	fa02 f303 	lsl.w	r3, r2, r3
 8003d98:	43db      	mvns	r3, r3
 8003d9a:	69ba      	ldr	r2, [r7, #24]
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	691a      	ldr	r2, [r3, #16]
 8003da4:	69fb      	ldr	r3, [r7, #28]
 8003da6:	f003 0307 	and.w	r3, r3, #7
 8003daa:	009b      	lsls	r3, r3, #2
 8003dac:	fa02 f303 	lsl.w	r3, r2, r3
 8003db0:	69ba      	ldr	r2, [r7, #24]
 8003db2:	4313      	orrs	r3, r2
 8003db4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	08da      	lsrs	r2, r3, #3
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	3208      	adds	r2, #8
 8003dbe:	69b9      	ldr	r1, [r7, #24]
 8003dc0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	005b      	lsls	r3, r3, #1
 8003dce:	2203      	movs	r2, #3
 8003dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd4:	43db      	mvns	r3, r3
 8003dd6:	69ba      	ldr	r2, [r7, #24]
 8003dd8:	4013      	ands	r3, r2
 8003dda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	f003 0203 	and.w	r2, r3, #3
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	005b      	lsls	r3, r3, #1
 8003de8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dec:	69ba      	ldr	r2, [r7, #24]
 8003dee:	4313      	orrs	r3, r2
 8003df0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	69ba      	ldr	r2, [r7, #24]
 8003df6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	f000 80be 	beq.w	8003f82 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e06:	4b66      	ldr	r3, [pc, #408]	; (8003fa0 <HAL_GPIO_Init+0x324>)
 8003e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e0a:	4a65      	ldr	r2, [pc, #404]	; (8003fa0 <HAL_GPIO_Init+0x324>)
 8003e0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e10:	6453      	str	r3, [r2, #68]	; 0x44
 8003e12:	4b63      	ldr	r3, [pc, #396]	; (8003fa0 <HAL_GPIO_Init+0x324>)
 8003e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e1a:	60fb      	str	r3, [r7, #12]
 8003e1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003e1e:	4a61      	ldr	r2, [pc, #388]	; (8003fa4 <HAL_GPIO_Init+0x328>)
 8003e20:	69fb      	ldr	r3, [r7, #28]
 8003e22:	089b      	lsrs	r3, r3, #2
 8003e24:	3302      	adds	r3, #2
 8003e26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	f003 0303 	and.w	r3, r3, #3
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	220f      	movs	r2, #15
 8003e36:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3a:	43db      	mvns	r3, r3
 8003e3c:	69ba      	ldr	r2, [r7, #24]
 8003e3e:	4013      	ands	r3, r2
 8003e40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	4a58      	ldr	r2, [pc, #352]	; (8003fa8 <HAL_GPIO_Init+0x32c>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d037      	beq.n	8003eba <HAL_GPIO_Init+0x23e>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a57      	ldr	r2, [pc, #348]	; (8003fac <HAL_GPIO_Init+0x330>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d031      	beq.n	8003eb6 <HAL_GPIO_Init+0x23a>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	4a56      	ldr	r2, [pc, #344]	; (8003fb0 <HAL_GPIO_Init+0x334>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d02b      	beq.n	8003eb2 <HAL_GPIO_Init+0x236>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a55      	ldr	r2, [pc, #340]	; (8003fb4 <HAL_GPIO_Init+0x338>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d025      	beq.n	8003eae <HAL_GPIO_Init+0x232>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a54      	ldr	r2, [pc, #336]	; (8003fb8 <HAL_GPIO_Init+0x33c>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d01f      	beq.n	8003eaa <HAL_GPIO_Init+0x22e>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a53      	ldr	r2, [pc, #332]	; (8003fbc <HAL_GPIO_Init+0x340>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d019      	beq.n	8003ea6 <HAL_GPIO_Init+0x22a>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a52      	ldr	r2, [pc, #328]	; (8003fc0 <HAL_GPIO_Init+0x344>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d013      	beq.n	8003ea2 <HAL_GPIO_Init+0x226>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a51      	ldr	r2, [pc, #324]	; (8003fc4 <HAL_GPIO_Init+0x348>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d00d      	beq.n	8003e9e <HAL_GPIO_Init+0x222>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a50      	ldr	r2, [pc, #320]	; (8003fc8 <HAL_GPIO_Init+0x34c>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d007      	beq.n	8003e9a <HAL_GPIO_Init+0x21e>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a4f      	ldr	r2, [pc, #316]	; (8003fcc <HAL_GPIO_Init+0x350>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d101      	bne.n	8003e96 <HAL_GPIO_Init+0x21a>
 8003e92:	2309      	movs	r3, #9
 8003e94:	e012      	b.n	8003ebc <HAL_GPIO_Init+0x240>
 8003e96:	230a      	movs	r3, #10
 8003e98:	e010      	b.n	8003ebc <HAL_GPIO_Init+0x240>
 8003e9a:	2308      	movs	r3, #8
 8003e9c:	e00e      	b.n	8003ebc <HAL_GPIO_Init+0x240>
 8003e9e:	2307      	movs	r3, #7
 8003ea0:	e00c      	b.n	8003ebc <HAL_GPIO_Init+0x240>
 8003ea2:	2306      	movs	r3, #6
 8003ea4:	e00a      	b.n	8003ebc <HAL_GPIO_Init+0x240>
 8003ea6:	2305      	movs	r3, #5
 8003ea8:	e008      	b.n	8003ebc <HAL_GPIO_Init+0x240>
 8003eaa:	2304      	movs	r3, #4
 8003eac:	e006      	b.n	8003ebc <HAL_GPIO_Init+0x240>
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e004      	b.n	8003ebc <HAL_GPIO_Init+0x240>
 8003eb2:	2302      	movs	r3, #2
 8003eb4:	e002      	b.n	8003ebc <HAL_GPIO_Init+0x240>
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e000      	b.n	8003ebc <HAL_GPIO_Init+0x240>
 8003eba:	2300      	movs	r3, #0
 8003ebc:	69fa      	ldr	r2, [r7, #28]
 8003ebe:	f002 0203 	and.w	r2, r2, #3
 8003ec2:	0092      	lsls	r2, r2, #2
 8003ec4:	4093      	lsls	r3, r2
 8003ec6:	69ba      	ldr	r2, [r7, #24]
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003ecc:	4935      	ldr	r1, [pc, #212]	; (8003fa4 <HAL_GPIO_Init+0x328>)
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	089b      	lsrs	r3, r3, #2
 8003ed2:	3302      	adds	r3, #2
 8003ed4:	69ba      	ldr	r2, [r7, #24]
 8003ed6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003eda:	4b3d      	ldr	r3, [pc, #244]	; (8003fd0 <HAL_GPIO_Init+0x354>)
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	43db      	mvns	r3, r3
 8003ee4:	69ba      	ldr	r2, [r7, #24]
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d003      	beq.n	8003efe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003ef6:	69ba      	ldr	r2, [r7, #24]
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	4313      	orrs	r3, r2
 8003efc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003efe:	4a34      	ldr	r2, [pc, #208]	; (8003fd0 <HAL_GPIO_Init+0x354>)
 8003f00:	69bb      	ldr	r3, [r7, #24]
 8003f02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f04:	4b32      	ldr	r3, [pc, #200]	; (8003fd0 <HAL_GPIO_Init+0x354>)
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	43db      	mvns	r3, r3
 8003f0e:	69ba      	ldr	r2, [r7, #24]
 8003f10:	4013      	ands	r3, r2
 8003f12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d003      	beq.n	8003f28 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003f20:	69ba      	ldr	r2, [r7, #24]
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	4313      	orrs	r3, r2
 8003f26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f28:	4a29      	ldr	r2, [pc, #164]	; (8003fd0 <HAL_GPIO_Init+0x354>)
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f2e:	4b28      	ldr	r3, [pc, #160]	; (8003fd0 <HAL_GPIO_Init+0x354>)
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	43db      	mvns	r3, r3
 8003f38:	69ba      	ldr	r2, [r7, #24]
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d003      	beq.n	8003f52 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003f4a:	69ba      	ldr	r2, [r7, #24]
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f52:	4a1f      	ldr	r2, [pc, #124]	; (8003fd0 <HAL_GPIO_Init+0x354>)
 8003f54:	69bb      	ldr	r3, [r7, #24]
 8003f56:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f58:	4b1d      	ldr	r3, [pc, #116]	; (8003fd0 <HAL_GPIO_Init+0x354>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	43db      	mvns	r3, r3
 8003f62:	69ba      	ldr	r2, [r7, #24]
 8003f64:	4013      	ands	r3, r2
 8003f66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d003      	beq.n	8003f7c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003f74:	69ba      	ldr	r2, [r7, #24]
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003f7c:	4a14      	ldr	r2, [pc, #80]	; (8003fd0 <HAL_GPIO_Init+0x354>)
 8003f7e:	69bb      	ldr	r3, [r7, #24]
 8003f80:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	3301      	adds	r3, #1
 8003f86:	61fb      	str	r3, [r7, #28]
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	2b0f      	cmp	r3, #15
 8003f8c:	f67f ae86 	bls.w	8003c9c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003f90:	bf00      	nop
 8003f92:	bf00      	nop
 8003f94:	3724      	adds	r7, #36	; 0x24
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	40023800 	.word	0x40023800
 8003fa4:	40013800 	.word	0x40013800
 8003fa8:	40020000 	.word	0x40020000
 8003fac:	40020400 	.word	0x40020400
 8003fb0:	40020800 	.word	0x40020800
 8003fb4:	40020c00 	.word	0x40020c00
 8003fb8:	40021000 	.word	0x40021000
 8003fbc:	40021400 	.word	0x40021400
 8003fc0:	40021800 	.word	0x40021800
 8003fc4:	40021c00 	.word	0x40021c00
 8003fc8:	40022000 	.word	0x40022000
 8003fcc:	40022400 	.word	0x40022400
 8003fd0:	40013c00 	.word	0x40013c00

08003fd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
 8003fdc:	460b      	mov	r3, r1
 8003fde:	807b      	strh	r3, [r7, #2]
 8003fe0:	4613      	mov	r3, r2
 8003fe2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003fe4:	787b      	ldrb	r3, [r7, #1]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d003      	beq.n	8003ff2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003fea:	887a      	ldrh	r2, [r7, #2]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003ff0:	e003      	b.n	8003ffa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003ff2:	887b      	ldrh	r3, [r7, #2]
 8003ff4:	041a      	lsls	r2, r3, #16
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	619a      	str	r2, [r3, #24]
}
 8003ffa:	bf00      	nop
 8003ffc:	370c      	adds	r7, #12
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr
	...

08004008 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b082      	sub	sp, #8
 800400c:	af00      	add	r7, sp, #0
 800400e:	4603      	mov	r3, r0
 8004010:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004012:	4b08      	ldr	r3, [pc, #32]	; (8004034 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004014:	695a      	ldr	r2, [r3, #20]
 8004016:	88fb      	ldrh	r3, [r7, #6]
 8004018:	4013      	ands	r3, r2
 800401a:	2b00      	cmp	r3, #0
 800401c:	d006      	beq.n	800402c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800401e:	4a05      	ldr	r2, [pc, #20]	; (8004034 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004020:	88fb      	ldrh	r3, [r7, #6]
 8004022:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004024:	88fb      	ldrh	r3, [r7, #6]
 8004026:	4618      	mov	r0, r3
 8004028:	f000 f806 	bl	8004038 <HAL_GPIO_EXTI_Callback>
  }
}
 800402c:	bf00      	nop
 800402e:	3708      	adds	r7, #8
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}
 8004034:	40013c00 	.word	0x40013c00

08004038 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004038:	b480      	push	{r7}
 800403a:	b083      	sub	sp, #12
 800403c:	af00      	add	r7, sp, #0
 800403e:	4603      	mov	r3, r0
 8004040:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004042:	bf00      	nop
 8004044:	370c      	adds	r7, #12
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr
	...

08004050 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004050:	b480      	push	{r7}
 8004052:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004054:	4b05      	ldr	r3, [pc, #20]	; (800406c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a04      	ldr	r2, [pc, #16]	; (800406c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800405a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800405e:	6013      	str	r3, [r2, #0]
}
 8004060:	bf00      	nop
 8004062:	46bd      	mov	sp, r7
 8004064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004068:	4770      	bx	lr
 800406a:	bf00      	nop
 800406c:	40007000 	.word	0x40007000

08004070 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b082      	sub	sp, #8
 8004074:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004076:	2300      	movs	r3, #0
 8004078:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800407a:	4b23      	ldr	r3, [pc, #140]	; (8004108 <HAL_PWREx_EnableOverDrive+0x98>)
 800407c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800407e:	4a22      	ldr	r2, [pc, #136]	; (8004108 <HAL_PWREx_EnableOverDrive+0x98>)
 8004080:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004084:	6413      	str	r3, [r2, #64]	; 0x40
 8004086:	4b20      	ldr	r3, [pc, #128]	; (8004108 <HAL_PWREx_EnableOverDrive+0x98>)
 8004088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800408e:	603b      	str	r3, [r7, #0]
 8004090:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004092:	4b1e      	ldr	r3, [pc, #120]	; (800410c <HAL_PWREx_EnableOverDrive+0x9c>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a1d      	ldr	r2, [pc, #116]	; (800410c <HAL_PWREx_EnableOverDrive+0x9c>)
 8004098:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800409c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800409e:	f7ff fc19 	bl	80038d4 <HAL_GetTick>
 80040a2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80040a4:	e009      	b.n	80040ba <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80040a6:	f7ff fc15 	bl	80038d4 <HAL_GetTick>
 80040aa:	4602      	mov	r2, r0
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	1ad3      	subs	r3, r2, r3
 80040b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80040b4:	d901      	bls.n	80040ba <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e022      	b.n	8004100 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80040ba:	4b14      	ldr	r3, [pc, #80]	; (800410c <HAL_PWREx_EnableOverDrive+0x9c>)
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040c6:	d1ee      	bne.n	80040a6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80040c8:	4b10      	ldr	r3, [pc, #64]	; (800410c <HAL_PWREx_EnableOverDrive+0x9c>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a0f      	ldr	r2, [pc, #60]	; (800410c <HAL_PWREx_EnableOverDrive+0x9c>)
 80040ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040d2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80040d4:	f7ff fbfe 	bl	80038d4 <HAL_GetTick>
 80040d8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80040da:	e009      	b.n	80040f0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80040dc:	f7ff fbfa 	bl	80038d4 <HAL_GetTick>
 80040e0:	4602      	mov	r2, r0
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80040ea:	d901      	bls.n	80040f0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80040ec:	2303      	movs	r3, #3
 80040ee:	e007      	b.n	8004100 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80040f0:	4b06      	ldr	r3, [pc, #24]	; (800410c <HAL_PWREx_EnableOverDrive+0x9c>)
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040f8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80040fc:	d1ee      	bne.n	80040dc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80040fe:	2300      	movs	r3, #0
}
 8004100:	4618      	mov	r0, r3
 8004102:	3708      	adds	r7, #8
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}
 8004108:	40023800 	.word	0x40023800
 800410c:	40007000 	.word	0x40007000

08004110 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b086      	sub	sp, #24
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004118:	2300      	movs	r3, #0
 800411a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d101      	bne.n	8004126 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e291      	b.n	800464a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	2b00      	cmp	r3, #0
 8004130:	f000 8087 	beq.w	8004242 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004134:	4b96      	ldr	r3, [pc, #600]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	f003 030c 	and.w	r3, r3, #12
 800413c:	2b04      	cmp	r3, #4
 800413e:	d00c      	beq.n	800415a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004140:	4b93      	ldr	r3, [pc, #588]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	f003 030c 	and.w	r3, r3, #12
 8004148:	2b08      	cmp	r3, #8
 800414a:	d112      	bne.n	8004172 <HAL_RCC_OscConfig+0x62>
 800414c:	4b90      	ldr	r3, [pc, #576]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004154:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004158:	d10b      	bne.n	8004172 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800415a:	4b8d      	ldr	r3, [pc, #564]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004162:	2b00      	cmp	r3, #0
 8004164:	d06c      	beq.n	8004240 <HAL_RCC_OscConfig+0x130>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d168      	bne.n	8004240 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e26b      	b.n	800464a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800417a:	d106      	bne.n	800418a <HAL_RCC_OscConfig+0x7a>
 800417c:	4b84      	ldr	r3, [pc, #528]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a83      	ldr	r2, [pc, #524]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 8004182:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004186:	6013      	str	r3, [r2, #0]
 8004188:	e02e      	b.n	80041e8 <HAL_RCC_OscConfig+0xd8>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d10c      	bne.n	80041ac <HAL_RCC_OscConfig+0x9c>
 8004192:	4b7f      	ldr	r3, [pc, #508]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a7e      	ldr	r2, [pc, #504]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 8004198:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800419c:	6013      	str	r3, [r2, #0]
 800419e:	4b7c      	ldr	r3, [pc, #496]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a7b      	ldr	r2, [pc, #492]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 80041a4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041a8:	6013      	str	r3, [r2, #0]
 80041aa:	e01d      	b.n	80041e8 <HAL_RCC_OscConfig+0xd8>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80041b4:	d10c      	bne.n	80041d0 <HAL_RCC_OscConfig+0xc0>
 80041b6:	4b76      	ldr	r3, [pc, #472]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a75      	ldr	r2, [pc, #468]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 80041bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80041c0:	6013      	str	r3, [r2, #0]
 80041c2:	4b73      	ldr	r3, [pc, #460]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a72      	ldr	r2, [pc, #456]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 80041c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041cc:	6013      	str	r3, [r2, #0]
 80041ce:	e00b      	b.n	80041e8 <HAL_RCC_OscConfig+0xd8>
 80041d0:	4b6f      	ldr	r3, [pc, #444]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a6e      	ldr	r2, [pc, #440]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 80041d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041da:	6013      	str	r3, [r2, #0]
 80041dc:	4b6c      	ldr	r3, [pc, #432]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a6b      	ldr	r2, [pc, #428]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 80041e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d013      	beq.n	8004218 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041f0:	f7ff fb70 	bl	80038d4 <HAL_GetTick>
 80041f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041f6:	e008      	b.n	800420a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041f8:	f7ff fb6c 	bl	80038d4 <HAL_GetTick>
 80041fc:	4602      	mov	r2, r0
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	1ad3      	subs	r3, r2, r3
 8004202:	2b64      	cmp	r3, #100	; 0x64
 8004204:	d901      	bls.n	800420a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004206:	2303      	movs	r3, #3
 8004208:	e21f      	b.n	800464a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800420a:	4b61      	ldr	r3, [pc, #388]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004212:	2b00      	cmp	r3, #0
 8004214:	d0f0      	beq.n	80041f8 <HAL_RCC_OscConfig+0xe8>
 8004216:	e014      	b.n	8004242 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004218:	f7ff fb5c 	bl	80038d4 <HAL_GetTick>
 800421c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800421e:	e008      	b.n	8004232 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004220:	f7ff fb58 	bl	80038d4 <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	2b64      	cmp	r3, #100	; 0x64
 800422c:	d901      	bls.n	8004232 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e20b      	b.n	800464a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004232:	4b57      	ldr	r3, [pc, #348]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800423a:	2b00      	cmp	r3, #0
 800423c:	d1f0      	bne.n	8004220 <HAL_RCC_OscConfig+0x110>
 800423e:	e000      	b.n	8004242 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004240:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f003 0302 	and.w	r3, r3, #2
 800424a:	2b00      	cmp	r3, #0
 800424c:	d069      	beq.n	8004322 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800424e:	4b50      	ldr	r3, [pc, #320]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	f003 030c 	and.w	r3, r3, #12
 8004256:	2b00      	cmp	r3, #0
 8004258:	d00b      	beq.n	8004272 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800425a:	4b4d      	ldr	r3, [pc, #308]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	f003 030c 	and.w	r3, r3, #12
 8004262:	2b08      	cmp	r3, #8
 8004264:	d11c      	bne.n	80042a0 <HAL_RCC_OscConfig+0x190>
 8004266:	4b4a      	ldr	r3, [pc, #296]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d116      	bne.n	80042a0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004272:	4b47      	ldr	r3, [pc, #284]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f003 0302 	and.w	r3, r3, #2
 800427a:	2b00      	cmp	r3, #0
 800427c:	d005      	beq.n	800428a <HAL_RCC_OscConfig+0x17a>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	68db      	ldr	r3, [r3, #12]
 8004282:	2b01      	cmp	r3, #1
 8004284:	d001      	beq.n	800428a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e1df      	b.n	800464a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800428a:	4b41      	ldr	r3, [pc, #260]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	691b      	ldr	r3, [r3, #16]
 8004296:	00db      	lsls	r3, r3, #3
 8004298:	493d      	ldr	r1, [pc, #244]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 800429a:	4313      	orrs	r3, r2
 800429c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800429e:	e040      	b.n	8004322 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d023      	beq.n	80042f0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042a8:	4b39      	ldr	r3, [pc, #228]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a38      	ldr	r2, [pc, #224]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 80042ae:	f043 0301 	orr.w	r3, r3, #1
 80042b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042b4:	f7ff fb0e 	bl	80038d4 <HAL_GetTick>
 80042b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042ba:	e008      	b.n	80042ce <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042bc:	f7ff fb0a 	bl	80038d4 <HAL_GetTick>
 80042c0:	4602      	mov	r2, r0
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	1ad3      	subs	r3, r2, r3
 80042c6:	2b02      	cmp	r3, #2
 80042c8:	d901      	bls.n	80042ce <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	e1bd      	b.n	800464a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042ce:	4b30      	ldr	r3, [pc, #192]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 0302 	and.w	r3, r3, #2
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d0f0      	beq.n	80042bc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042da:	4b2d      	ldr	r3, [pc, #180]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	691b      	ldr	r3, [r3, #16]
 80042e6:	00db      	lsls	r3, r3, #3
 80042e8:	4929      	ldr	r1, [pc, #164]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 80042ea:	4313      	orrs	r3, r2
 80042ec:	600b      	str	r3, [r1, #0]
 80042ee:	e018      	b.n	8004322 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042f0:	4b27      	ldr	r3, [pc, #156]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a26      	ldr	r2, [pc, #152]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 80042f6:	f023 0301 	bic.w	r3, r3, #1
 80042fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042fc:	f7ff faea 	bl	80038d4 <HAL_GetTick>
 8004300:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004302:	e008      	b.n	8004316 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004304:	f7ff fae6 	bl	80038d4 <HAL_GetTick>
 8004308:	4602      	mov	r2, r0
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	1ad3      	subs	r3, r2, r3
 800430e:	2b02      	cmp	r3, #2
 8004310:	d901      	bls.n	8004316 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004312:	2303      	movs	r3, #3
 8004314:	e199      	b.n	800464a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004316:	4b1e      	ldr	r3, [pc, #120]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0302 	and.w	r3, r3, #2
 800431e:	2b00      	cmp	r3, #0
 8004320:	d1f0      	bne.n	8004304 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0308 	and.w	r3, r3, #8
 800432a:	2b00      	cmp	r3, #0
 800432c:	d038      	beq.n	80043a0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	695b      	ldr	r3, [r3, #20]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d019      	beq.n	800436a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004336:	4b16      	ldr	r3, [pc, #88]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 8004338:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800433a:	4a15      	ldr	r2, [pc, #84]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 800433c:	f043 0301 	orr.w	r3, r3, #1
 8004340:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004342:	f7ff fac7 	bl	80038d4 <HAL_GetTick>
 8004346:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004348:	e008      	b.n	800435c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800434a:	f7ff fac3 	bl	80038d4 <HAL_GetTick>
 800434e:	4602      	mov	r2, r0
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	1ad3      	subs	r3, r2, r3
 8004354:	2b02      	cmp	r3, #2
 8004356:	d901      	bls.n	800435c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004358:	2303      	movs	r3, #3
 800435a:	e176      	b.n	800464a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800435c:	4b0c      	ldr	r3, [pc, #48]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 800435e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004360:	f003 0302 	and.w	r3, r3, #2
 8004364:	2b00      	cmp	r3, #0
 8004366:	d0f0      	beq.n	800434a <HAL_RCC_OscConfig+0x23a>
 8004368:	e01a      	b.n	80043a0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800436a:	4b09      	ldr	r3, [pc, #36]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 800436c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800436e:	4a08      	ldr	r2, [pc, #32]	; (8004390 <HAL_RCC_OscConfig+0x280>)
 8004370:	f023 0301 	bic.w	r3, r3, #1
 8004374:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004376:	f7ff faad 	bl	80038d4 <HAL_GetTick>
 800437a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800437c:	e00a      	b.n	8004394 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800437e:	f7ff faa9 	bl	80038d4 <HAL_GetTick>
 8004382:	4602      	mov	r2, r0
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	1ad3      	subs	r3, r2, r3
 8004388:	2b02      	cmp	r3, #2
 800438a:	d903      	bls.n	8004394 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800438c:	2303      	movs	r3, #3
 800438e:	e15c      	b.n	800464a <HAL_RCC_OscConfig+0x53a>
 8004390:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004394:	4b91      	ldr	r3, [pc, #580]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 8004396:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004398:	f003 0302 	and.w	r3, r3, #2
 800439c:	2b00      	cmp	r3, #0
 800439e:	d1ee      	bne.n	800437e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 0304 	and.w	r3, r3, #4
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	f000 80a4 	beq.w	80044f6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043ae:	4b8b      	ldr	r3, [pc, #556]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 80043b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d10d      	bne.n	80043d6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80043ba:	4b88      	ldr	r3, [pc, #544]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 80043bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043be:	4a87      	ldr	r2, [pc, #540]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 80043c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043c4:	6413      	str	r3, [r2, #64]	; 0x40
 80043c6:	4b85      	ldr	r3, [pc, #532]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 80043c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043ce:	60bb      	str	r3, [r7, #8]
 80043d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043d2:	2301      	movs	r3, #1
 80043d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80043d6:	4b82      	ldr	r3, [pc, #520]	; (80045e0 <HAL_RCC_OscConfig+0x4d0>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d118      	bne.n	8004414 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80043e2:	4b7f      	ldr	r3, [pc, #508]	; (80045e0 <HAL_RCC_OscConfig+0x4d0>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a7e      	ldr	r2, [pc, #504]	; (80045e0 <HAL_RCC_OscConfig+0x4d0>)
 80043e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043ee:	f7ff fa71 	bl	80038d4 <HAL_GetTick>
 80043f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80043f4:	e008      	b.n	8004408 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043f6:	f7ff fa6d 	bl	80038d4 <HAL_GetTick>
 80043fa:	4602      	mov	r2, r0
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	1ad3      	subs	r3, r2, r3
 8004400:	2b64      	cmp	r3, #100	; 0x64
 8004402:	d901      	bls.n	8004408 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004404:	2303      	movs	r3, #3
 8004406:	e120      	b.n	800464a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004408:	4b75      	ldr	r3, [pc, #468]	; (80045e0 <HAL_RCC_OscConfig+0x4d0>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004410:	2b00      	cmp	r3, #0
 8004412:	d0f0      	beq.n	80043f6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	2b01      	cmp	r3, #1
 800441a:	d106      	bne.n	800442a <HAL_RCC_OscConfig+0x31a>
 800441c:	4b6f      	ldr	r3, [pc, #444]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 800441e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004420:	4a6e      	ldr	r2, [pc, #440]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 8004422:	f043 0301 	orr.w	r3, r3, #1
 8004426:	6713      	str	r3, [r2, #112]	; 0x70
 8004428:	e02d      	b.n	8004486 <HAL_RCC_OscConfig+0x376>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d10c      	bne.n	800444c <HAL_RCC_OscConfig+0x33c>
 8004432:	4b6a      	ldr	r3, [pc, #424]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 8004434:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004436:	4a69      	ldr	r2, [pc, #420]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 8004438:	f023 0301 	bic.w	r3, r3, #1
 800443c:	6713      	str	r3, [r2, #112]	; 0x70
 800443e:	4b67      	ldr	r3, [pc, #412]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 8004440:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004442:	4a66      	ldr	r2, [pc, #408]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 8004444:	f023 0304 	bic.w	r3, r3, #4
 8004448:	6713      	str	r3, [r2, #112]	; 0x70
 800444a:	e01c      	b.n	8004486 <HAL_RCC_OscConfig+0x376>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	2b05      	cmp	r3, #5
 8004452:	d10c      	bne.n	800446e <HAL_RCC_OscConfig+0x35e>
 8004454:	4b61      	ldr	r3, [pc, #388]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 8004456:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004458:	4a60      	ldr	r2, [pc, #384]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 800445a:	f043 0304 	orr.w	r3, r3, #4
 800445e:	6713      	str	r3, [r2, #112]	; 0x70
 8004460:	4b5e      	ldr	r3, [pc, #376]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 8004462:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004464:	4a5d      	ldr	r2, [pc, #372]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 8004466:	f043 0301 	orr.w	r3, r3, #1
 800446a:	6713      	str	r3, [r2, #112]	; 0x70
 800446c:	e00b      	b.n	8004486 <HAL_RCC_OscConfig+0x376>
 800446e:	4b5b      	ldr	r3, [pc, #364]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 8004470:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004472:	4a5a      	ldr	r2, [pc, #360]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 8004474:	f023 0301 	bic.w	r3, r3, #1
 8004478:	6713      	str	r3, [r2, #112]	; 0x70
 800447a:	4b58      	ldr	r3, [pc, #352]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 800447c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800447e:	4a57      	ldr	r2, [pc, #348]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 8004480:	f023 0304 	bic.w	r3, r3, #4
 8004484:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d015      	beq.n	80044ba <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800448e:	f7ff fa21 	bl	80038d4 <HAL_GetTick>
 8004492:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004494:	e00a      	b.n	80044ac <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004496:	f7ff fa1d 	bl	80038d4 <HAL_GetTick>
 800449a:	4602      	mov	r2, r0
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d901      	bls.n	80044ac <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80044a8:	2303      	movs	r3, #3
 80044aa:	e0ce      	b.n	800464a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044ac:	4b4b      	ldr	r3, [pc, #300]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 80044ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044b0:	f003 0302 	and.w	r3, r3, #2
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d0ee      	beq.n	8004496 <HAL_RCC_OscConfig+0x386>
 80044b8:	e014      	b.n	80044e4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044ba:	f7ff fa0b 	bl	80038d4 <HAL_GetTick>
 80044be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044c0:	e00a      	b.n	80044d8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044c2:	f7ff fa07 	bl	80038d4 <HAL_GetTick>
 80044c6:	4602      	mov	r2, r0
 80044c8:	693b      	ldr	r3, [r7, #16]
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d901      	bls.n	80044d8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80044d4:	2303      	movs	r3, #3
 80044d6:	e0b8      	b.n	800464a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044d8:	4b40      	ldr	r3, [pc, #256]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 80044da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044dc:	f003 0302 	and.w	r3, r3, #2
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d1ee      	bne.n	80044c2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80044e4:	7dfb      	ldrb	r3, [r7, #23]
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d105      	bne.n	80044f6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044ea:	4b3c      	ldr	r3, [pc, #240]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 80044ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ee:	4a3b      	ldr	r2, [pc, #236]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 80044f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044f4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	699b      	ldr	r3, [r3, #24]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	f000 80a4 	beq.w	8004648 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004500:	4b36      	ldr	r3, [pc, #216]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	f003 030c 	and.w	r3, r3, #12
 8004508:	2b08      	cmp	r3, #8
 800450a:	d06b      	beq.n	80045e4 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	699b      	ldr	r3, [r3, #24]
 8004510:	2b02      	cmp	r3, #2
 8004512:	d149      	bne.n	80045a8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004514:	4b31      	ldr	r3, [pc, #196]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a30      	ldr	r2, [pc, #192]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 800451a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800451e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004520:	f7ff f9d8 	bl	80038d4 <HAL_GetTick>
 8004524:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004526:	e008      	b.n	800453a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004528:	f7ff f9d4 	bl	80038d4 <HAL_GetTick>
 800452c:	4602      	mov	r2, r0
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	2b02      	cmp	r3, #2
 8004534:	d901      	bls.n	800453a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004536:	2303      	movs	r3, #3
 8004538:	e087      	b.n	800464a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800453a:	4b28      	ldr	r3, [pc, #160]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004542:	2b00      	cmp	r3, #0
 8004544:	d1f0      	bne.n	8004528 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	69da      	ldr	r2, [r3, #28]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6a1b      	ldr	r3, [r3, #32]
 800454e:	431a      	orrs	r2, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004554:	019b      	lsls	r3, r3, #6
 8004556:	431a      	orrs	r2, r3
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800455c:	085b      	lsrs	r3, r3, #1
 800455e:	3b01      	subs	r3, #1
 8004560:	041b      	lsls	r3, r3, #16
 8004562:	431a      	orrs	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004568:	061b      	lsls	r3, r3, #24
 800456a:	4313      	orrs	r3, r2
 800456c:	4a1b      	ldr	r2, [pc, #108]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 800456e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004572:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004574:	4b19      	ldr	r3, [pc, #100]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a18      	ldr	r2, [pc, #96]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 800457a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800457e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004580:	f7ff f9a8 	bl	80038d4 <HAL_GetTick>
 8004584:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004586:	e008      	b.n	800459a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004588:	f7ff f9a4 	bl	80038d4 <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	2b02      	cmp	r3, #2
 8004594:	d901      	bls.n	800459a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e057      	b.n	800464a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800459a:	4b10      	ldr	r3, [pc, #64]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d0f0      	beq.n	8004588 <HAL_RCC_OscConfig+0x478>
 80045a6:	e04f      	b.n	8004648 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045a8:	4b0c      	ldr	r3, [pc, #48]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a0b      	ldr	r2, [pc, #44]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 80045ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80045b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045b4:	f7ff f98e 	bl	80038d4 <HAL_GetTick>
 80045b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045ba:	e008      	b.n	80045ce <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045bc:	f7ff f98a 	bl	80038d4 <HAL_GetTick>
 80045c0:	4602      	mov	r2, r0
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	d901      	bls.n	80045ce <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80045ca:	2303      	movs	r3, #3
 80045cc:	e03d      	b.n	800464a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045ce:	4b03      	ldr	r3, [pc, #12]	; (80045dc <HAL_RCC_OscConfig+0x4cc>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d1f0      	bne.n	80045bc <HAL_RCC_OscConfig+0x4ac>
 80045da:	e035      	b.n	8004648 <HAL_RCC_OscConfig+0x538>
 80045dc:	40023800 	.word	0x40023800
 80045e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80045e4:	4b1b      	ldr	r3, [pc, #108]	; (8004654 <HAL_RCC_OscConfig+0x544>)
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d028      	beq.n	8004644 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d121      	bne.n	8004644 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800460a:	429a      	cmp	r2, r3
 800460c:	d11a      	bne.n	8004644 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800460e:	68fa      	ldr	r2, [r7, #12]
 8004610:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004614:	4013      	ands	r3, r2
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800461a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800461c:	4293      	cmp	r3, r2
 800461e:	d111      	bne.n	8004644 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800462a:	085b      	lsrs	r3, r3, #1
 800462c:	3b01      	subs	r3, #1
 800462e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004630:	429a      	cmp	r2, r3
 8004632:	d107      	bne.n	8004644 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800463e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004640:	429a      	cmp	r2, r3
 8004642:	d001      	beq.n	8004648 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e000      	b.n	800464a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004648:	2300      	movs	r3, #0
}
 800464a:	4618      	mov	r0, r3
 800464c:	3718      	adds	r7, #24
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	40023800 	.word	0x40023800

08004658 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004662:	2300      	movs	r3, #0
 8004664:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d101      	bne.n	8004670 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	e0d0      	b.n	8004812 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004670:	4b6a      	ldr	r3, [pc, #424]	; (800481c <HAL_RCC_ClockConfig+0x1c4>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 030f 	and.w	r3, r3, #15
 8004678:	683a      	ldr	r2, [r7, #0]
 800467a:	429a      	cmp	r2, r3
 800467c:	d910      	bls.n	80046a0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800467e:	4b67      	ldr	r3, [pc, #412]	; (800481c <HAL_RCC_ClockConfig+0x1c4>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f023 020f 	bic.w	r2, r3, #15
 8004686:	4965      	ldr	r1, [pc, #404]	; (800481c <HAL_RCC_ClockConfig+0x1c4>)
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	4313      	orrs	r3, r2
 800468c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800468e:	4b63      	ldr	r3, [pc, #396]	; (800481c <HAL_RCC_ClockConfig+0x1c4>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 030f 	and.w	r3, r3, #15
 8004696:	683a      	ldr	r2, [r7, #0]
 8004698:	429a      	cmp	r2, r3
 800469a:	d001      	beq.n	80046a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	e0b8      	b.n	8004812 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 0302 	and.w	r3, r3, #2
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d020      	beq.n	80046ee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 0304 	and.w	r3, r3, #4
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d005      	beq.n	80046c4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046b8:	4b59      	ldr	r3, [pc, #356]	; (8004820 <HAL_RCC_ClockConfig+0x1c8>)
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	4a58      	ldr	r2, [pc, #352]	; (8004820 <HAL_RCC_ClockConfig+0x1c8>)
 80046be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80046c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 0308 	and.w	r3, r3, #8
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d005      	beq.n	80046dc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046d0:	4b53      	ldr	r3, [pc, #332]	; (8004820 <HAL_RCC_ClockConfig+0x1c8>)
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	4a52      	ldr	r2, [pc, #328]	; (8004820 <HAL_RCC_ClockConfig+0x1c8>)
 80046d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80046da:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046dc:	4b50      	ldr	r3, [pc, #320]	; (8004820 <HAL_RCC_ClockConfig+0x1c8>)
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	494d      	ldr	r1, [pc, #308]	; (8004820 <HAL_RCC_ClockConfig+0x1c8>)
 80046ea:	4313      	orrs	r3, r2
 80046ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 0301 	and.w	r3, r3, #1
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d040      	beq.n	800477c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d107      	bne.n	8004712 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004702:	4b47      	ldr	r3, [pc, #284]	; (8004820 <HAL_RCC_ClockConfig+0x1c8>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800470a:	2b00      	cmp	r3, #0
 800470c:	d115      	bne.n	800473a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	e07f      	b.n	8004812 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	2b02      	cmp	r3, #2
 8004718:	d107      	bne.n	800472a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800471a:	4b41      	ldr	r3, [pc, #260]	; (8004820 <HAL_RCC_ClockConfig+0x1c8>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004722:	2b00      	cmp	r3, #0
 8004724:	d109      	bne.n	800473a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e073      	b.n	8004812 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800472a:	4b3d      	ldr	r3, [pc, #244]	; (8004820 <HAL_RCC_ClockConfig+0x1c8>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0302 	and.w	r3, r3, #2
 8004732:	2b00      	cmp	r3, #0
 8004734:	d101      	bne.n	800473a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	e06b      	b.n	8004812 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800473a:	4b39      	ldr	r3, [pc, #228]	; (8004820 <HAL_RCC_ClockConfig+0x1c8>)
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	f023 0203 	bic.w	r2, r3, #3
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	4936      	ldr	r1, [pc, #216]	; (8004820 <HAL_RCC_ClockConfig+0x1c8>)
 8004748:	4313      	orrs	r3, r2
 800474a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800474c:	f7ff f8c2 	bl	80038d4 <HAL_GetTick>
 8004750:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004752:	e00a      	b.n	800476a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004754:	f7ff f8be 	bl	80038d4 <HAL_GetTick>
 8004758:	4602      	mov	r2, r0
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	1ad3      	subs	r3, r2, r3
 800475e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004762:	4293      	cmp	r3, r2
 8004764:	d901      	bls.n	800476a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	e053      	b.n	8004812 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800476a:	4b2d      	ldr	r3, [pc, #180]	; (8004820 <HAL_RCC_ClockConfig+0x1c8>)
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	f003 020c 	and.w	r2, r3, #12
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	429a      	cmp	r2, r3
 800477a:	d1eb      	bne.n	8004754 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800477c:	4b27      	ldr	r3, [pc, #156]	; (800481c <HAL_RCC_ClockConfig+0x1c4>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f003 030f 	and.w	r3, r3, #15
 8004784:	683a      	ldr	r2, [r7, #0]
 8004786:	429a      	cmp	r2, r3
 8004788:	d210      	bcs.n	80047ac <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800478a:	4b24      	ldr	r3, [pc, #144]	; (800481c <HAL_RCC_ClockConfig+0x1c4>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f023 020f 	bic.w	r2, r3, #15
 8004792:	4922      	ldr	r1, [pc, #136]	; (800481c <HAL_RCC_ClockConfig+0x1c4>)
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	4313      	orrs	r3, r2
 8004798:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800479a:	4b20      	ldr	r3, [pc, #128]	; (800481c <HAL_RCC_ClockConfig+0x1c4>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 030f 	and.w	r3, r3, #15
 80047a2:	683a      	ldr	r2, [r7, #0]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d001      	beq.n	80047ac <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e032      	b.n	8004812 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 0304 	and.w	r3, r3, #4
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d008      	beq.n	80047ca <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047b8:	4b19      	ldr	r3, [pc, #100]	; (8004820 <HAL_RCC_ClockConfig+0x1c8>)
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	68db      	ldr	r3, [r3, #12]
 80047c4:	4916      	ldr	r1, [pc, #88]	; (8004820 <HAL_RCC_ClockConfig+0x1c8>)
 80047c6:	4313      	orrs	r3, r2
 80047c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f003 0308 	and.w	r3, r3, #8
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d009      	beq.n	80047ea <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80047d6:	4b12      	ldr	r3, [pc, #72]	; (8004820 <HAL_RCC_ClockConfig+0x1c8>)
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	691b      	ldr	r3, [r3, #16]
 80047e2:	00db      	lsls	r3, r3, #3
 80047e4:	490e      	ldr	r1, [pc, #56]	; (8004820 <HAL_RCC_ClockConfig+0x1c8>)
 80047e6:	4313      	orrs	r3, r2
 80047e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80047ea:	f000 f821 	bl	8004830 <HAL_RCC_GetSysClockFreq>
 80047ee:	4602      	mov	r2, r0
 80047f0:	4b0b      	ldr	r3, [pc, #44]	; (8004820 <HAL_RCC_ClockConfig+0x1c8>)
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	091b      	lsrs	r3, r3, #4
 80047f6:	f003 030f 	and.w	r3, r3, #15
 80047fa:	490a      	ldr	r1, [pc, #40]	; (8004824 <HAL_RCC_ClockConfig+0x1cc>)
 80047fc:	5ccb      	ldrb	r3, [r1, r3]
 80047fe:	fa22 f303 	lsr.w	r3, r2, r3
 8004802:	4a09      	ldr	r2, [pc, #36]	; (8004828 <HAL_RCC_ClockConfig+0x1d0>)
 8004804:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004806:	4b09      	ldr	r3, [pc, #36]	; (800482c <HAL_RCC_ClockConfig+0x1d4>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4618      	mov	r0, r3
 800480c:	f7ff f81e 	bl	800384c <HAL_InitTick>

  return HAL_OK;
 8004810:	2300      	movs	r3, #0
}
 8004812:	4618      	mov	r0, r3
 8004814:	3710      	adds	r7, #16
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	40023c00 	.word	0x40023c00
 8004820:	40023800 	.word	0x40023800
 8004824:	0800d09c 	.word	0x0800d09c
 8004828:	2000007c 	.word	0x2000007c
 800482c:	20000080 	.word	0x20000080

08004830 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004830:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004834:	b094      	sub	sp, #80	; 0x50
 8004836:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004838:	2300      	movs	r3, #0
 800483a:	647b      	str	r3, [r7, #68]	; 0x44
 800483c:	2300      	movs	r3, #0
 800483e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004840:	2300      	movs	r3, #0
 8004842:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8004844:	2300      	movs	r3, #0
 8004846:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004848:	4b79      	ldr	r3, [pc, #484]	; (8004a30 <HAL_RCC_GetSysClockFreq+0x200>)
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	f003 030c 	and.w	r3, r3, #12
 8004850:	2b08      	cmp	r3, #8
 8004852:	d00d      	beq.n	8004870 <HAL_RCC_GetSysClockFreq+0x40>
 8004854:	2b08      	cmp	r3, #8
 8004856:	f200 80e1 	bhi.w	8004a1c <HAL_RCC_GetSysClockFreq+0x1ec>
 800485a:	2b00      	cmp	r3, #0
 800485c:	d002      	beq.n	8004864 <HAL_RCC_GetSysClockFreq+0x34>
 800485e:	2b04      	cmp	r3, #4
 8004860:	d003      	beq.n	800486a <HAL_RCC_GetSysClockFreq+0x3a>
 8004862:	e0db      	b.n	8004a1c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004864:	4b73      	ldr	r3, [pc, #460]	; (8004a34 <HAL_RCC_GetSysClockFreq+0x204>)
 8004866:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004868:	e0db      	b.n	8004a22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800486a:	4b73      	ldr	r3, [pc, #460]	; (8004a38 <HAL_RCC_GetSysClockFreq+0x208>)
 800486c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800486e:	e0d8      	b.n	8004a22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004870:	4b6f      	ldr	r3, [pc, #444]	; (8004a30 <HAL_RCC_GetSysClockFreq+0x200>)
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004878:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800487a:	4b6d      	ldr	r3, [pc, #436]	; (8004a30 <HAL_RCC_GetSysClockFreq+0x200>)
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d063      	beq.n	800494e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004886:	4b6a      	ldr	r3, [pc, #424]	; (8004a30 <HAL_RCC_GetSysClockFreq+0x200>)
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	099b      	lsrs	r3, r3, #6
 800488c:	2200      	movs	r2, #0
 800488e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004890:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004894:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004898:	633b      	str	r3, [r7, #48]	; 0x30
 800489a:	2300      	movs	r3, #0
 800489c:	637b      	str	r3, [r7, #52]	; 0x34
 800489e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80048a2:	4622      	mov	r2, r4
 80048a4:	462b      	mov	r3, r5
 80048a6:	f04f 0000 	mov.w	r0, #0
 80048aa:	f04f 0100 	mov.w	r1, #0
 80048ae:	0159      	lsls	r1, r3, #5
 80048b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048b4:	0150      	lsls	r0, r2, #5
 80048b6:	4602      	mov	r2, r0
 80048b8:	460b      	mov	r3, r1
 80048ba:	4621      	mov	r1, r4
 80048bc:	1a51      	subs	r1, r2, r1
 80048be:	6139      	str	r1, [r7, #16]
 80048c0:	4629      	mov	r1, r5
 80048c2:	eb63 0301 	sbc.w	r3, r3, r1
 80048c6:	617b      	str	r3, [r7, #20]
 80048c8:	f04f 0200 	mov.w	r2, #0
 80048cc:	f04f 0300 	mov.w	r3, #0
 80048d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80048d4:	4659      	mov	r1, fp
 80048d6:	018b      	lsls	r3, r1, #6
 80048d8:	4651      	mov	r1, sl
 80048da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80048de:	4651      	mov	r1, sl
 80048e0:	018a      	lsls	r2, r1, #6
 80048e2:	4651      	mov	r1, sl
 80048e4:	ebb2 0801 	subs.w	r8, r2, r1
 80048e8:	4659      	mov	r1, fp
 80048ea:	eb63 0901 	sbc.w	r9, r3, r1
 80048ee:	f04f 0200 	mov.w	r2, #0
 80048f2:	f04f 0300 	mov.w	r3, #0
 80048f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80048fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80048fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004902:	4690      	mov	r8, r2
 8004904:	4699      	mov	r9, r3
 8004906:	4623      	mov	r3, r4
 8004908:	eb18 0303 	adds.w	r3, r8, r3
 800490c:	60bb      	str	r3, [r7, #8]
 800490e:	462b      	mov	r3, r5
 8004910:	eb49 0303 	adc.w	r3, r9, r3
 8004914:	60fb      	str	r3, [r7, #12]
 8004916:	f04f 0200 	mov.w	r2, #0
 800491a:	f04f 0300 	mov.w	r3, #0
 800491e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004922:	4629      	mov	r1, r5
 8004924:	024b      	lsls	r3, r1, #9
 8004926:	4621      	mov	r1, r4
 8004928:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800492c:	4621      	mov	r1, r4
 800492e:	024a      	lsls	r2, r1, #9
 8004930:	4610      	mov	r0, r2
 8004932:	4619      	mov	r1, r3
 8004934:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004936:	2200      	movs	r2, #0
 8004938:	62bb      	str	r3, [r7, #40]	; 0x28
 800493a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800493c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004940:	f7fc f9c2 	bl	8000cc8 <__aeabi_uldivmod>
 8004944:	4602      	mov	r2, r0
 8004946:	460b      	mov	r3, r1
 8004948:	4613      	mov	r3, r2
 800494a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800494c:	e058      	b.n	8004a00 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800494e:	4b38      	ldr	r3, [pc, #224]	; (8004a30 <HAL_RCC_GetSysClockFreq+0x200>)
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	099b      	lsrs	r3, r3, #6
 8004954:	2200      	movs	r2, #0
 8004956:	4618      	mov	r0, r3
 8004958:	4611      	mov	r1, r2
 800495a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800495e:	623b      	str	r3, [r7, #32]
 8004960:	2300      	movs	r3, #0
 8004962:	627b      	str	r3, [r7, #36]	; 0x24
 8004964:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004968:	4642      	mov	r2, r8
 800496a:	464b      	mov	r3, r9
 800496c:	f04f 0000 	mov.w	r0, #0
 8004970:	f04f 0100 	mov.w	r1, #0
 8004974:	0159      	lsls	r1, r3, #5
 8004976:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800497a:	0150      	lsls	r0, r2, #5
 800497c:	4602      	mov	r2, r0
 800497e:	460b      	mov	r3, r1
 8004980:	4641      	mov	r1, r8
 8004982:	ebb2 0a01 	subs.w	sl, r2, r1
 8004986:	4649      	mov	r1, r9
 8004988:	eb63 0b01 	sbc.w	fp, r3, r1
 800498c:	f04f 0200 	mov.w	r2, #0
 8004990:	f04f 0300 	mov.w	r3, #0
 8004994:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004998:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800499c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80049a0:	ebb2 040a 	subs.w	r4, r2, sl
 80049a4:	eb63 050b 	sbc.w	r5, r3, fp
 80049a8:	f04f 0200 	mov.w	r2, #0
 80049ac:	f04f 0300 	mov.w	r3, #0
 80049b0:	00eb      	lsls	r3, r5, #3
 80049b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049b6:	00e2      	lsls	r2, r4, #3
 80049b8:	4614      	mov	r4, r2
 80049ba:	461d      	mov	r5, r3
 80049bc:	4643      	mov	r3, r8
 80049be:	18e3      	adds	r3, r4, r3
 80049c0:	603b      	str	r3, [r7, #0]
 80049c2:	464b      	mov	r3, r9
 80049c4:	eb45 0303 	adc.w	r3, r5, r3
 80049c8:	607b      	str	r3, [r7, #4]
 80049ca:	f04f 0200 	mov.w	r2, #0
 80049ce:	f04f 0300 	mov.w	r3, #0
 80049d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80049d6:	4629      	mov	r1, r5
 80049d8:	028b      	lsls	r3, r1, #10
 80049da:	4621      	mov	r1, r4
 80049dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80049e0:	4621      	mov	r1, r4
 80049e2:	028a      	lsls	r2, r1, #10
 80049e4:	4610      	mov	r0, r2
 80049e6:	4619      	mov	r1, r3
 80049e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80049ea:	2200      	movs	r2, #0
 80049ec:	61bb      	str	r3, [r7, #24]
 80049ee:	61fa      	str	r2, [r7, #28]
 80049f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80049f4:	f7fc f968 	bl	8000cc8 <__aeabi_uldivmod>
 80049f8:	4602      	mov	r2, r0
 80049fa:	460b      	mov	r3, r1
 80049fc:	4613      	mov	r3, r2
 80049fe:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004a00:	4b0b      	ldr	r3, [pc, #44]	; (8004a30 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	0c1b      	lsrs	r3, r3, #16
 8004a06:	f003 0303 	and.w	r3, r3, #3
 8004a0a:	3301      	adds	r3, #1
 8004a0c:	005b      	lsls	r3, r3, #1
 8004a0e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8004a10:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004a12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a18:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004a1a:	e002      	b.n	8004a22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a1c:	4b05      	ldr	r3, [pc, #20]	; (8004a34 <HAL_RCC_GetSysClockFreq+0x204>)
 8004a1e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004a20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3750      	adds	r7, #80	; 0x50
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a2e:	bf00      	nop
 8004a30:	40023800 	.word	0x40023800
 8004a34:	00f42400 	.word	0x00f42400
 8004a38:	007a1200 	.word	0x007a1200

08004a3c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a40:	4b03      	ldr	r3, [pc, #12]	; (8004a50 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a42:	681b      	ldr	r3, [r3, #0]
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	46bd      	mov	sp, r7
 8004a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4c:	4770      	bx	lr
 8004a4e:	bf00      	nop
 8004a50:	2000007c 	.word	0x2000007c

08004a54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a58:	f7ff fff0 	bl	8004a3c <HAL_RCC_GetHCLKFreq>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	4b05      	ldr	r3, [pc, #20]	; (8004a74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	0a9b      	lsrs	r3, r3, #10
 8004a64:	f003 0307 	and.w	r3, r3, #7
 8004a68:	4903      	ldr	r1, [pc, #12]	; (8004a78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a6a:	5ccb      	ldrb	r3, [r1, r3]
 8004a6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	bd80      	pop	{r7, pc}
 8004a74:	40023800 	.word	0x40023800
 8004a78:	0800d0ac 	.word	0x0800d0ac

08004a7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a80:	f7ff ffdc 	bl	8004a3c <HAL_RCC_GetHCLKFreq>
 8004a84:	4602      	mov	r2, r0
 8004a86:	4b05      	ldr	r3, [pc, #20]	; (8004a9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	0b5b      	lsrs	r3, r3, #13
 8004a8c:	f003 0307 	and.w	r3, r3, #7
 8004a90:	4903      	ldr	r1, [pc, #12]	; (8004aa0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a92:	5ccb      	ldrb	r3, [r1, r3]
 8004a94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	40023800 	.word	0x40023800
 8004aa0:	0800d0ac 	.word	0x0800d0ac

08004aa4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b088      	sub	sp, #32
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004aac:	2300      	movs	r3, #0
 8004aae:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004abc:	2300      	movs	r3, #0
 8004abe:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f003 0301 	and.w	r3, r3, #1
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d012      	beq.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004acc:	4b69      	ldr	r3, [pc, #420]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	4a68      	ldr	r2, [pc, #416]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ad2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004ad6:	6093      	str	r3, [r2, #8]
 8004ad8:	4b66      	ldr	r3, [pc, #408]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ada:	689a      	ldr	r2, [r3, #8]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ae0:	4964      	ldr	r1, [pc, #400]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d101      	bne.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004aee:	2301      	movs	r3, #1
 8004af0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d017      	beq.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004afe:	4b5d      	ldr	r3, [pc, #372]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b04:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b0c:	4959      	ldr	r1, [pc, #356]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b18:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b1c:	d101      	bne.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d101      	bne.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d017      	beq.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004b3a:	4b4e      	ldr	r3, [pc, #312]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b40:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b48:	494a      	ldr	r1, [pc, #296]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b58:	d101      	bne.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d101      	bne.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004b66:	2301      	movs	r3, #1
 8004b68:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d001      	beq.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004b76:	2301      	movs	r3, #1
 8004b78:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f003 0320 	and.w	r3, r3, #32
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	f000 808b 	beq.w	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004b88:	4b3a      	ldr	r3, [pc, #232]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b8c:	4a39      	ldr	r2, [pc, #228]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b92:	6413      	str	r3, [r2, #64]	; 0x40
 8004b94:	4b37      	ldr	r3, [pc, #220]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b9c:	60bb      	str	r3, [r7, #8]
 8004b9e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004ba0:	4b35      	ldr	r3, [pc, #212]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a34      	ldr	r2, [pc, #208]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ba6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004baa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bac:	f7fe fe92 	bl	80038d4 <HAL_GetTick>
 8004bb0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004bb2:	e008      	b.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bb4:	f7fe fe8e 	bl	80038d4 <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	2b64      	cmp	r3, #100	; 0x64
 8004bc0:	d901      	bls.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e357      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004bc6:	4b2c      	ldr	r3, [pc, #176]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d0f0      	beq.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004bd2:	4b28      	ldr	r3, [pc, #160]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bda:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d035      	beq.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004be6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bea:	693a      	ldr	r2, [r7, #16]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d02e      	beq.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004bf0:	4b20      	ldr	r3, [pc, #128]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bf4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bf8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004bfa:	4b1e      	ldr	r3, [pc, #120]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bfe:	4a1d      	ldr	r2, [pc, #116]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c04:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c06:	4b1b      	ldr	r3, [pc, #108]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c0a:	4a1a      	ldr	r2, [pc, #104]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c10:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004c12:	4a18      	ldr	r2, [pc, #96]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004c18:	4b16      	ldr	r3, [pc, #88]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c1c:	f003 0301 	and.w	r3, r3, #1
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d114      	bne.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c24:	f7fe fe56 	bl	80038d4 <HAL_GetTick>
 8004c28:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c2a:	e00a      	b.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c2c:	f7fe fe52 	bl	80038d4 <HAL_GetTick>
 8004c30:	4602      	mov	r2, r0
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	1ad3      	subs	r3, r2, r3
 8004c36:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d901      	bls.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004c3e:	2303      	movs	r3, #3
 8004c40:	e319      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c42:	4b0c      	ldr	r3, [pc, #48]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c46:	f003 0302 	and.w	r3, r3, #2
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d0ee      	beq.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c56:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004c5a:	d111      	bne.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004c5c:	4b05      	ldr	r3, [pc, #20]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004c68:	4b04      	ldr	r3, [pc, #16]	; (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004c6a:	400b      	ands	r3, r1
 8004c6c:	4901      	ldr	r1, [pc, #4]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	608b      	str	r3, [r1, #8]
 8004c72:	e00b      	b.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004c74:	40023800 	.word	0x40023800
 8004c78:	40007000 	.word	0x40007000
 8004c7c:	0ffffcff 	.word	0x0ffffcff
 8004c80:	4baa      	ldr	r3, [pc, #680]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	4aa9      	ldr	r2, [pc, #676]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c86:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004c8a:	6093      	str	r3, [r2, #8]
 8004c8c:	4ba7      	ldr	r3, [pc, #668]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c8e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c98:	49a4      	ldr	r1, [pc, #656]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f003 0310 	and.w	r3, r3, #16
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d010      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004caa:	4ba0      	ldr	r3, [pc, #640]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004cb0:	4a9e      	ldr	r2, [pc, #632]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cb2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004cb6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004cba:	4b9c      	ldr	r3, [pc, #624]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cbc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cc4:	4999      	ldr	r1, [pc, #612]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d00a      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004cd8:	4b94      	ldr	r3, [pc, #592]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cde:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004ce6:	4991      	ldr	r1, [pc, #580]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d00a      	beq.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004cfa:	4b8c      	ldr	r3, [pc, #560]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d00:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d08:	4988      	ldr	r1, [pc, #544]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d00a      	beq.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004d1c:	4b83      	ldr	r3, [pc, #524]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d22:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d2a:	4980      	ldr	r1, [pc, #512]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00a      	beq.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004d3e:	4b7b      	ldr	r3, [pc, #492]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d44:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d4c:	4977      	ldr	r1, [pc, #476]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d00a      	beq.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d60:	4b72      	ldr	r3, [pc, #456]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d66:	f023 0203 	bic.w	r2, r3, #3
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d6e:	496f      	ldr	r1, [pc, #444]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d70:	4313      	orrs	r3, r2
 8004d72:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d00a      	beq.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d82:	4b6a      	ldr	r3, [pc, #424]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d88:	f023 020c 	bic.w	r2, r3, #12
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d90:	4966      	ldr	r1, [pc, #408]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d92:	4313      	orrs	r3, r2
 8004d94:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d00a      	beq.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004da4:	4b61      	ldr	r3, [pc, #388]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004daa:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004db2:	495e      	ldr	r1, [pc, #376]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004db4:	4313      	orrs	r3, r2
 8004db6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d00a      	beq.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004dc6:	4b59      	ldr	r3, [pc, #356]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004dc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dcc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dd4:	4955      	ldr	r1, [pc, #340]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d00a      	beq.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004de8:	4b50      	ldr	r3, [pc, #320]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004df6:	494d      	ldr	r1, [pc, #308]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d00a      	beq.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004e0a:	4b48      	ldr	r3, [pc, #288]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e10:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e18:	4944      	ldr	r1, [pc, #272]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d00a      	beq.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004e2c:	4b3f      	ldr	r3, [pc, #252]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e32:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e3a:	493c      	ldr	r1, [pc, #240]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d00a      	beq.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004e4e:	4b37      	ldr	r3, [pc, #220]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e54:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e5c:	4933      	ldr	r1, [pc, #204]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d00a      	beq.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004e70:	4b2e      	ldr	r3, [pc, #184]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e76:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e7e:	492b      	ldr	r1, [pc, #172]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e80:	4313      	orrs	r3, r2
 8004e82:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d011      	beq.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004e92:	4b26      	ldr	r3, [pc, #152]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e98:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004ea0:	4922      	ldr	r1, [pc, #136]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004eac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004eb0:	d101      	bne.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 0308 	and.w	r3, r3, #8
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d001      	beq.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d00a      	beq.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004ed2:	4b16      	ldr	r3, [pc, #88]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ed4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ed8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ee0:	4912      	ldr	r1, [pc, #72]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d00b      	beq.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004ef4:	4b0d      	ldr	r3, [pc, #52]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004efa:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f04:	4909      	ldr	r1, [pc, #36]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f06:	4313      	orrs	r3, r2
 8004f08:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004f0c:	69fb      	ldr	r3, [r7, #28]
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d006      	beq.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	f000 80d9 	beq.w	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004f20:	4b02      	ldr	r3, [pc, #8]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a01      	ldr	r2, [pc, #4]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f26:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004f2a:	e001      	b.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8004f2c:	40023800 	.word	0x40023800
 8004f30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f32:	f7fe fccf 	bl	80038d4 <HAL_GetTick>
 8004f36:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f38:	e008      	b.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004f3a:	f7fe fccb 	bl	80038d4 <HAL_GetTick>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	1ad3      	subs	r3, r2, r3
 8004f44:	2b64      	cmp	r3, #100	; 0x64
 8004f46:	d901      	bls.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f48:	2303      	movs	r3, #3
 8004f4a:	e194      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f4c:	4b6c      	ldr	r3, [pc, #432]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d1f0      	bne.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 0301 	and.w	r3, r3, #1
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d021      	beq.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d11d      	bne.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004f6c:	4b64      	ldr	r3, [pc, #400]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f72:	0c1b      	lsrs	r3, r3, #16
 8004f74:	f003 0303 	and.w	r3, r3, #3
 8004f78:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004f7a:	4b61      	ldr	r3, [pc, #388]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f80:	0e1b      	lsrs	r3, r3, #24
 8004f82:	f003 030f 	and.w	r3, r3, #15
 8004f86:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	019a      	lsls	r2, r3, #6
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	041b      	lsls	r3, r3, #16
 8004f92:	431a      	orrs	r2, r3
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	061b      	lsls	r3, r3, #24
 8004f98:	431a      	orrs	r2, r3
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	071b      	lsls	r3, r3, #28
 8004fa0:	4957      	ldr	r1, [pc, #348]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d004      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fb8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004fbc:	d00a      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d02e      	beq.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004fd2:	d129      	bne.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004fd4:	4b4a      	ldr	r3, [pc, #296]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004fd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004fda:	0c1b      	lsrs	r3, r3, #16
 8004fdc:	f003 0303 	and.w	r3, r3, #3
 8004fe0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004fe2:	4b47      	ldr	r3, [pc, #284]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004fe4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004fe8:	0f1b      	lsrs	r3, r3, #28
 8004fea:	f003 0307 	and.w	r3, r3, #7
 8004fee:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	019a      	lsls	r2, r3, #6
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	041b      	lsls	r3, r3, #16
 8004ffa:	431a      	orrs	r2, r3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	68db      	ldr	r3, [r3, #12]
 8005000:	061b      	lsls	r3, r3, #24
 8005002:	431a      	orrs	r2, r3
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	071b      	lsls	r3, r3, #28
 8005008:	493d      	ldr	r1, [pc, #244]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800500a:	4313      	orrs	r3, r2
 800500c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005010:	4b3b      	ldr	r3, [pc, #236]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005012:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005016:	f023 021f 	bic.w	r2, r3, #31
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800501e:	3b01      	subs	r3, #1
 8005020:	4937      	ldr	r1, [pc, #220]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005022:	4313      	orrs	r3, r2
 8005024:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005030:	2b00      	cmp	r3, #0
 8005032:	d01d      	beq.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005034:	4b32      	ldr	r3, [pc, #200]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005036:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800503a:	0e1b      	lsrs	r3, r3, #24
 800503c:	f003 030f 	and.w	r3, r3, #15
 8005040:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005042:	4b2f      	ldr	r3, [pc, #188]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005044:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005048:	0f1b      	lsrs	r3, r3, #28
 800504a:	f003 0307 	and.w	r3, r3, #7
 800504e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	019a      	lsls	r2, r3, #6
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	691b      	ldr	r3, [r3, #16]
 800505a:	041b      	lsls	r3, r3, #16
 800505c:	431a      	orrs	r2, r3
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	061b      	lsls	r3, r3, #24
 8005062:	431a      	orrs	r2, r3
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	071b      	lsls	r3, r3, #28
 8005068:	4925      	ldr	r1, [pc, #148]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800506a:	4313      	orrs	r3, r2
 800506c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005078:	2b00      	cmp	r3, #0
 800507a:	d011      	beq.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	019a      	lsls	r2, r3, #6
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	691b      	ldr	r3, [r3, #16]
 8005086:	041b      	lsls	r3, r3, #16
 8005088:	431a      	orrs	r2, r3
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	68db      	ldr	r3, [r3, #12]
 800508e:	061b      	lsls	r3, r3, #24
 8005090:	431a      	orrs	r2, r3
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	071b      	lsls	r3, r3, #28
 8005098:	4919      	ldr	r1, [pc, #100]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800509a:	4313      	orrs	r3, r2
 800509c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80050a0:	4b17      	ldr	r3, [pc, #92]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a16      	ldr	r2, [pc, #88]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050a6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80050aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050ac:	f7fe fc12 	bl	80038d4 <HAL_GetTick>
 80050b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050b2:	e008      	b.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80050b4:	f7fe fc0e 	bl	80038d4 <HAL_GetTick>
 80050b8:	4602      	mov	r2, r0
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	1ad3      	subs	r3, r2, r3
 80050be:	2b64      	cmp	r3, #100	; 0x64
 80050c0:	d901      	bls.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80050c2:	2303      	movs	r3, #3
 80050c4:	e0d7      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050c6:	4b0e      	ldr	r3, [pc, #56]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d0f0      	beq.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	f040 80cd 	bne.w	8005274 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80050da:	4b09      	ldr	r3, [pc, #36]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a08      	ldr	r2, [pc, #32]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050e6:	f7fe fbf5 	bl	80038d4 <HAL_GetTick>
 80050ea:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80050ec:	e00a      	b.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80050ee:	f7fe fbf1 	bl	80038d4 <HAL_GetTick>
 80050f2:	4602      	mov	r2, r0
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	2b64      	cmp	r3, #100	; 0x64
 80050fa:	d903      	bls.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80050fc:	2303      	movs	r3, #3
 80050fe:	e0ba      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8005100:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005104:	4b5e      	ldr	r3, [pc, #376]	; (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800510c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005110:	d0ed      	beq.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800511a:	2b00      	cmp	r3, #0
 800511c:	d003      	beq.n	8005126 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005122:	2b00      	cmp	r3, #0
 8005124:	d009      	beq.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800512e:	2b00      	cmp	r3, #0
 8005130:	d02e      	beq.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005136:	2b00      	cmp	r3, #0
 8005138:	d12a      	bne.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800513a:	4b51      	ldr	r3, [pc, #324]	; (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800513c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005140:	0c1b      	lsrs	r3, r3, #16
 8005142:	f003 0303 	and.w	r3, r3, #3
 8005146:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005148:	4b4d      	ldr	r3, [pc, #308]	; (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800514a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800514e:	0f1b      	lsrs	r3, r3, #28
 8005150:	f003 0307 	and.w	r3, r3, #7
 8005154:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	695b      	ldr	r3, [r3, #20]
 800515a:	019a      	lsls	r2, r3, #6
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	041b      	lsls	r3, r3, #16
 8005160:	431a      	orrs	r2, r3
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	699b      	ldr	r3, [r3, #24]
 8005166:	061b      	lsls	r3, r3, #24
 8005168:	431a      	orrs	r2, r3
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	071b      	lsls	r3, r3, #28
 800516e:	4944      	ldr	r1, [pc, #272]	; (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005170:	4313      	orrs	r3, r2
 8005172:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005176:	4b42      	ldr	r3, [pc, #264]	; (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005178:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800517c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005184:	3b01      	subs	r3, #1
 8005186:	021b      	lsls	r3, r3, #8
 8005188:	493d      	ldr	r1, [pc, #244]	; (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800518a:	4313      	orrs	r3, r2
 800518c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005198:	2b00      	cmp	r3, #0
 800519a:	d022      	beq.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80051a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80051a4:	d11d      	bne.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80051a6:	4b36      	ldr	r3, [pc, #216]	; (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80051a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051ac:	0e1b      	lsrs	r3, r3, #24
 80051ae:	f003 030f 	and.w	r3, r3, #15
 80051b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80051b4:	4b32      	ldr	r3, [pc, #200]	; (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80051b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051ba:	0f1b      	lsrs	r3, r3, #28
 80051bc:	f003 0307 	and.w	r3, r3, #7
 80051c0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	695b      	ldr	r3, [r3, #20]
 80051c6:	019a      	lsls	r2, r3, #6
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6a1b      	ldr	r3, [r3, #32]
 80051cc:	041b      	lsls	r3, r3, #16
 80051ce:	431a      	orrs	r2, r3
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	061b      	lsls	r3, r3, #24
 80051d4:	431a      	orrs	r2, r3
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	071b      	lsls	r3, r3, #28
 80051da:	4929      	ldr	r1, [pc, #164]	; (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80051dc:	4313      	orrs	r3, r2
 80051de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f003 0308 	and.w	r3, r3, #8
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d028      	beq.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80051ee:	4b24      	ldr	r3, [pc, #144]	; (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80051f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051f4:	0e1b      	lsrs	r3, r3, #24
 80051f6:	f003 030f 	and.w	r3, r3, #15
 80051fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80051fc:	4b20      	ldr	r3, [pc, #128]	; (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80051fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005202:	0c1b      	lsrs	r3, r3, #16
 8005204:	f003 0303 	and.w	r3, r3, #3
 8005208:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	695b      	ldr	r3, [r3, #20]
 800520e:	019a      	lsls	r2, r3, #6
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	041b      	lsls	r3, r3, #16
 8005214:	431a      	orrs	r2, r3
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	061b      	lsls	r3, r3, #24
 800521a:	431a      	orrs	r2, r3
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	69db      	ldr	r3, [r3, #28]
 8005220:	071b      	lsls	r3, r3, #28
 8005222:	4917      	ldr	r1, [pc, #92]	; (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005224:	4313      	orrs	r3, r2
 8005226:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800522a:	4b15      	ldr	r3, [pc, #84]	; (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800522c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005230:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005238:	4911      	ldr	r1, [pc, #68]	; (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800523a:	4313      	orrs	r3, r2
 800523c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005240:	4b0f      	ldr	r3, [pc, #60]	; (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a0e      	ldr	r2, [pc, #56]	; (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005246:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800524a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800524c:	f7fe fb42 	bl	80038d4 <HAL_GetTick>
 8005250:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005252:	e008      	b.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005254:	f7fe fb3e 	bl	80038d4 <HAL_GetTick>
 8005258:	4602      	mov	r2, r0
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	1ad3      	subs	r3, r2, r3
 800525e:	2b64      	cmp	r3, #100	; 0x64
 8005260:	d901      	bls.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005262:	2303      	movs	r3, #3
 8005264:	e007      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005266:	4b06      	ldr	r3, [pc, #24]	; (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800526e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005272:	d1ef      	bne.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8005274:	2300      	movs	r3, #0
}
 8005276:	4618      	mov	r0, r3
 8005278:	3720      	adds	r7, #32
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
 800527e:	bf00      	nop
 8005280:	40023800 	.word	0x40023800

08005284 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b084      	sub	sp, #16
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d101      	bne.n	8005296 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e09d      	b.n	80053d2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800529a:	2b00      	cmp	r3, #0
 800529c:	d108      	bne.n	80052b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80052a6:	d009      	beq.n	80052bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	61da      	str	r2, [r3, #28]
 80052ae:	e005      	b.n	80052bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2200      	movs	r2, #0
 80052b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80052c8:	b2db      	uxtb	r3, r3
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d106      	bne.n	80052dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2200      	movs	r2, #0
 80052d2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f7fd fea4 	bl	8003024 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2202      	movs	r2, #2
 80052e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	681a      	ldr	r2, [r3, #0]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052f2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	68db      	ldr	r3, [r3, #12]
 80052f8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80052fc:	d902      	bls.n	8005304 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80052fe:	2300      	movs	r3, #0
 8005300:	60fb      	str	r3, [r7, #12]
 8005302:	e002      	b.n	800530a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005304:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005308:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	68db      	ldr	r3, [r3, #12]
 800530e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005312:	d007      	beq.n	8005324 <HAL_SPI_Init+0xa0>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800531c:	d002      	beq.n	8005324 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005334:	431a      	orrs	r2, r3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	691b      	ldr	r3, [r3, #16]
 800533a:	f003 0302 	and.w	r3, r3, #2
 800533e:	431a      	orrs	r2, r3
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	695b      	ldr	r3, [r3, #20]
 8005344:	f003 0301 	and.w	r3, r3, #1
 8005348:	431a      	orrs	r2, r3
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005352:	431a      	orrs	r2, r3
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	69db      	ldr	r3, [r3, #28]
 8005358:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800535c:	431a      	orrs	r2, r3
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6a1b      	ldr	r3, [r3, #32]
 8005362:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005366:	ea42 0103 	orr.w	r1, r2, r3
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800536e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	430a      	orrs	r2, r1
 8005378:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	699b      	ldr	r3, [r3, #24]
 800537e:	0c1b      	lsrs	r3, r3, #16
 8005380:	f003 0204 	and.w	r2, r3, #4
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005388:	f003 0310 	and.w	r3, r3, #16
 800538c:	431a      	orrs	r2, r3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005392:	f003 0308 	and.w	r3, r3, #8
 8005396:	431a      	orrs	r2, r3
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	68db      	ldr	r3, [r3, #12]
 800539c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80053a0:	ea42 0103 	orr.w	r1, r2, r3
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	430a      	orrs	r2, r1
 80053b0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	69da      	ldr	r2, [r3, #28]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053c0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2201      	movs	r2, #1
 80053cc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80053d0:	2300      	movs	r3, #0
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3710      	adds	r7, #16
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}

080053da <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053da:	b580      	push	{r7, lr}
 80053dc:	b088      	sub	sp, #32
 80053de:	af00      	add	r7, sp, #0
 80053e0:	60f8      	str	r0, [r7, #12]
 80053e2:	60b9      	str	r1, [r7, #8]
 80053e4:	603b      	str	r3, [r7, #0]
 80053e6:	4613      	mov	r3, r2
 80053e8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80053ea:	2300      	movs	r3, #0
 80053ec:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80053f4:	2b01      	cmp	r3, #1
 80053f6:	d101      	bne.n	80053fc <HAL_SPI_Transmit+0x22>
 80053f8:	2302      	movs	r3, #2
 80053fa:	e158      	b.n	80056ae <HAL_SPI_Transmit+0x2d4>
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	2201      	movs	r2, #1
 8005400:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005404:	f7fe fa66 	bl	80038d4 <HAL_GetTick>
 8005408:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800540a:	88fb      	ldrh	r3, [r7, #6]
 800540c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005414:	b2db      	uxtb	r3, r3
 8005416:	2b01      	cmp	r3, #1
 8005418:	d002      	beq.n	8005420 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800541a:	2302      	movs	r3, #2
 800541c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800541e:	e13d      	b.n	800569c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d002      	beq.n	800542c <HAL_SPI_Transmit+0x52>
 8005426:	88fb      	ldrh	r3, [r7, #6]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d102      	bne.n	8005432 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005430:	e134      	b.n	800569c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2203      	movs	r2, #3
 8005436:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2200      	movs	r2, #0
 800543e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	68ba      	ldr	r2, [r7, #8]
 8005444:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	88fa      	ldrh	r2, [r7, #6]
 800544a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	88fa      	ldrh	r2, [r7, #6]
 8005450:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2200      	movs	r2, #0
 8005456:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2200      	movs	r2, #0
 800545c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2200      	movs	r2, #0
 8005464:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2200      	movs	r2, #0
 800546c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2200      	movs	r2, #0
 8005472:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800547c:	d10f      	bne.n	800549e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800548c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800549c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054a8:	2b40      	cmp	r3, #64	; 0x40
 80054aa:	d007      	beq.n	80054bc <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80054ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80054c4:	d94b      	bls.n	800555e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d002      	beq.n	80054d4 <HAL_SPI_Transmit+0xfa>
 80054ce:	8afb      	ldrh	r3, [r7, #22]
 80054d0:	2b01      	cmp	r3, #1
 80054d2:	d13e      	bne.n	8005552 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054d8:	881a      	ldrh	r2, [r3, #0]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054e4:	1c9a      	adds	r2, r3, #2
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054ee:	b29b      	uxth	r3, r3
 80054f0:	3b01      	subs	r3, #1
 80054f2:	b29a      	uxth	r2, r3
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80054f8:	e02b      	b.n	8005552 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	f003 0302 	and.w	r3, r3, #2
 8005504:	2b02      	cmp	r3, #2
 8005506:	d112      	bne.n	800552e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800550c:	881a      	ldrh	r2, [r3, #0]
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005518:	1c9a      	adds	r2, r3, #2
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005522:	b29b      	uxth	r3, r3
 8005524:	3b01      	subs	r3, #1
 8005526:	b29a      	uxth	r2, r3
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800552c:	e011      	b.n	8005552 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800552e:	f7fe f9d1 	bl	80038d4 <HAL_GetTick>
 8005532:	4602      	mov	r2, r0
 8005534:	69bb      	ldr	r3, [r7, #24]
 8005536:	1ad3      	subs	r3, r2, r3
 8005538:	683a      	ldr	r2, [r7, #0]
 800553a:	429a      	cmp	r2, r3
 800553c:	d803      	bhi.n	8005546 <HAL_SPI_Transmit+0x16c>
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005544:	d102      	bne.n	800554c <HAL_SPI_Transmit+0x172>
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d102      	bne.n	8005552 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800554c:	2303      	movs	r3, #3
 800554e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005550:	e0a4      	b.n	800569c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005556:	b29b      	uxth	r3, r3
 8005558:	2b00      	cmp	r3, #0
 800555a:	d1ce      	bne.n	80054fa <HAL_SPI_Transmit+0x120>
 800555c:	e07c      	b.n	8005658 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d002      	beq.n	800556c <HAL_SPI_Transmit+0x192>
 8005566:	8afb      	ldrh	r3, [r7, #22]
 8005568:	2b01      	cmp	r3, #1
 800556a:	d170      	bne.n	800564e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005570:	b29b      	uxth	r3, r3
 8005572:	2b01      	cmp	r3, #1
 8005574:	d912      	bls.n	800559c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800557a:	881a      	ldrh	r2, [r3, #0]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005586:	1c9a      	adds	r2, r3, #2
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005590:	b29b      	uxth	r3, r3
 8005592:	3b02      	subs	r3, #2
 8005594:	b29a      	uxth	r2, r3
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	87da      	strh	r2, [r3, #62]	; 0x3e
 800559a:	e058      	b.n	800564e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	330c      	adds	r3, #12
 80055a6:	7812      	ldrb	r2, [r2, #0]
 80055a8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ae:	1c5a      	adds	r2, r3, #1
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	3b01      	subs	r3, #1
 80055bc:	b29a      	uxth	r2, r3
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80055c2:	e044      	b.n	800564e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	f003 0302 	and.w	r3, r3, #2
 80055ce:	2b02      	cmp	r3, #2
 80055d0:	d12b      	bne.n	800562a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d912      	bls.n	8005602 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055e0:	881a      	ldrh	r2, [r3, #0]
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ec:	1c9a      	adds	r2, r3, #2
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	3b02      	subs	r3, #2
 80055fa:	b29a      	uxth	r2, r3
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005600:	e025      	b.n	800564e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	330c      	adds	r3, #12
 800560c:	7812      	ldrb	r2, [r2, #0]
 800560e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005614:	1c5a      	adds	r2, r3, #1
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800561e:	b29b      	uxth	r3, r3
 8005620:	3b01      	subs	r3, #1
 8005622:	b29a      	uxth	r2, r3
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005628:	e011      	b.n	800564e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800562a:	f7fe f953 	bl	80038d4 <HAL_GetTick>
 800562e:	4602      	mov	r2, r0
 8005630:	69bb      	ldr	r3, [r7, #24]
 8005632:	1ad3      	subs	r3, r2, r3
 8005634:	683a      	ldr	r2, [r7, #0]
 8005636:	429a      	cmp	r2, r3
 8005638:	d803      	bhi.n	8005642 <HAL_SPI_Transmit+0x268>
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005640:	d102      	bne.n	8005648 <HAL_SPI_Transmit+0x26e>
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d102      	bne.n	800564e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8005648:	2303      	movs	r3, #3
 800564a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800564c:	e026      	b.n	800569c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005652:	b29b      	uxth	r3, r3
 8005654:	2b00      	cmp	r3, #0
 8005656:	d1b5      	bne.n	80055c4 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005658:	69ba      	ldr	r2, [r7, #24]
 800565a:	6839      	ldr	r1, [r7, #0]
 800565c:	68f8      	ldr	r0, [r7, #12]
 800565e:	f000 fd07 	bl	8006070 <SPI_EndRxTxTransaction>
 8005662:	4603      	mov	r3, r0
 8005664:	2b00      	cmp	r3, #0
 8005666:	d002      	beq.n	800566e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2220      	movs	r2, #32
 800566c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d10a      	bne.n	800568c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005676:	2300      	movs	r3, #0
 8005678:	613b      	str	r3, [r7, #16]
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	68db      	ldr	r3, [r3, #12]
 8005680:	613b      	str	r3, [r7, #16]
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	613b      	str	r3, [r7, #16]
 800568a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005690:	2b00      	cmp	r3, #0
 8005692:	d002      	beq.n	800569a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8005694:	2301      	movs	r3, #1
 8005696:	77fb      	strb	r3, [r7, #31]
 8005698:	e000      	b.n	800569c <HAL_SPI_Transmit+0x2c2>
  }

error:
 800569a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2200      	movs	r2, #0
 80056a8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80056ac:	7ffb      	ldrb	r3, [r7, #31]
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	3720      	adds	r7, #32
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bd80      	pop	{r7, pc}

080056b6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056b6:	b580      	push	{r7, lr}
 80056b8:	b088      	sub	sp, #32
 80056ba:	af02      	add	r7, sp, #8
 80056bc:	60f8      	str	r0, [r7, #12]
 80056be:	60b9      	str	r1, [r7, #8]
 80056c0:	603b      	str	r3, [r7, #0]
 80056c2:	4613      	mov	r3, r2
 80056c4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80056c6:	2300      	movs	r3, #0
 80056c8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056d2:	d112      	bne.n	80056fa <HAL_SPI_Receive+0x44>
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d10e      	bne.n	80056fa <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2204      	movs	r2, #4
 80056e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80056e4:	88fa      	ldrh	r2, [r7, #6]
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	9300      	str	r3, [sp, #0]
 80056ea:	4613      	mov	r3, r2
 80056ec:	68ba      	ldr	r2, [r7, #8]
 80056ee:	68b9      	ldr	r1, [r7, #8]
 80056f0:	68f8      	ldr	r0, [r7, #12]
 80056f2:	f000 f910 	bl	8005916 <HAL_SPI_TransmitReceive>
 80056f6:	4603      	mov	r3, r0
 80056f8:	e109      	b.n	800590e <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005700:	2b01      	cmp	r3, #1
 8005702:	d101      	bne.n	8005708 <HAL_SPI_Receive+0x52>
 8005704:	2302      	movs	r3, #2
 8005706:	e102      	b.n	800590e <HAL_SPI_Receive+0x258>
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2201      	movs	r2, #1
 800570c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005710:	f7fe f8e0 	bl	80038d4 <HAL_GetTick>
 8005714:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800571c:	b2db      	uxtb	r3, r3
 800571e:	2b01      	cmp	r3, #1
 8005720:	d002      	beq.n	8005728 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005722:	2302      	movs	r3, #2
 8005724:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005726:	e0e9      	b.n	80058fc <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d002      	beq.n	8005734 <HAL_SPI_Receive+0x7e>
 800572e:	88fb      	ldrh	r3, [r7, #6]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d102      	bne.n	800573a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005738:	e0e0      	b.n	80058fc <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2204      	movs	r2, #4
 800573e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2200      	movs	r2, #0
 8005746:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	68ba      	ldr	r2, [r7, #8]
 800574c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	88fa      	ldrh	r2, [r7, #6]
 8005752:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	88fa      	ldrh	r2, [r7, #6]
 800575a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2200      	movs	r2, #0
 8005762:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2200      	movs	r2, #0
 8005768:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2200      	movs	r2, #0
 800576e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2200      	movs	r2, #0
 8005774:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2200      	movs	r2, #0
 800577a:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	68db      	ldr	r3, [r3, #12]
 8005780:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005784:	d908      	bls.n	8005798 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	685a      	ldr	r2, [r3, #4]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005794:	605a      	str	r2, [r3, #4]
 8005796:	e007      	b.n	80057a8 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	685a      	ldr	r2, [r3, #4]
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80057a6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	689b      	ldr	r3, [r3, #8]
 80057ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057b0:	d10f      	bne.n	80057d2 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057c0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80057d0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057dc:	2b40      	cmp	r3, #64	; 0x40
 80057de:	d007      	beq.n	80057f0 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057ee:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	68db      	ldr	r3, [r3, #12]
 80057f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80057f8:	d867      	bhi.n	80058ca <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80057fa:	e030      	b.n	800585e <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	f003 0301 	and.w	r3, r3, #1
 8005806:	2b01      	cmp	r3, #1
 8005808:	d117      	bne.n	800583a <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f103 020c 	add.w	r2, r3, #12
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005816:	7812      	ldrb	r2, [r2, #0]
 8005818:	b2d2      	uxtb	r2, r2
 800581a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005820:	1c5a      	adds	r2, r3, #1
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800582c:	b29b      	uxth	r3, r3
 800582e:	3b01      	subs	r3, #1
 8005830:	b29a      	uxth	r2, r3
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005838:	e011      	b.n	800585e <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800583a:	f7fe f84b 	bl	80038d4 <HAL_GetTick>
 800583e:	4602      	mov	r2, r0
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	1ad3      	subs	r3, r2, r3
 8005844:	683a      	ldr	r2, [r7, #0]
 8005846:	429a      	cmp	r2, r3
 8005848:	d803      	bhi.n	8005852 <HAL_SPI_Receive+0x19c>
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005850:	d102      	bne.n	8005858 <HAL_SPI_Receive+0x1a2>
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d102      	bne.n	800585e <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8005858:	2303      	movs	r3, #3
 800585a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800585c:	e04e      	b.n	80058fc <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005864:	b29b      	uxth	r3, r3
 8005866:	2b00      	cmp	r3, #0
 8005868:	d1c8      	bne.n	80057fc <HAL_SPI_Receive+0x146>
 800586a:	e034      	b.n	80058d6 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	f003 0301 	and.w	r3, r3, #1
 8005876:	2b01      	cmp	r3, #1
 8005878:	d115      	bne.n	80058a6 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	68da      	ldr	r2, [r3, #12]
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005884:	b292      	uxth	r2, r2
 8005886:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800588c:	1c9a      	adds	r2, r3, #2
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005898:	b29b      	uxth	r3, r3
 800589a:	3b01      	subs	r3, #1
 800589c:	b29a      	uxth	r2, r3
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80058a4:	e011      	b.n	80058ca <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058a6:	f7fe f815 	bl	80038d4 <HAL_GetTick>
 80058aa:	4602      	mov	r2, r0
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	1ad3      	subs	r3, r2, r3
 80058b0:	683a      	ldr	r2, [r7, #0]
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d803      	bhi.n	80058be <HAL_SPI_Receive+0x208>
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058bc:	d102      	bne.n	80058c4 <HAL_SPI_Receive+0x20e>
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d102      	bne.n	80058ca <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 80058c4:	2303      	movs	r3, #3
 80058c6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80058c8:	e018      	b.n	80058fc <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80058d0:	b29b      	uxth	r3, r3
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d1ca      	bne.n	800586c <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80058d6:	693a      	ldr	r2, [r7, #16]
 80058d8:	6839      	ldr	r1, [r7, #0]
 80058da:	68f8      	ldr	r0, [r7, #12]
 80058dc:	f000 fb4c 	bl	8005f78 <SPI_EndRxTransaction>
 80058e0:	4603      	mov	r3, r0
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d002      	beq.n	80058ec <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2220      	movs	r2, #32
 80058ea:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d002      	beq.n	80058fa <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	75fb      	strb	r3, [r7, #23]
 80058f8:	e000      	b.n	80058fc <HAL_SPI_Receive+0x246>
  }

error :
 80058fa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800590c:	7dfb      	ldrb	r3, [r7, #23]
}
 800590e:	4618      	mov	r0, r3
 8005910:	3718      	adds	r7, #24
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}

08005916 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005916:	b580      	push	{r7, lr}
 8005918:	b08a      	sub	sp, #40	; 0x28
 800591a:	af00      	add	r7, sp, #0
 800591c:	60f8      	str	r0, [r7, #12]
 800591e:	60b9      	str	r1, [r7, #8]
 8005920:	607a      	str	r2, [r7, #4]
 8005922:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005924:	2301      	movs	r3, #1
 8005926:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005928:	2300      	movs	r3, #0
 800592a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005934:	2b01      	cmp	r3, #1
 8005936:	d101      	bne.n	800593c <HAL_SPI_TransmitReceive+0x26>
 8005938:	2302      	movs	r3, #2
 800593a:	e1fb      	b.n	8005d34 <HAL_SPI_TransmitReceive+0x41e>
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005944:	f7fd ffc6 	bl	80038d4 <HAL_GetTick>
 8005948:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005950:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005958:	887b      	ldrh	r3, [r7, #2]
 800595a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800595c:	887b      	ldrh	r3, [r7, #2]
 800595e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005960:	7efb      	ldrb	r3, [r7, #27]
 8005962:	2b01      	cmp	r3, #1
 8005964:	d00e      	beq.n	8005984 <HAL_SPI_TransmitReceive+0x6e>
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800596c:	d106      	bne.n	800597c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d102      	bne.n	800597c <HAL_SPI_TransmitReceive+0x66>
 8005976:	7efb      	ldrb	r3, [r7, #27]
 8005978:	2b04      	cmp	r3, #4
 800597a:	d003      	beq.n	8005984 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800597c:	2302      	movs	r3, #2
 800597e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005982:	e1cd      	b.n	8005d20 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d005      	beq.n	8005996 <HAL_SPI_TransmitReceive+0x80>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d002      	beq.n	8005996 <HAL_SPI_TransmitReceive+0x80>
 8005990:	887b      	ldrh	r3, [r7, #2]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d103      	bne.n	800599e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800599c:	e1c0      	b.n	8005d20 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	2b04      	cmp	r3, #4
 80059a8:	d003      	beq.n	80059b2 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2205      	movs	r2, #5
 80059ae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2200      	movs	r2, #0
 80059b6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	687a      	ldr	r2, [r7, #4]
 80059bc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	887a      	ldrh	r2, [r7, #2]
 80059c2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	887a      	ldrh	r2, [r7, #2]
 80059ca:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	68ba      	ldr	r2, [r7, #8]
 80059d2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	887a      	ldrh	r2, [r7, #2]
 80059d8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	887a      	ldrh	r2, [r7, #2]
 80059de:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2200      	movs	r2, #0
 80059e4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2200      	movs	r2, #0
 80059ea:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80059f4:	d802      	bhi.n	80059fc <HAL_SPI_TransmitReceive+0xe6>
 80059f6:	8a3b      	ldrh	r3, [r7, #16]
 80059f8:	2b01      	cmp	r3, #1
 80059fa:	d908      	bls.n	8005a0e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	685a      	ldr	r2, [r3, #4]
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005a0a:	605a      	str	r2, [r3, #4]
 8005a0c:	e007      	b.n	8005a1e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	685a      	ldr	r2, [r3, #4]
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005a1c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a28:	2b40      	cmp	r3, #64	; 0x40
 8005a2a:	d007      	beq.n	8005a3c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a3a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005a44:	d97c      	bls.n	8005b40 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d002      	beq.n	8005a54 <HAL_SPI_TransmitReceive+0x13e>
 8005a4e:	8a7b      	ldrh	r3, [r7, #18]
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d169      	bne.n	8005b28 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a58:	881a      	ldrh	r2, [r3, #0]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a64:	1c9a      	adds	r2, r3, #2
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a6e:	b29b      	uxth	r3, r3
 8005a70:	3b01      	subs	r3, #1
 8005a72:	b29a      	uxth	r2, r3
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a78:	e056      	b.n	8005b28 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	689b      	ldr	r3, [r3, #8]
 8005a80:	f003 0302 	and.w	r3, r3, #2
 8005a84:	2b02      	cmp	r3, #2
 8005a86:	d11b      	bne.n	8005ac0 <HAL_SPI_TransmitReceive+0x1aa>
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d016      	beq.n	8005ac0 <HAL_SPI_TransmitReceive+0x1aa>
 8005a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d113      	bne.n	8005ac0 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a9c:	881a      	ldrh	r2, [r3, #0]
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aa8:	1c9a      	adds	r2, r3, #2
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ab2:	b29b      	uxth	r3, r3
 8005ab4:	3b01      	subs	r3, #1
 8005ab6:	b29a      	uxth	r2, r3
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005abc:	2300      	movs	r3, #0
 8005abe:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	f003 0301 	and.w	r3, r3, #1
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d11c      	bne.n	8005b08 <HAL_SPI_TransmitReceive+0x1f2>
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ad4:	b29b      	uxth	r3, r3
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d016      	beq.n	8005b08 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	68da      	ldr	r2, [r3, #12]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae4:	b292      	uxth	r2, r2
 8005ae6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aec:	1c9a      	adds	r2, r3, #2
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005af8:	b29b      	uxth	r3, r3
 8005afa:	3b01      	subs	r3, #1
 8005afc:	b29a      	uxth	r2, r3
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005b04:	2301      	movs	r3, #1
 8005b06:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005b08:	f7fd fee4 	bl	80038d4 <HAL_GetTick>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	1ad3      	subs	r3, r2, r3
 8005b12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b14:	429a      	cmp	r2, r3
 8005b16:	d807      	bhi.n	8005b28 <HAL_SPI_TransmitReceive+0x212>
 8005b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b1e:	d003      	beq.n	8005b28 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005b20:	2303      	movs	r3, #3
 8005b22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005b26:	e0fb      	b.n	8005d20 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b2c:	b29b      	uxth	r3, r3
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d1a3      	bne.n	8005a7a <HAL_SPI_TransmitReceive+0x164>
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b38:	b29b      	uxth	r3, r3
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d19d      	bne.n	8005a7a <HAL_SPI_TransmitReceive+0x164>
 8005b3e:	e0df      	b.n	8005d00 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d003      	beq.n	8005b50 <HAL_SPI_TransmitReceive+0x23a>
 8005b48:	8a7b      	ldrh	r3, [r7, #18]
 8005b4a:	2b01      	cmp	r3, #1
 8005b4c:	f040 80cb 	bne.w	8005ce6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d912      	bls.n	8005b80 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b5e:	881a      	ldrh	r2, [r3, #0]
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b6a:	1c9a      	adds	r2, r3, #2
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b74:	b29b      	uxth	r3, r3
 8005b76:	3b02      	subs	r3, #2
 8005b78:	b29a      	uxth	r2, r3
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005b7e:	e0b2      	b.n	8005ce6 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	330c      	adds	r3, #12
 8005b8a:	7812      	ldrb	r2, [r2, #0]
 8005b8c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b92:	1c5a      	adds	r2, r3, #1
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b9c:	b29b      	uxth	r3, r3
 8005b9e:	3b01      	subs	r3, #1
 8005ba0:	b29a      	uxth	r2, r3
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ba6:	e09e      	b.n	8005ce6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	f003 0302 	and.w	r3, r3, #2
 8005bb2:	2b02      	cmp	r3, #2
 8005bb4:	d134      	bne.n	8005c20 <HAL_SPI_TransmitReceive+0x30a>
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d02f      	beq.n	8005c20 <HAL_SPI_TransmitReceive+0x30a>
 8005bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bc2:	2b01      	cmp	r3, #1
 8005bc4:	d12c      	bne.n	8005c20 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bca:	b29b      	uxth	r3, r3
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d912      	bls.n	8005bf6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bd4:	881a      	ldrh	r2, [r3, #0]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005be0:	1c9a      	adds	r2, r3, #2
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	3b02      	subs	r3, #2
 8005bee:	b29a      	uxth	r2, r3
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005bf4:	e012      	b.n	8005c1c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	330c      	adds	r3, #12
 8005c00:	7812      	ldrb	r2, [r2, #0]
 8005c02:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c08:	1c5a      	adds	r2, r3, #1
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c12:	b29b      	uxth	r3, r3
 8005c14:	3b01      	subs	r3, #1
 8005c16:	b29a      	uxth	r2, r3
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	f003 0301 	and.w	r3, r3, #1
 8005c2a:	2b01      	cmp	r3, #1
 8005c2c:	d148      	bne.n	8005cc0 <HAL_SPI_TransmitReceive+0x3aa>
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c34:	b29b      	uxth	r3, r3
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d042      	beq.n	8005cc0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c40:	b29b      	uxth	r3, r3
 8005c42:	2b01      	cmp	r3, #1
 8005c44:	d923      	bls.n	8005c8e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	68da      	ldr	r2, [r3, #12]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c50:	b292      	uxth	r2, r2
 8005c52:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c58:	1c9a      	adds	r2, r3, #2
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c64:	b29b      	uxth	r3, r3
 8005c66:	3b02      	subs	r3, #2
 8005c68:	b29a      	uxth	r2, r3
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c76:	b29b      	uxth	r3, r3
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d81f      	bhi.n	8005cbc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	685a      	ldr	r2, [r3, #4]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005c8a:	605a      	str	r2, [r3, #4]
 8005c8c:	e016      	b.n	8005cbc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f103 020c 	add.w	r2, r3, #12
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c9a:	7812      	ldrb	r2, [r2, #0]
 8005c9c:	b2d2      	uxtb	r2, r2
 8005c9e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ca4:	1c5a      	adds	r2, r3, #1
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	3b01      	subs	r3, #1
 8005cb4:	b29a      	uxth	r2, r3
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005cc0:	f7fd fe08 	bl	80038d4 <HAL_GetTick>
 8005cc4:	4602      	mov	r2, r0
 8005cc6:	69fb      	ldr	r3, [r7, #28]
 8005cc8:	1ad3      	subs	r3, r2, r3
 8005cca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d803      	bhi.n	8005cd8 <HAL_SPI_TransmitReceive+0x3c2>
 8005cd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cd6:	d102      	bne.n	8005cde <HAL_SPI_TransmitReceive+0x3c8>
 8005cd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d103      	bne.n	8005ce6 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8005cde:	2303      	movs	r3, #3
 8005ce0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005ce4:	e01c      	b.n	8005d20 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cea:	b29b      	uxth	r3, r3
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	f47f af5b 	bne.w	8005ba8 <HAL_SPI_TransmitReceive+0x292>
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	f47f af54 	bne.w	8005ba8 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d00:	69fa      	ldr	r2, [r7, #28]
 8005d02:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005d04:	68f8      	ldr	r0, [r7, #12]
 8005d06:	f000 f9b3 	bl	8006070 <SPI_EndRxTxTransaction>
 8005d0a:	4603      	mov	r3, r0
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d006      	beq.n	8005d1e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8005d10:	2301      	movs	r3, #1
 8005d12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2220      	movs	r2, #32
 8005d1a:	661a      	str	r2, [r3, #96]	; 0x60
 8005d1c:	e000      	b.n	8005d20 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8005d1e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2201      	movs	r2, #1
 8005d24:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005d30:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	3728      	adds	r7, #40	; 0x28
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}

08005d3c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b088      	sub	sp, #32
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	60f8      	str	r0, [r7, #12]
 8005d44:	60b9      	str	r1, [r7, #8]
 8005d46:	603b      	str	r3, [r7, #0]
 8005d48:	4613      	mov	r3, r2
 8005d4a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005d4c:	f7fd fdc2 	bl	80038d4 <HAL_GetTick>
 8005d50:	4602      	mov	r2, r0
 8005d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d54:	1a9b      	subs	r3, r3, r2
 8005d56:	683a      	ldr	r2, [r7, #0]
 8005d58:	4413      	add	r3, r2
 8005d5a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005d5c:	f7fd fdba 	bl	80038d4 <HAL_GetTick>
 8005d60:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005d62:	4b39      	ldr	r3, [pc, #228]	; (8005e48 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	015b      	lsls	r3, r3, #5
 8005d68:	0d1b      	lsrs	r3, r3, #20
 8005d6a:	69fa      	ldr	r2, [r7, #28]
 8005d6c:	fb02 f303 	mul.w	r3, r2, r3
 8005d70:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d72:	e054      	b.n	8005e1e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d7a:	d050      	beq.n	8005e1e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d7c:	f7fd fdaa 	bl	80038d4 <HAL_GetTick>
 8005d80:	4602      	mov	r2, r0
 8005d82:	69bb      	ldr	r3, [r7, #24]
 8005d84:	1ad3      	subs	r3, r2, r3
 8005d86:	69fa      	ldr	r2, [r7, #28]
 8005d88:	429a      	cmp	r2, r3
 8005d8a:	d902      	bls.n	8005d92 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005d8c:	69fb      	ldr	r3, [r7, #28]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d13d      	bne.n	8005e0e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	685a      	ldr	r2, [r3, #4]
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005da0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005daa:	d111      	bne.n	8005dd0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005db4:	d004      	beq.n	8005dc0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	689b      	ldr	r3, [r3, #8]
 8005dba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005dbe:	d107      	bne.n	8005dd0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005dce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dd4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005dd8:	d10f      	bne.n	8005dfa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005de8:	601a      	str	r2, [r3, #0]
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	681a      	ldr	r2, [r3, #0]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005df8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2200      	movs	r2, #0
 8005e06:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005e0a:	2303      	movs	r3, #3
 8005e0c:	e017      	b.n	8005e3e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d101      	bne.n	8005e18 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005e14:	2300      	movs	r3, #0
 8005e16:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	3b01      	subs	r3, #1
 8005e1c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	689a      	ldr	r2, [r3, #8]
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	4013      	ands	r3, r2
 8005e28:	68ba      	ldr	r2, [r7, #8]
 8005e2a:	429a      	cmp	r2, r3
 8005e2c:	bf0c      	ite	eq
 8005e2e:	2301      	moveq	r3, #1
 8005e30:	2300      	movne	r3, #0
 8005e32:	b2db      	uxtb	r3, r3
 8005e34:	461a      	mov	r2, r3
 8005e36:	79fb      	ldrb	r3, [r7, #7]
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	d19b      	bne.n	8005d74 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005e3c:	2300      	movs	r3, #0
}
 8005e3e:	4618      	mov	r0, r3
 8005e40:	3720      	adds	r7, #32
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}
 8005e46:	bf00      	nop
 8005e48:	2000007c 	.word	0x2000007c

08005e4c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b08a      	sub	sp, #40	; 0x28
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	60f8      	str	r0, [r7, #12]
 8005e54:	60b9      	str	r1, [r7, #8]
 8005e56:	607a      	str	r2, [r7, #4]
 8005e58:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005e5e:	f7fd fd39 	bl	80038d4 <HAL_GetTick>
 8005e62:	4602      	mov	r2, r0
 8005e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e66:	1a9b      	subs	r3, r3, r2
 8005e68:	683a      	ldr	r2, [r7, #0]
 8005e6a:	4413      	add	r3, r2
 8005e6c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8005e6e:	f7fd fd31 	bl	80038d4 <HAL_GetTick>
 8005e72:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	330c      	adds	r3, #12
 8005e7a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005e7c:	4b3d      	ldr	r3, [pc, #244]	; (8005f74 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005e7e:	681a      	ldr	r2, [r3, #0]
 8005e80:	4613      	mov	r3, r2
 8005e82:	009b      	lsls	r3, r3, #2
 8005e84:	4413      	add	r3, r2
 8005e86:	00da      	lsls	r2, r3, #3
 8005e88:	1ad3      	subs	r3, r2, r3
 8005e8a:	0d1b      	lsrs	r3, r3, #20
 8005e8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e8e:	fb02 f303 	mul.w	r3, r2, r3
 8005e92:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005e94:	e060      	b.n	8005f58 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005e9c:	d107      	bne.n	8005eae <SPI_WaitFifoStateUntilTimeout+0x62>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d104      	bne.n	8005eae <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005ea4:	69fb      	ldr	r3, [r7, #28]
 8005ea6:	781b      	ldrb	r3, [r3, #0]
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005eac:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eb4:	d050      	beq.n	8005f58 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005eb6:	f7fd fd0d 	bl	80038d4 <HAL_GetTick>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	6a3b      	ldr	r3, [r7, #32]
 8005ebe:	1ad3      	subs	r3, r2, r3
 8005ec0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ec2:	429a      	cmp	r2, r3
 8005ec4:	d902      	bls.n	8005ecc <SPI_WaitFifoStateUntilTimeout+0x80>
 8005ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d13d      	bne.n	8005f48 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	685a      	ldr	r2, [r3, #4]
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005eda:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ee4:	d111      	bne.n	8005f0a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	689b      	ldr	r3, [r3, #8]
 8005eea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005eee:	d004      	beq.n	8005efa <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ef8:	d107      	bne.n	8005f0a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f08:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f12:	d10f      	bne.n	8005f34 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f22:	601a      	str	r2, [r3, #0]
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f32:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005f44:	2303      	movs	r3, #3
 8005f46:	e010      	b.n	8005f6a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005f48:	69bb      	ldr	r3, [r7, #24]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d101      	bne.n	8005f52 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8005f52:	69bb      	ldr	r3, [r7, #24]
 8005f54:	3b01      	subs	r3, #1
 8005f56:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	689a      	ldr	r2, [r3, #8]
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	4013      	ands	r3, r2
 8005f62:	687a      	ldr	r2, [r7, #4]
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d196      	bne.n	8005e96 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005f68:	2300      	movs	r3, #0
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3728      	adds	r7, #40	; 0x28
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}
 8005f72:	bf00      	nop
 8005f74:	2000007c 	.word	0x2000007c

08005f78 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b088      	sub	sp, #32
 8005f7c:	af02      	add	r7, sp, #8
 8005f7e:	60f8      	str	r0, [r7, #12]
 8005f80:	60b9      	str	r1, [r7, #8]
 8005f82:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f8c:	d111      	bne.n	8005fb2 <SPI_EndRxTransaction+0x3a>
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f96:	d004      	beq.n	8005fa2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fa0:	d107      	bne.n	8005fb2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fb0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fba:	d112      	bne.n	8005fe2 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	9300      	str	r3, [sp, #0]
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	2180      	movs	r1, #128	; 0x80
 8005fc6:	68f8      	ldr	r0, [r7, #12]
 8005fc8:	f7ff feb8 	bl	8005d3c <SPI_WaitFlagStateUntilTimeout>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d021      	beq.n	8006016 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fd6:	f043 0220 	orr.w	r2, r3, #32
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005fde:	2303      	movs	r3, #3
 8005fe0:	e03d      	b.n	800605e <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in µs */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005fe2:	4b21      	ldr	r3, [pc, #132]	; (8006068 <SPI_EndRxTransaction+0xf0>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a21      	ldr	r2, [pc, #132]	; (800606c <SPI_EndRxTransaction+0xf4>)
 8005fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8005fec:	0d5b      	lsrs	r3, r3, #21
 8005fee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005ff2:	fb02 f303 	mul.w	r3, r2, r3
 8005ff6:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d00a      	beq.n	8006014 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	3b01      	subs	r3, #1
 8006002:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800600e:	2b80      	cmp	r3, #128	; 0x80
 8006010:	d0f2      	beq.n	8005ff8 <SPI_EndRxTransaction+0x80>
 8006012:	e000      	b.n	8006016 <SPI_EndRxTransaction+0x9e>
        break;
 8006014:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	685b      	ldr	r3, [r3, #4]
 800601a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800601e:	d11d      	bne.n	800605c <SPI_EndRxTransaction+0xe4>
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006028:	d004      	beq.n	8006034 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006032:	d113      	bne.n	800605c <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	9300      	str	r3, [sp, #0]
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	2200      	movs	r2, #0
 800603c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006040:	68f8      	ldr	r0, [r7, #12]
 8006042:	f7ff ff03 	bl	8005e4c <SPI_WaitFifoStateUntilTimeout>
 8006046:	4603      	mov	r3, r0
 8006048:	2b00      	cmp	r3, #0
 800604a:	d007      	beq.n	800605c <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006050:	f043 0220 	orr.w	r2, r3, #32
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006058:	2303      	movs	r3, #3
 800605a:	e000      	b.n	800605e <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 800605c:	2300      	movs	r3, #0
}
 800605e:	4618      	mov	r0, r3
 8006060:	3718      	adds	r7, #24
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
 8006066:	bf00      	nop
 8006068:	2000007c 	.word	0x2000007c
 800606c:	165e9f81 	.word	0x165e9f81

08006070 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b088      	sub	sp, #32
 8006074:	af02      	add	r7, sp, #8
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	9300      	str	r3, [sp, #0]
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	2200      	movs	r2, #0
 8006084:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006088:	68f8      	ldr	r0, [r7, #12]
 800608a:	f7ff fedf 	bl	8005e4c <SPI_WaitFifoStateUntilTimeout>
 800608e:	4603      	mov	r3, r0
 8006090:	2b00      	cmp	r3, #0
 8006092:	d007      	beq.n	80060a4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006098:	f043 0220 	orr.w	r2, r3, #32
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80060a0:	2303      	movs	r3, #3
 80060a2:	e046      	b.n	8006132 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80060a4:	4b25      	ldr	r3, [pc, #148]	; (800613c <SPI_EndRxTxTransaction+0xcc>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a25      	ldr	r2, [pc, #148]	; (8006140 <SPI_EndRxTxTransaction+0xd0>)
 80060aa:	fba2 2303 	umull	r2, r3, r2, r3
 80060ae:	0d5b      	lsrs	r3, r3, #21
 80060b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80060b4:	fb02 f303 	mul.w	r3, r2, r3
 80060b8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80060c2:	d112      	bne.n	80060ea <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	9300      	str	r3, [sp, #0]
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	2200      	movs	r2, #0
 80060cc:	2180      	movs	r1, #128	; 0x80
 80060ce:	68f8      	ldr	r0, [r7, #12]
 80060d0:	f7ff fe34 	bl	8005d3c <SPI_WaitFlagStateUntilTimeout>
 80060d4:	4603      	mov	r3, r0
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d016      	beq.n	8006108 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060de:	f043 0220 	orr.w	r2, r3, #32
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80060e6:	2303      	movs	r3, #3
 80060e8:	e023      	b.n	8006132 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d00a      	beq.n	8006106 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	3b01      	subs	r3, #1
 80060f4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006100:	2b80      	cmp	r3, #128	; 0x80
 8006102:	d0f2      	beq.n	80060ea <SPI_EndRxTxTransaction+0x7a>
 8006104:	e000      	b.n	8006108 <SPI_EndRxTxTransaction+0x98>
        break;
 8006106:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	9300      	str	r3, [sp, #0]
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	2200      	movs	r2, #0
 8006110:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006114:	68f8      	ldr	r0, [r7, #12]
 8006116:	f7ff fe99 	bl	8005e4c <SPI_WaitFifoStateUntilTimeout>
 800611a:	4603      	mov	r3, r0
 800611c:	2b00      	cmp	r3, #0
 800611e:	d007      	beq.n	8006130 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006124:	f043 0220 	orr.w	r2, r3, #32
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800612c:	2303      	movs	r3, #3
 800612e:	e000      	b.n	8006132 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8006130:	2300      	movs	r3, #0
}
 8006132:	4618      	mov	r0, r3
 8006134:	3718      	adds	r7, #24
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}
 800613a:	bf00      	nop
 800613c:	2000007c 	.word	0x2000007c
 8006140:	165e9f81 	.word	0x165e9f81

08006144 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b082      	sub	sp, #8
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d101      	bne.n	8006156 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	e049      	b.n	80061ea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800615c:	b2db      	uxtb	r3, r3
 800615e:	2b00      	cmp	r3, #0
 8006160:	d106      	bne.n	8006170 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2200      	movs	r2, #0
 8006166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f7fd f9b6 	bl	80034dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2202      	movs	r2, #2
 8006174:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	3304      	adds	r3, #4
 8006180:	4619      	mov	r1, r3
 8006182:	4610      	mov	r0, r2
 8006184:	f000 fe64 	bl	8006e50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2201      	movs	r2, #1
 8006194:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2201      	movs	r2, #1
 800619c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2201      	movs	r2, #1
 80061a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2201      	movs	r2, #1
 80061ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2201      	movs	r2, #1
 80061b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2201      	movs	r2, #1
 80061bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2201      	movs	r2, #1
 80061c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2201      	movs	r2, #1
 80061cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2201      	movs	r2, #1
 80061d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2201      	movs	r2, #1
 80061dc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2201      	movs	r2, #1
 80061e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061e8:	2300      	movs	r3, #0
}
 80061ea:	4618      	mov	r0, r3
 80061ec:	3708      	adds	r7, #8
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bd80      	pop	{r7, pc}
	...

080061f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b085      	sub	sp, #20
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006202:	b2db      	uxtb	r3, r3
 8006204:	2b01      	cmp	r3, #1
 8006206:	d001      	beq.n	800620c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006208:	2301      	movs	r3, #1
 800620a:	e054      	b.n	80062b6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2202      	movs	r2, #2
 8006210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	68da      	ldr	r2, [r3, #12]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f042 0201 	orr.w	r2, r2, #1
 8006222:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a26      	ldr	r2, [pc, #152]	; (80062c4 <HAL_TIM_Base_Start_IT+0xd0>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d022      	beq.n	8006274 <HAL_TIM_Base_Start_IT+0x80>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006236:	d01d      	beq.n	8006274 <HAL_TIM_Base_Start_IT+0x80>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a22      	ldr	r2, [pc, #136]	; (80062c8 <HAL_TIM_Base_Start_IT+0xd4>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d018      	beq.n	8006274 <HAL_TIM_Base_Start_IT+0x80>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a21      	ldr	r2, [pc, #132]	; (80062cc <HAL_TIM_Base_Start_IT+0xd8>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d013      	beq.n	8006274 <HAL_TIM_Base_Start_IT+0x80>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a1f      	ldr	r2, [pc, #124]	; (80062d0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d00e      	beq.n	8006274 <HAL_TIM_Base_Start_IT+0x80>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a1e      	ldr	r2, [pc, #120]	; (80062d4 <HAL_TIM_Base_Start_IT+0xe0>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d009      	beq.n	8006274 <HAL_TIM_Base_Start_IT+0x80>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a1c      	ldr	r2, [pc, #112]	; (80062d8 <HAL_TIM_Base_Start_IT+0xe4>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d004      	beq.n	8006274 <HAL_TIM_Base_Start_IT+0x80>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a1b      	ldr	r2, [pc, #108]	; (80062dc <HAL_TIM_Base_Start_IT+0xe8>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d115      	bne.n	80062a0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	689a      	ldr	r2, [r3, #8]
 800627a:	4b19      	ldr	r3, [pc, #100]	; (80062e0 <HAL_TIM_Base_Start_IT+0xec>)
 800627c:	4013      	ands	r3, r2
 800627e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2b06      	cmp	r3, #6
 8006284:	d015      	beq.n	80062b2 <HAL_TIM_Base_Start_IT+0xbe>
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800628c:	d011      	beq.n	80062b2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	681a      	ldr	r2, [r3, #0]
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f042 0201 	orr.w	r2, r2, #1
 800629c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800629e:	e008      	b.n	80062b2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	681a      	ldr	r2, [r3, #0]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f042 0201 	orr.w	r2, r2, #1
 80062ae:	601a      	str	r2, [r3, #0]
 80062b0:	e000      	b.n	80062b4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062b2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80062b4:	2300      	movs	r3, #0
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	3714      	adds	r7, #20
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr
 80062c2:	bf00      	nop
 80062c4:	40010000 	.word	0x40010000
 80062c8:	40000400 	.word	0x40000400
 80062cc:	40000800 	.word	0x40000800
 80062d0:	40000c00 	.word	0x40000c00
 80062d4:	40010400 	.word	0x40010400
 80062d8:	40014000 	.word	0x40014000
 80062dc:	40001800 	.word	0x40001800
 80062e0:	00010007 	.word	0x00010007

080062e4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b082      	sub	sp, #8
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d101      	bne.n	80062f6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80062f2:	2301      	movs	r3, #1
 80062f4:	e049      	b.n	800638a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d106      	bne.n	8006310 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2200      	movs	r2, #0
 8006306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f000 f841 	bl	8006392 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2202      	movs	r2, #2
 8006314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	3304      	adds	r3, #4
 8006320:	4619      	mov	r1, r3
 8006322:	4610      	mov	r0, r2
 8006324:	f000 fd94 	bl	8006e50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2201      	movs	r2, #1
 800633c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2201      	movs	r2, #1
 8006344:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2201      	movs	r2, #1
 800634c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2201      	movs	r2, #1
 8006354:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2201      	movs	r2, #1
 800635c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2201      	movs	r2, #1
 800636c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2201      	movs	r2, #1
 8006374:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2201      	movs	r2, #1
 800637c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2201      	movs	r2, #1
 8006384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006388:	2300      	movs	r3, #0
}
 800638a:	4618      	mov	r0, r3
 800638c:	3708      	adds	r7, #8
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}

08006392 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006392:	b480      	push	{r7}
 8006394:	b083      	sub	sp, #12
 8006396:	af00      	add	r7, sp, #0
 8006398:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800639a:	bf00      	nop
 800639c:	370c      	adds	r7, #12
 800639e:	46bd      	mov	sp, r7
 80063a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a4:	4770      	bx	lr
	...

080063a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b084      	sub	sp, #16
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
 80063b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d109      	bne.n	80063cc <HAL_TIM_PWM_Start+0x24>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063be:	b2db      	uxtb	r3, r3
 80063c0:	2b01      	cmp	r3, #1
 80063c2:	bf14      	ite	ne
 80063c4:	2301      	movne	r3, #1
 80063c6:	2300      	moveq	r3, #0
 80063c8:	b2db      	uxtb	r3, r3
 80063ca:	e03c      	b.n	8006446 <HAL_TIM_PWM_Start+0x9e>
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	2b04      	cmp	r3, #4
 80063d0:	d109      	bne.n	80063e6 <HAL_TIM_PWM_Start+0x3e>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	2b01      	cmp	r3, #1
 80063dc:	bf14      	ite	ne
 80063de:	2301      	movne	r3, #1
 80063e0:	2300      	moveq	r3, #0
 80063e2:	b2db      	uxtb	r3, r3
 80063e4:	e02f      	b.n	8006446 <HAL_TIM_PWM_Start+0x9e>
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	2b08      	cmp	r3, #8
 80063ea:	d109      	bne.n	8006400 <HAL_TIM_PWM_Start+0x58>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	bf14      	ite	ne
 80063f8:	2301      	movne	r3, #1
 80063fa:	2300      	moveq	r3, #0
 80063fc:	b2db      	uxtb	r3, r3
 80063fe:	e022      	b.n	8006446 <HAL_TIM_PWM_Start+0x9e>
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	2b0c      	cmp	r3, #12
 8006404:	d109      	bne.n	800641a <HAL_TIM_PWM_Start+0x72>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800640c:	b2db      	uxtb	r3, r3
 800640e:	2b01      	cmp	r3, #1
 8006410:	bf14      	ite	ne
 8006412:	2301      	movne	r3, #1
 8006414:	2300      	moveq	r3, #0
 8006416:	b2db      	uxtb	r3, r3
 8006418:	e015      	b.n	8006446 <HAL_TIM_PWM_Start+0x9e>
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	2b10      	cmp	r3, #16
 800641e:	d109      	bne.n	8006434 <HAL_TIM_PWM_Start+0x8c>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006426:	b2db      	uxtb	r3, r3
 8006428:	2b01      	cmp	r3, #1
 800642a:	bf14      	ite	ne
 800642c:	2301      	movne	r3, #1
 800642e:	2300      	moveq	r3, #0
 8006430:	b2db      	uxtb	r3, r3
 8006432:	e008      	b.n	8006446 <HAL_TIM_PWM_Start+0x9e>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800643a:	b2db      	uxtb	r3, r3
 800643c:	2b01      	cmp	r3, #1
 800643e:	bf14      	ite	ne
 8006440:	2301      	movne	r3, #1
 8006442:	2300      	moveq	r3, #0
 8006444:	b2db      	uxtb	r3, r3
 8006446:	2b00      	cmp	r3, #0
 8006448:	d001      	beq.n	800644e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	e092      	b.n	8006574 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d104      	bne.n	800645e <HAL_TIM_PWM_Start+0xb6>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2202      	movs	r2, #2
 8006458:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800645c:	e023      	b.n	80064a6 <HAL_TIM_PWM_Start+0xfe>
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	2b04      	cmp	r3, #4
 8006462:	d104      	bne.n	800646e <HAL_TIM_PWM_Start+0xc6>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2202      	movs	r2, #2
 8006468:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800646c:	e01b      	b.n	80064a6 <HAL_TIM_PWM_Start+0xfe>
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	2b08      	cmp	r3, #8
 8006472:	d104      	bne.n	800647e <HAL_TIM_PWM_Start+0xd6>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2202      	movs	r2, #2
 8006478:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800647c:	e013      	b.n	80064a6 <HAL_TIM_PWM_Start+0xfe>
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	2b0c      	cmp	r3, #12
 8006482:	d104      	bne.n	800648e <HAL_TIM_PWM_Start+0xe6>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2202      	movs	r2, #2
 8006488:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800648c:	e00b      	b.n	80064a6 <HAL_TIM_PWM_Start+0xfe>
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	2b10      	cmp	r3, #16
 8006492:	d104      	bne.n	800649e <HAL_TIM_PWM_Start+0xf6>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2202      	movs	r2, #2
 8006498:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800649c:	e003      	b.n	80064a6 <HAL_TIM_PWM_Start+0xfe>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2202      	movs	r2, #2
 80064a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	2201      	movs	r2, #1
 80064ac:	6839      	ldr	r1, [r7, #0]
 80064ae:	4618      	mov	r0, r3
 80064b0:	f001 f866 	bl	8007580 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a30      	ldr	r2, [pc, #192]	; (800657c <HAL_TIM_PWM_Start+0x1d4>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d004      	beq.n	80064c8 <HAL_TIM_PWM_Start+0x120>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a2f      	ldr	r2, [pc, #188]	; (8006580 <HAL_TIM_PWM_Start+0x1d8>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d101      	bne.n	80064cc <HAL_TIM_PWM_Start+0x124>
 80064c8:	2301      	movs	r3, #1
 80064ca:	e000      	b.n	80064ce <HAL_TIM_PWM_Start+0x126>
 80064cc:	2300      	movs	r3, #0
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d007      	beq.n	80064e2 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80064e0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4a25      	ldr	r2, [pc, #148]	; (800657c <HAL_TIM_PWM_Start+0x1d4>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d022      	beq.n	8006532 <HAL_TIM_PWM_Start+0x18a>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064f4:	d01d      	beq.n	8006532 <HAL_TIM_PWM_Start+0x18a>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4a22      	ldr	r2, [pc, #136]	; (8006584 <HAL_TIM_PWM_Start+0x1dc>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d018      	beq.n	8006532 <HAL_TIM_PWM_Start+0x18a>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a20      	ldr	r2, [pc, #128]	; (8006588 <HAL_TIM_PWM_Start+0x1e0>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d013      	beq.n	8006532 <HAL_TIM_PWM_Start+0x18a>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4a1f      	ldr	r2, [pc, #124]	; (800658c <HAL_TIM_PWM_Start+0x1e4>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d00e      	beq.n	8006532 <HAL_TIM_PWM_Start+0x18a>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a19      	ldr	r2, [pc, #100]	; (8006580 <HAL_TIM_PWM_Start+0x1d8>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d009      	beq.n	8006532 <HAL_TIM_PWM_Start+0x18a>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a1b      	ldr	r2, [pc, #108]	; (8006590 <HAL_TIM_PWM_Start+0x1e8>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d004      	beq.n	8006532 <HAL_TIM_PWM_Start+0x18a>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a19      	ldr	r2, [pc, #100]	; (8006594 <HAL_TIM_PWM_Start+0x1ec>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d115      	bne.n	800655e <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	689a      	ldr	r2, [r3, #8]
 8006538:	4b17      	ldr	r3, [pc, #92]	; (8006598 <HAL_TIM_PWM_Start+0x1f0>)
 800653a:	4013      	ands	r3, r2
 800653c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2b06      	cmp	r3, #6
 8006542:	d015      	beq.n	8006570 <HAL_TIM_PWM_Start+0x1c8>
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800654a:	d011      	beq.n	8006570 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f042 0201 	orr.w	r2, r2, #1
 800655a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800655c:	e008      	b.n	8006570 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	681a      	ldr	r2, [r3, #0]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f042 0201 	orr.w	r2, r2, #1
 800656c:	601a      	str	r2, [r3, #0]
 800656e:	e000      	b.n	8006572 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006570:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006572:	2300      	movs	r3, #0
}
 8006574:	4618      	mov	r0, r3
 8006576:	3710      	adds	r7, #16
 8006578:	46bd      	mov	sp, r7
 800657a:	bd80      	pop	{r7, pc}
 800657c:	40010000 	.word	0x40010000
 8006580:	40010400 	.word	0x40010400
 8006584:	40000400 	.word	0x40000400
 8006588:	40000800 	.word	0x40000800
 800658c:	40000c00 	.word	0x40000c00
 8006590:	40014000 	.word	0x40014000
 8006594:	40001800 	.word	0x40001800
 8006598:	00010007 	.word	0x00010007

0800659c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b086      	sub	sp, #24
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
 80065a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d101      	bne.n	80065b0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80065ac:	2301      	movs	r3, #1
 80065ae:	e08f      	b.n	80066d0 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065b6:	b2db      	uxtb	r3, r3
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d106      	bne.n	80065ca <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2200      	movs	r2, #0
 80065c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f7fc ffd3 	bl	8003570 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2202      	movs	r2, #2
 80065ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	6899      	ldr	r1, [r3, #8]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681a      	ldr	r2, [r3, #0]
 80065dc:	4b3e      	ldr	r3, [pc, #248]	; (80066d8 <HAL_TIM_Encoder_Init+0x13c>)
 80065de:	400b      	ands	r3, r1
 80065e0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681a      	ldr	r2, [r3, #0]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	3304      	adds	r3, #4
 80065ea:	4619      	mov	r1, r3
 80065ec:	4610      	mov	r0, r2
 80065ee:	f000 fc2f 	bl	8006e50 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	699b      	ldr	r3, [r3, #24]
 8006600:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	6a1b      	ldr	r3, [r3, #32]
 8006608:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	697a      	ldr	r2, [r7, #20]
 8006610:	4313      	orrs	r3, r2
 8006612:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006614:	693a      	ldr	r2, [r7, #16]
 8006616:	4b31      	ldr	r3, [pc, #196]	; (80066dc <HAL_TIM_Encoder_Init+0x140>)
 8006618:	4013      	ands	r3, r2
 800661a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	689a      	ldr	r2, [r3, #8]
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	699b      	ldr	r3, [r3, #24]
 8006624:	021b      	lsls	r3, r3, #8
 8006626:	4313      	orrs	r3, r2
 8006628:	693a      	ldr	r2, [r7, #16]
 800662a:	4313      	orrs	r3, r2
 800662c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800662e:	693a      	ldr	r2, [r7, #16]
 8006630:	4b2b      	ldr	r3, [pc, #172]	; (80066e0 <HAL_TIM_Encoder_Init+0x144>)
 8006632:	4013      	ands	r3, r2
 8006634:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006636:	693a      	ldr	r2, [r7, #16]
 8006638:	4b2a      	ldr	r3, [pc, #168]	; (80066e4 <HAL_TIM_Encoder_Init+0x148>)
 800663a:	4013      	ands	r3, r2
 800663c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	68da      	ldr	r2, [r3, #12]
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	69db      	ldr	r3, [r3, #28]
 8006646:	021b      	lsls	r3, r3, #8
 8006648:	4313      	orrs	r3, r2
 800664a:	693a      	ldr	r2, [r7, #16]
 800664c:	4313      	orrs	r3, r2
 800664e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	691b      	ldr	r3, [r3, #16]
 8006654:	011a      	lsls	r2, r3, #4
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	6a1b      	ldr	r3, [r3, #32]
 800665a:	031b      	lsls	r3, r3, #12
 800665c:	4313      	orrs	r3, r2
 800665e:	693a      	ldr	r2, [r7, #16]
 8006660:	4313      	orrs	r3, r2
 8006662:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800666a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006672:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	685a      	ldr	r2, [r3, #4]
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	695b      	ldr	r3, [r3, #20]
 800667c:	011b      	lsls	r3, r3, #4
 800667e:	4313      	orrs	r3, r2
 8006680:	68fa      	ldr	r2, [r7, #12]
 8006682:	4313      	orrs	r3, r2
 8006684:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	697a      	ldr	r2, [r7, #20]
 800668c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	693a      	ldr	r2, [r7, #16]
 8006694:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	68fa      	ldr	r2, [r7, #12]
 800669c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2201      	movs	r2, #1
 80066a2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2201      	movs	r2, #1
 80066aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2201      	movs	r2, #1
 80066b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2201      	movs	r2, #1
 80066ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2201      	movs	r2, #1
 80066c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2201      	movs	r2, #1
 80066ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066ce:	2300      	movs	r3, #0
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	3718      	adds	r7, #24
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}
 80066d8:	fffebff8 	.word	0xfffebff8
 80066dc:	fffffcfc 	.word	0xfffffcfc
 80066e0:	fffff3f3 	.word	0xfffff3f3
 80066e4:	ffff0f0f 	.word	0xffff0f0f

080066e8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b084      	sub	sp, #16
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
 80066f0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80066f8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006700:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006708:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006710:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d110      	bne.n	800673a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006718:	7bfb      	ldrb	r3, [r7, #15]
 800671a:	2b01      	cmp	r3, #1
 800671c:	d102      	bne.n	8006724 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800671e:	7b7b      	ldrb	r3, [r7, #13]
 8006720:	2b01      	cmp	r3, #1
 8006722:	d001      	beq.n	8006728 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006724:	2301      	movs	r3, #1
 8006726:	e069      	b.n	80067fc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2202      	movs	r2, #2
 800672c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2202      	movs	r2, #2
 8006734:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006738:	e031      	b.n	800679e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	2b04      	cmp	r3, #4
 800673e:	d110      	bne.n	8006762 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006740:	7bbb      	ldrb	r3, [r7, #14]
 8006742:	2b01      	cmp	r3, #1
 8006744:	d102      	bne.n	800674c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006746:	7b3b      	ldrb	r3, [r7, #12]
 8006748:	2b01      	cmp	r3, #1
 800674a:	d001      	beq.n	8006750 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800674c:	2301      	movs	r3, #1
 800674e:	e055      	b.n	80067fc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2202      	movs	r2, #2
 8006754:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2202      	movs	r2, #2
 800675c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006760:	e01d      	b.n	800679e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006762:	7bfb      	ldrb	r3, [r7, #15]
 8006764:	2b01      	cmp	r3, #1
 8006766:	d108      	bne.n	800677a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006768:	7bbb      	ldrb	r3, [r7, #14]
 800676a:	2b01      	cmp	r3, #1
 800676c:	d105      	bne.n	800677a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800676e:	7b7b      	ldrb	r3, [r7, #13]
 8006770:	2b01      	cmp	r3, #1
 8006772:	d102      	bne.n	800677a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006774:	7b3b      	ldrb	r3, [r7, #12]
 8006776:	2b01      	cmp	r3, #1
 8006778:	d001      	beq.n	800677e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800677a:	2301      	movs	r3, #1
 800677c:	e03e      	b.n	80067fc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2202      	movs	r2, #2
 8006782:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2202      	movs	r2, #2
 800678a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2202      	movs	r2, #2
 8006792:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2202      	movs	r2, #2
 800679a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d003      	beq.n	80067ac <HAL_TIM_Encoder_Start+0xc4>
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	2b04      	cmp	r3, #4
 80067a8:	d008      	beq.n	80067bc <HAL_TIM_Encoder_Start+0xd4>
 80067aa:	e00f      	b.n	80067cc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	2201      	movs	r2, #1
 80067b2:	2100      	movs	r1, #0
 80067b4:	4618      	mov	r0, r3
 80067b6:	f000 fee3 	bl	8007580 <TIM_CCxChannelCmd>
      break;
 80067ba:	e016      	b.n	80067ea <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	2201      	movs	r2, #1
 80067c2:	2104      	movs	r1, #4
 80067c4:	4618      	mov	r0, r3
 80067c6:	f000 fedb 	bl	8007580 <TIM_CCxChannelCmd>
      break;
 80067ca:	e00e      	b.n	80067ea <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	2201      	movs	r2, #1
 80067d2:	2100      	movs	r1, #0
 80067d4:	4618      	mov	r0, r3
 80067d6:	f000 fed3 	bl	8007580 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	2201      	movs	r2, #1
 80067e0:	2104      	movs	r1, #4
 80067e2:	4618      	mov	r0, r3
 80067e4:	f000 fecc 	bl	8007580 <TIM_CCxChannelCmd>
      break;
 80067e8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	681a      	ldr	r2, [r3, #0]
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f042 0201 	orr.w	r2, r2, #1
 80067f8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80067fa:	2300      	movs	r3, #0
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3710      	adds	r7, #16
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}

08006804 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b082      	sub	sp, #8
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	691b      	ldr	r3, [r3, #16]
 8006812:	f003 0302 	and.w	r3, r3, #2
 8006816:	2b02      	cmp	r3, #2
 8006818:	d122      	bne.n	8006860 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	68db      	ldr	r3, [r3, #12]
 8006820:	f003 0302 	and.w	r3, r3, #2
 8006824:	2b02      	cmp	r3, #2
 8006826:	d11b      	bne.n	8006860 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f06f 0202 	mvn.w	r2, #2
 8006830:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2201      	movs	r2, #1
 8006836:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	699b      	ldr	r3, [r3, #24]
 800683e:	f003 0303 	and.w	r3, r3, #3
 8006842:	2b00      	cmp	r3, #0
 8006844:	d003      	beq.n	800684e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f000 fae4 	bl	8006e14 <HAL_TIM_IC_CaptureCallback>
 800684c:	e005      	b.n	800685a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f000 fad6 	bl	8006e00 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f000 fae7 	bl	8006e28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2200      	movs	r2, #0
 800685e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	691b      	ldr	r3, [r3, #16]
 8006866:	f003 0304 	and.w	r3, r3, #4
 800686a:	2b04      	cmp	r3, #4
 800686c:	d122      	bne.n	80068b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	68db      	ldr	r3, [r3, #12]
 8006874:	f003 0304 	and.w	r3, r3, #4
 8006878:	2b04      	cmp	r3, #4
 800687a:	d11b      	bne.n	80068b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f06f 0204 	mvn.w	r2, #4
 8006884:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2202      	movs	r2, #2
 800688a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	699b      	ldr	r3, [r3, #24]
 8006892:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006896:	2b00      	cmp	r3, #0
 8006898:	d003      	beq.n	80068a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f000 faba 	bl	8006e14 <HAL_TIM_IC_CaptureCallback>
 80068a0:	e005      	b.n	80068ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f000 faac 	bl	8006e00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f000 fabd 	bl	8006e28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2200      	movs	r2, #0
 80068b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	691b      	ldr	r3, [r3, #16]
 80068ba:	f003 0308 	and.w	r3, r3, #8
 80068be:	2b08      	cmp	r3, #8
 80068c0:	d122      	bne.n	8006908 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	68db      	ldr	r3, [r3, #12]
 80068c8:	f003 0308 	and.w	r3, r3, #8
 80068cc:	2b08      	cmp	r3, #8
 80068ce:	d11b      	bne.n	8006908 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f06f 0208 	mvn.w	r2, #8
 80068d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2204      	movs	r2, #4
 80068de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	69db      	ldr	r3, [r3, #28]
 80068e6:	f003 0303 	and.w	r3, r3, #3
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d003      	beq.n	80068f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f000 fa90 	bl	8006e14 <HAL_TIM_IC_CaptureCallback>
 80068f4:	e005      	b.n	8006902 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f000 fa82 	bl	8006e00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f000 fa93 	bl	8006e28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2200      	movs	r2, #0
 8006906:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	691b      	ldr	r3, [r3, #16]
 800690e:	f003 0310 	and.w	r3, r3, #16
 8006912:	2b10      	cmp	r3, #16
 8006914:	d122      	bne.n	800695c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	68db      	ldr	r3, [r3, #12]
 800691c:	f003 0310 	and.w	r3, r3, #16
 8006920:	2b10      	cmp	r3, #16
 8006922:	d11b      	bne.n	800695c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f06f 0210 	mvn.w	r2, #16
 800692c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2208      	movs	r2, #8
 8006932:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	69db      	ldr	r3, [r3, #28]
 800693a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800693e:	2b00      	cmp	r3, #0
 8006940:	d003      	beq.n	800694a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f000 fa66 	bl	8006e14 <HAL_TIM_IC_CaptureCallback>
 8006948:	e005      	b.n	8006956 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f000 fa58 	bl	8006e00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006950:	6878      	ldr	r0, [r7, #4]
 8006952:	f000 fa69 	bl	8006e28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2200      	movs	r2, #0
 800695a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	691b      	ldr	r3, [r3, #16]
 8006962:	f003 0301 	and.w	r3, r3, #1
 8006966:	2b01      	cmp	r3, #1
 8006968:	d10e      	bne.n	8006988 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	f003 0301 	and.w	r3, r3, #1
 8006974:	2b01      	cmp	r3, #1
 8006976:	d107      	bne.n	8006988 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f06f 0201 	mvn.w	r2, #1
 8006980:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006982:	6878      	ldr	r0, [r7, #4]
 8006984:	f7fc f926 	bl	8002bd4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	691b      	ldr	r3, [r3, #16]
 800698e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006992:	2b80      	cmp	r3, #128	; 0x80
 8006994:	d10e      	bne.n	80069b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	68db      	ldr	r3, [r3, #12]
 800699c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069a0:	2b80      	cmp	r3, #128	; 0x80
 80069a2:	d107      	bne.n	80069b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80069ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f000 fea4 	bl	80076fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	691b      	ldr	r3, [r3, #16]
 80069ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069c2:	d10e      	bne.n	80069e2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	68db      	ldr	r3, [r3, #12]
 80069ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069ce:	2b80      	cmp	r3, #128	; 0x80
 80069d0:	d107      	bne.n	80069e2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80069da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	f000 fe97 	bl	8007710 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	691b      	ldr	r3, [r3, #16]
 80069e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069ec:	2b40      	cmp	r3, #64	; 0x40
 80069ee:	d10e      	bne.n	8006a0e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	68db      	ldr	r3, [r3, #12]
 80069f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069fa:	2b40      	cmp	r3, #64	; 0x40
 80069fc:	d107      	bne.n	8006a0e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006a06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	f000 fa17 	bl	8006e3c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	691b      	ldr	r3, [r3, #16]
 8006a14:	f003 0320 	and.w	r3, r3, #32
 8006a18:	2b20      	cmp	r3, #32
 8006a1a:	d10e      	bne.n	8006a3a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	68db      	ldr	r3, [r3, #12]
 8006a22:	f003 0320 	and.w	r3, r3, #32
 8006a26:	2b20      	cmp	r3, #32
 8006a28:	d107      	bne.n	8006a3a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f06f 0220 	mvn.w	r2, #32
 8006a32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	f000 fe57 	bl	80076e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006a3a:	bf00      	nop
 8006a3c:	3708      	adds	r7, #8
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}
	...

08006a44 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b086      	sub	sp, #24
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	60f8      	str	r0, [r7, #12]
 8006a4c:	60b9      	str	r1, [r7, #8]
 8006a4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a50:	2300      	movs	r3, #0
 8006a52:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a5a:	2b01      	cmp	r3, #1
 8006a5c:	d101      	bne.n	8006a62 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006a5e:	2302      	movs	r3, #2
 8006a60:	e0ff      	b.n	8006c62 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2201      	movs	r2, #1
 8006a66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2b14      	cmp	r3, #20
 8006a6e:	f200 80f0 	bhi.w	8006c52 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006a72:	a201      	add	r2, pc, #4	; (adr r2, 8006a78 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a78:	08006acd 	.word	0x08006acd
 8006a7c:	08006c53 	.word	0x08006c53
 8006a80:	08006c53 	.word	0x08006c53
 8006a84:	08006c53 	.word	0x08006c53
 8006a88:	08006b0d 	.word	0x08006b0d
 8006a8c:	08006c53 	.word	0x08006c53
 8006a90:	08006c53 	.word	0x08006c53
 8006a94:	08006c53 	.word	0x08006c53
 8006a98:	08006b4f 	.word	0x08006b4f
 8006a9c:	08006c53 	.word	0x08006c53
 8006aa0:	08006c53 	.word	0x08006c53
 8006aa4:	08006c53 	.word	0x08006c53
 8006aa8:	08006b8f 	.word	0x08006b8f
 8006aac:	08006c53 	.word	0x08006c53
 8006ab0:	08006c53 	.word	0x08006c53
 8006ab4:	08006c53 	.word	0x08006c53
 8006ab8:	08006bd1 	.word	0x08006bd1
 8006abc:	08006c53 	.word	0x08006c53
 8006ac0:	08006c53 	.word	0x08006c53
 8006ac4:	08006c53 	.word	0x08006c53
 8006ac8:	08006c11 	.word	0x08006c11
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	68b9      	ldr	r1, [r7, #8]
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f000 fa5c 	bl	8006f90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	699a      	ldr	r2, [r3, #24]
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f042 0208 	orr.w	r2, r2, #8
 8006ae6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	699a      	ldr	r2, [r3, #24]
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f022 0204 	bic.w	r2, r2, #4
 8006af6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	6999      	ldr	r1, [r3, #24]
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	691a      	ldr	r2, [r3, #16]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	430a      	orrs	r2, r1
 8006b08:	619a      	str	r2, [r3, #24]
      break;
 8006b0a:	e0a5      	b.n	8006c58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	68b9      	ldr	r1, [r7, #8]
 8006b12:	4618      	mov	r0, r3
 8006b14:	f000 faae 	bl	8007074 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	699a      	ldr	r2, [r3, #24]
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	699a      	ldr	r2, [r3, #24]
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	6999      	ldr	r1, [r3, #24]
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	691b      	ldr	r3, [r3, #16]
 8006b42:	021a      	lsls	r2, r3, #8
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	430a      	orrs	r2, r1
 8006b4a:	619a      	str	r2, [r3, #24]
      break;
 8006b4c:	e084      	b.n	8006c58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	68b9      	ldr	r1, [r7, #8]
 8006b54:	4618      	mov	r0, r3
 8006b56:	f000 fb05 	bl	8007164 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	69da      	ldr	r2, [r3, #28]
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f042 0208 	orr.w	r2, r2, #8
 8006b68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	69da      	ldr	r2, [r3, #28]
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f022 0204 	bic.w	r2, r2, #4
 8006b78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	69d9      	ldr	r1, [r3, #28]
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	691a      	ldr	r2, [r3, #16]
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	430a      	orrs	r2, r1
 8006b8a:	61da      	str	r2, [r3, #28]
      break;
 8006b8c:	e064      	b.n	8006c58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	68b9      	ldr	r1, [r7, #8]
 8006b94:	4618      	mov	r0, r3
 8006b96:	f000 fb5b 	bl	8007250 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	69da      	ldr	r2, [r3, #28]
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ba8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	69da      	ldr	r2, [r3, #28]
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006bb8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	69d9      	ldr	r1, [r3, #28]
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	691b      	ldr	r3, [r3, #16]
 8006bc4:	021a      	lsls	r2, r3, #8
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	430a      	orrs	r2, r1
 8006bcc:	61da      	str	r2, [r3, #28]
      break;
 8006bce:	e043      	b.n	8006c58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	68b9      	ldr	r1, [r7, #8]
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	f000 fb92 	bl	8007300 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f042 0208 	orr.w	r2, r2, #8
 8006bea:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f022 0204 	bic.w	r2, r2, #4
 8006bfa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	691a      	ldr	r2, [r3, #16]
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	430a      	orrs	r2, r1
 8006c0c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006c0e:	e023      	b.n	8006c58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	68b9      	ldr	r1, [r7, #8]
 8006c16:	4618      	mov	r0, r3
 8006c18:	f000 fbc4 	bl	80073a4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c2a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c3a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	691b      	ldr	r3, [r3, #16]
 8006c46:	021a      	lsls	r2, r3, #8
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	430a      	orrs	r2, r1
 8006c4e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006c50:	e002      	b.n	8006c58 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006c52:	2301      	movs	r3, #1
 8006c54:	75fb      	strb	r3, [r7, #23]
      break;
 8006c56:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006c60:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3718      	adds	r7, #24
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}
 8006c6a:	bf00      	nop

08006c6c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b084      	sub	sp, #16
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
 8006c74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c76:	2300      	movs	r3, #0
 8006c78:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d101      	bne.n	8006c88 <HAL_TIM_ConfigClockSource+0x1c>
 8006c84:	2302      	movs	r3, #2
 8006c86:	e0b4      	b.n	8006df2 <HAL_TIM_ConfigClockSource+0x186>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2202      	movs	r2, #2
 8006c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	689b      	ldr	r3, [r3, #8]
 8006c9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006ca0:	68ba      	ldr	r2, [r7, #8]
 8006ca2:	4b56      	ldr	r3, [pc, #344]	; (8006dfc <HAL_TIM_ConfigClockSource+0x190>)
 8006ca4:	4013      	ands	r3, r2
 8006ca6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006cae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	68ba      	ldr	r2, [r7, #8]
 8006cb6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006cc0:	d03e      	beq.n	8006d40 <HAL_TIM_ConfigClockSource+0xd4>
 8006cc2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006cc6:	f200 8087 	bhi.w	8006dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8006cca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cce:	f000 8086 	beq.w	8006dde <HAL_TIM_ConfigClockSource+0x172>
 8006cd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cd6:	d87f      	bhi.n	8006dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8006cd8:	2b70      	cmp	r3, #112	; 0x70
 8006cda:	d01a      	beq.n	8006d12 <HAL_TIM_ConfigClockSource+0xa6>
 8006cdc:	2b70      	cmp	r3, #112	; 0x70
 8006cde:	d87b      	bhi.n	8006dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8006ce0:	2b60      	cmp	r3, #96	; 0x60
 8006ce2:	d050      	beq.n	8006d86 <HAL_TIM_ConfigClockSource+0x11a>
 8006ce4:	2b60      	cmp	r3, #96	; 0x60
 8006ce6:	d877      	bhi.n	8006dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8006ce8:	2b50      	cmp	r3, #80	; 0x50
 8006cea:	d03c      	beq.n	8006d66 <HAL_TIM_ConfigClockSource+0xfa>
 8006cec:	2b50      	cmp	r3, #80	; 0x50
 8006cee:	d873      	bhi.n	8006dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8006cf0:	2b40      	cmp	r3, #64	; 0x40
 8006cf2:	d058      	beq.n	8006da6 <HAL_TIM_ConfigClockSource+0x13a>
 8006cf4:	2b40      	cmp	r3, #64	; 0x40
 8006cf6:	d86f      	bhi.n	8006dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8006cf8:	2b30      	cmp	r3, #48	; 0x30
 8006cfa:	d064      	beq.n	8006dc6 <HAL_TIM_ConfigClockSource+0x15a>
 8006cfc:	2b30      	cmp	r3, #48	; 0x30
 8006cfe:	d86b      	bhi.n	8006dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8006d00:	2b20      	cmp	r3, #32
 8006d02:	d060      	beq.n	8006dc6 <HAL_TIM_ConfigClockSource+0x15a>
 8006d04:	2b20      	cmp	r3, #32
 8006d06:	d867      	bhi.n	8006dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d05c      	beq.n	8006dc6 <HAL_TIM_ConfigClockSource+0x15a>
 8006d0c:	2b10      	cmp	r3, #16
 8006d0e:	d05a      	beq.n	8006dc6 <HAL_TIM_ConfigClockSource+0x15a>
 8006d10:	e062      	b.n	8006dd8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006d22:	f000 fc0d 	bl	8007540 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	689b      	ldr	r3, [r3, #8]
 8006d2c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006d34:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	68ba      	ldr	r2, [r7, #8]
 8006d3c:	609a      	str	r2, [r3, #8]
      break;
 8006d3e:	e04f      	b.n	8006de0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006d50:	f000 fbf6 	bl	8007540 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	689a      	ldr	r2, [r3, #8]
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006d62:	609a      	str	r2, [r3, #8]
      break;
 8006d64:	e03c      	b.n	8006de0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d72:	461a      	mov	r2, r3
 8006d74:	f000 fb6a 	bl	800744c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	2150      	movs	r1, #80	; 0x50
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f000 fbc3 	bl	800750a <TIM_ITRx_SetConfig>
      break;
 8006d84:	e02c      	b.n	8006de0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d92:	461a      	mov	r2, r3
 8006d94:	f000 fb89 	bl	80074aa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	2160      	movs	r1, #96	; 0x60
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f000 fbb3 	bl	800750a <TIM_ITRx_SetConfig>
      break;
 8006da4:	e01c      	b.n	8006de0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006db2:	461a      	mov	r2, r3
 8006db4:	f000 fb4a 	bl	800744c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	2140      	movs	r1, #64	; 0x40
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	f000 fba3 	bl	800750a <TIM_ITRx_SetConfig>
      break;
 8006dc4:	e00c      	b.n	8006de0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4619      	mov	r1, r3
 8006dd0:	4610      	mov	r0, r2
 8006dd2:	f000 fb9a 	bl	800750a <TIM_ITRx_SetConfig>
      break;
 8006dd6:	e003      	b.n	8006de0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006dd8:	2301      	movs	r3, #1
 8006dda:	73fb      	strb	r3, [r7, #15]
      break;
 8006ddc:	e000      	b.n	8006de0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006dde:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2201      	movs	r2, #1
 8006de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2200      	movs	r2, #0
 8006dec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006df0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	3710      	adds	r7, #16
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}
 8006dfa:	bf00      	nop
 8006dfc:	fffeff88 	.word	0xfffeff88

08006e00 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b083      	sub	sp, #12
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006e08:	bf00      	nop
 8006e0a:	370c      	adds	r7, #12
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr

08006e14 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006e14:	b480      	push	{r7}
 8006e16:	b083      	sub	sp, #12
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006e1c:	bf00      	nop
 8006e1e:	370c      	adds	r7, #12
 8006e20:	46bd      	mov	sp, r7
 8006e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e26:	4770      	bx	lr

08006e28 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b083      	sub	sp, #12
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e30:	bf00      	nop
 8006e32:	370c      	adds	r7, #12
 8006e34:	46bd      	mov	sp, r7
 8006e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3a:	4770      	bx	lr

08006e3c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b083      	sub	sp, #12
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e44:	bf00      	nop
 8006e46:	370c      	adds	r7, #12
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4e:	4770      	bx	lr

08006e50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b085      	sub	sp, #20
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
 8006e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	4a40      	ldr	r2, [pc, #256]	; (8006f64 <TIM_Base_SetConfig+0x114>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d013      	beq.n	8006e90 <TIM_Base_SetConfig+0x40>
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e6e:	d00f      	beq.n	8006e90 <TIM_Base_SetConfig+0x40>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	4a3d      	ldr	r2, [pc, #244]	; (8006f68 <TIM_Base_SetConfig+0x118>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d00b      	beq.n	8006e90 <TIM_Base_SetConfig+0x40>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	4a3c      	ldr	r2, [pc, #240]	; (8006f6c <TIM_Base_SetConfig+0x11c>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d007      	beq.n	8006e90 <TIM_Base_SetConfig+0x40>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	4a3b      	ldr	r2, [pc, #236]	; (8006f70 <TIM_Base_SetConfig+0x120>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d003      	beq.n	8006e90 <TIM_Base_SetConfig+0x40>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	4a3a      	ldr	r2, [pc, #232]	; (8006f74 <TIM_Base_SetConfig+0x124>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d108      	bne.n	8006ea2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	685b      	ldr	r3, [r3, #4]
 8006e9c:	68fa      	ldr	r2, [r7, #12]
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	4a2f      	ldr	r2, [pc, #188]	; (8006f64 <TIM_Base_SetConfig+0x114>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d02b      	beq.n	8006f02 <TIM_Base_SetConfig+0xb2>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eb0:	d027      	beq.n	8006f02 <TIM_Base_SetConfig+0xb2>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	4a2c      	ldr	r2, [pc, #176]	; (8006f68 <TIM_Base_SetConfig+0x118>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d023      	beq.n	8006f02 <TIM_Base_SetConfig+0xb2>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	4a2b      	ldr	r2, [pc, #172]	; (8006f6c <TIM_Base_SetConfig+0x11c>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d01f      	beq.n	8006f02 <TIM_Base_SetConfig+0xb2>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	4a2a      	ldr	r2, [pc, #168]	; (8006f70 <TIM_Base_SetConfig+0x120>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d01b      	beq.n	8006f02 <TIM_Base_SetConfig+0xb2>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	4a29      	ldr	r2, [pc, #164]	; (8006f74 <TIM_Base_SetConfig+0x124>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d017      	beq.n	8006f02 <TIM_Base_SetConfig+0xb2>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	4a28      	ldr	r2, [pc, #160]	; (8006f78 <TIM_Base_SetConfig+0x128>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d013      	beq.n	8006f02 <TIM_Base_SetConfig+0xb2>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	4a27      	ldr	r2, [pc, #156]	; (8006f7c <TIM_Base_SetConfig+0x12c>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d00f      	beq.n	8006f02 <TIM_Base_SetConfig+0xb2>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	4a26      	ldr	r2, [pc, #152]	; (8006f80 <TIM_Base_SetConfig+0x130>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d00b      	beq.n	8006f02 <TIM_Base_SetConfig+0xb2>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	4a25      	ldr	r2, [pc, #148]	; (8006f84 <TIM_Base_SetConfig+0x134>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d007      	beq.n	8006f02 <TIM_Base_SetConfig+0xb2>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	4a24      	ldr	r2, [pc, #144]	; (8006f88 <TIM_Base_SetConfig+0x138>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d003      	beq.n	8006f02 <TIM_Base_SetConfig+0xb2>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	4a23      	ldr	r2, [pc, #140]	; (8006f8c <TIM_Base_SetConfig+0x13c>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d108      	bne.n	8006f14 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	68db      	ldr	r3, [r3, #12]
 8006f0e:	68fa      	ldr	r2, [r7, #12]
 8006f10:	4313      	orrs	r3, r2
 8006f12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	695b      	ldr	r3, [r3, #20]
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	68fa      	ldr	r2, [r7, #12]
 8006f26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	689a      	ldr	r2, [r3, #8]
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	681a      	ldr	r2, [r3, #0]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	4a0a      	ldr	r2, [pc, #40]	; (8006f64 <TIM_Base_SetConfig+0x114>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d003      	beq.n	8006f48 <TIM_Base_SetConfig+0xf8>
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	4a0c      	ldr	r2, [pc, #48]	; (8006f74 <TIM_Base_SetConfig+0x124>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d103      	bne.n	8006f50 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	691a      	ldr	r2, [r3, #16]
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2201      	movs	r2, #1
 8006f54:	615a      	str	r2, [r3, #20]
}
 8006f56:	bf00      	nop
 8006f58:	3714      	adds	r7, #20
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f60:	4770      	bx	lr
 8006f62:	bf00      	nop
 8006f64:	40010000 	.word	0x40010000
 8006f68:	40000400 	.word	0x40000400
 8006f6c:	40000800 	.word	0x40000800
 8006f70:	40000c00 	.word	0x40000c00
 8006f74:	40010400 	.word	0x40010400
 8006f78:	40014000 	.word	0x40014000
 8006f7c:	40014400 	.word	0x40014400
 8006f80:	40014800 	.word	0x40014800
 8006f84:	40001800 	.word	0x40001800
 8006f88:	40001c00 	.word	0x40001c00
 8006f8c:	40002000 	.word	0x40002000

08006f90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b087      	sub	sp, #28
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
 8006f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6a1b      	ldr	r3, [r3, #32]
 8006f9e:	f023 0201 	bic.w	r2, r3, #1
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6a1b      	ldr	r3, [r3, #32]
 8006faa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	685b      	ldr	r3, [r3, #4]
 8006fb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	699b      	ldr	r3, [r3, #24]
 8006fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006fb8:	68fa      	ldr	r2, [r7, #12]
 8006fba:	4b2b      	ldr	r3, [pc, #172]	; (8007068 <TIM_OC1_SetConfig+0xd8>)
 8006fbc:	4013      	ands	r3, r2
 8006fbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	f023 0303 	bic.w	r3, r3, #3
 8006fc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	68fa      	ldr	r2, [r7, #12]
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006fd2:	697b      	ldr	r3, [r7, #20]
 8006fd4:	f023 0302 	bic.w	r3, r3, #2
 8006fd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	689b      	ldr	r3, [r3, #8]
 8006fde:	697a      	ldr	r2, [r7, #20]
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	4a21      	ldr	r2, [pc, #132]	; (800706c <TIM_OC1_SetConfig+0xdc>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d003      	beq.n	8006ff4 <TIM_OC1_SetConfig+0x64>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	4a20      	ldr	r2, [pc, #128]	; (8007070 <TIM_OC1_SetConfig+0xe0>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d10c      	bne.n	800700e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006ff4:	697b      	ldr	r3, [r7, #20]
 8006ff6:	f023 0308 	bic.w	r3, r3, #8
 8006ffa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	68db      	ldr	r3, [r3, #12]
 8007000:	697a      	ldr	r2, [r7, #20]
 8007002:	4313      	orrs	r3, r2
 8007004:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	f023 0304 	bic.w	r3, r3, #4
 800700c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	4a16      	ldr	r2, [pc, #88]	; (800706c <TIM_OC1_SetConfig+0xdc>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d003      	beq.n	800701e <TIM_OC1_SetConfig+0x8e>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	4a15      	ldr	r2, [pc, #84]	; (8007070 <TIM_OC1_SetConfig+0xe0>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d111      	bne.n	8007042 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800701e:	693b      	ldr	r3, [r7, #16]
 8007020:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007024:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800702c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	695b      	ldr	r3, [r3, #20]
 8007032:	693a      	ldr	r2, [r7, #16]
 8007034:	4313      	orrs	r3, r2
 8007036:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	699b      	ldr	r3, [r3, #24]
 800703c:	693a      	ldr	r2, [r7, #16]
 800703e:	4313      	orrs	r3, r2
 8007040:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	693a      	ldr	r2, [r7, #16]
 8007046:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	68fa      	ldr	r2, [r7, #12]
 800704c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	685a      	ldr	r2, [r3, #4]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	697a      	ldr	r2, [r7, #20]
 800705a:	621a      	str	r2, [r3, #32]
}
 800705c:	bf00      	nop
 800705e:	371c      	adds	r7, #28
 8007060:	46bd      	mov	sp, r7
 8007062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007066:	4770      	bx	lr
 8007068:	fffeff8f 	.word	0xfffeff8f
 800706c:	40010000 	.word	0x40010000
 8007070:	40010400 	.word	0x40010400

08007074 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007074:	b480      	push	{r7}
 8007076:	b087      	sub	sp, #28
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
 800707c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6a1b      	ldr	r3, [r3, #32]
 8007082:	f023 0210 	bic.w	r2, r3, #16
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6a1b      	ldr	r3, [r3, #32]
 800708e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	685b      	ldr	r3, [r3, #4]
 8007094:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	699b      	ldr	r3, [r3, #24]
 800709a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800709c:	68fa      	ldr	r2, [r7, #12]
 800709e:	4b2e      	ldr	r3, [pc, #184]	; (8007158 <TIM_OC2_SetConfig+0xe4>)
 80070a0:	4013      	ands	r3, r2
 80070a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	021b      	lsls	r3, r3, #8
 80070b2:	68fa      	ldr	r2, [r7, #12]
 80070b4:	4313      	orrs	r3, r2
 80070b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	f023 0320 	bic.w	r3, r3, #32
 80070be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	689b      	ldr	r3, [r3, #8]
 80070c4:	011b      	lsls	r3, r3, #4
 80070c6:	697a      	ldr	r2, [r7, #20]
 80070c8:	4313      	orrs	r3, r2
 80070ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	4a23      	ldr	r2, [pc, #140]	; (800715c <TIM_OC2_SetConfig+0xe8>)
 80070d0:	4293      	cmp	r3, r2
 80070d2:	d003      	beq.n	80070dc <TIM_OC2_SetConfig+0x68>
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	4a22      	ldr	r2, [pc, #136]	; (8007160 <TIM_OC2_SetConfig+0xec>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d10d      	bne.n	80070f8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80070dc:	697b      	ldr	r3, [r7, #20]
 80070de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80070e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	68db      	ldr	r3, [r3, #12]
 80070e8:	011b      	lsls	r3, r3, #4
 80070ea:	697a      	ldr	r2, [r7, #20]
 80070ec:	4313      	orrs	r3, r2
 80070ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070f6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	4a18      	ldr	r2, [pc, #96]	; (800715c <TIM_OC2_SetConfig+0xe8>)
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d003      	beq.n	8007108 <TIM_OC2_SetConfig+0x94>
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	4a17      	ldr	r2, [pc, #92]	; (8007160 <TIM_OC2_SetConfig+0xec>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d113      	bne.n	8007130 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800710e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007110:	693b      	ldr	r3, [r7, #16]
 8007112:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007116:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	695b      	ldr	r3, [r3, #20]
 800711c:	009b      	lsls	r3, r3, #2
 800711e:	693a      	ldr	r2, [r7, #16]
 8007120:	4313      	orrs	r3, r2
 8007122:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	699b      	ldr	r3, [r3, #24]
 8007128:	009b      	lsls	r3, r3, #2
 800712a:	693a      	ldr	r2, [r7, #16]
 800712c:	4313      	orrs	r3, r2
 800712e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	693a      	ldr	r2, [r7, #16]
 8007134:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	68fa      	ldr	r2, [r7, #12]
 800713a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	685a      	ldr	r2, [r3, #4]
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	697a      	ldr	r2, [r7, #20]
 8007148:	621a      	str	r2, [r3, #32]
}
 800714a:	bf00      	nop
 800714c:	371c      	adds	r7, #28
 800714e:	46bd      	mov	sp, r7
 8007150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007154:	4770      	bx	lr
 8007156:	bf00      	nop
 8007158:	feff8fff 	.word	0xfeff8fff
 800715c:	40010000 	.word	0x40010000
 8007160:	40010400 	.word	0x40010400

08007164 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007164:	b480      	push	{r7}
 8007166:	b087      	sub	sp, #28
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
 800716c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6a1b      	ldr	r3, [r3, #32]
 8007172:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6a1b      	ldr	r3, [r3, #32]
 800717e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	69db      	ldr	r3, [r3, #28]
 800718a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800718c:	68fa      	ldr	r2, [r7, #12]
 800718e:	4b2d      	ldr	r3, [pc, #180]	; (8007244 <TIM_OC3_SetConfig+0xe0>)
 8007190:	4013      	ands	r3, r2
 8007192:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	f023 0303 	bic.w	r3, r3, #3
 800719a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	68fa      	ldr	r2, [r7, #12]
 80071a2:	4313      	orrs	r3, r2
 80071a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80071ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	689b      	ldr	r3, [r3, #8]
 80071b2:	021b      	lsls	r3, r3, #8
 80071b4:	697a      	ldr	r2, [r7, #20]
 80071b6:	4313      	orrs	r3, r2
 80071b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	4a22      	ldr	r2, [pc, #136]	; (8007248 <TIM_OC3_SetConfig+0xe4>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d003      	beq.n	80071ca <TIM_OC3_SetConfig+0x66>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	4a21      	ldr	r2, [pc, #132]	; (800724c <TIM_OC3_SetConfig+0xe8>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d10d      	bne.n	80071e6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80071d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	68db      	ldr	r3, [r3, #12]
 80071d6:	021b      	lsls	r3, r3, #8
 80071d8:	697a      	ldr	r2, [r7, #20]
 80071da:	4313      	orrs	r3, r2
 80071dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80071e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	4a17      	ldr	r2, [pc, #92]	; (8007248 <TIM_OC3_SetConfig+0xe4>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d003      	beq.n	80071f6 <TIM_OC3_SetConfig+0x92>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	4a16      	ldr	r2, [pc, #88]	; (800724c <TIM_OC3_SetConfig+0xe8>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d113      	bne.n	800721e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80071fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80071fe:	693b      	ldr	r3, [r7, #16]
 8007200:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007204:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	695b      	ldr	r3, [r3, #20]
 800720a:	011b      	lsls	r3, r3, #4
 800720c:	693a      	ldr	r2, [r7, #16]
 800720e:	4313      	orrs	r3, r2
 8007210:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	699b      	ldr	r3, [r3, #24]
 8007216:	011b      	lsls	r3, r3, #4
 8007218:	693a      	ldr	r2, [r7, #16]
 800721a:	4313      	orrs	r3, r2
 800721c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	693a      	ldr	r2, [r7, #16]
 8007222:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	68fa      	ldr	r2, [r7, #12]
 8007228:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	685a      	ldr	r2, [r3, #4]
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	697a      	ldr	r2, [r7, #20]
 8007236:	621a      	str	r2, [r3, #32]
}
 8007238:	bf00      	nop
 800723a:	371c      	adds	r7, #28
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr
 8007244:	fffeff8f 	.word	0xfffeff8f
 8007248:	40010000 	.word	0x40010000
 800724c:	40010400 	.word	0x40010400

08007250 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007250:	b480      	push	{r7}
 8007252:	b087      	sub	sp, #28
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
 8007258:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6a1b      	ldr	r3, [r3, #32]
 800725e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6a1b      	ldr	r3, [r3, #32]
 800726a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	69db      	ldr	r3, [r3, #28]
 8007276:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007278:	68fa      	ldr	r2, [r7, #12]
 800727a:	4b1e      	ldr	r3, [pc, #120]	; (80072f4 <TIM_OC4_SetConfig+0xa4>)
 800727c:	4013      	ands	r3, r2
 800727e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007286:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	021b      	lsls	r3, r3, #8
 800728e:	68fa      	ldr	r2, [r7, #12]
 8007290:	4313      	orrs	r3, r2
 8007292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007294:	693b      	ldr	r3, [r7, #16]
 8007296:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800729a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	689b      	ldr	r3, [r3, #8]
 80072a0:	031b      	lsls	r3, r3, #12
 80072a2:	693a      	ldr	r2, [r7, #16]
 80072a4:	4313      	orrs	r3, r2
 80072a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	4a13      	ldr	r2, [pc, #76]	; (80072f8 <TIM_OC4_SetConfig+0xa8>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d003      	beq.n	80072b8 <TIM_OC4_SetConfig+0x68>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	4a12      	ldr	r2, [pc, #72]	; (80072fc <TIM_OC4_SetConfig+0xac>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d109      	bne.n	80072cc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80072be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	695b      	ldr	r3, [r3, #20]
 80072c4:	019b      	lsls	r3, r3, #6
 80072c6:	697a      	ldr	r2, [r7, #20]
 80072c8:	4313      	orrs	r3, r2
 80072ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	697a      	ldr	r2, [r7, #20]
 80072d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	68fa      	ldr	r2, [r7, #12]
 80072d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	685a      	ldr	r2, [r3, #4]
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	693a      	ldr	r2, [r7, #16]
 80072e4:	621a      	str	r2, [r3, #32]
}
 80072e6:	bf00      	nop
 80072e8:	371c      	adds	r7, #28
 80072ea:	46bd      	mov	sp, r7
 80072ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f0:	4770      	bx	lr
 80072f2:	bf00      	nop
 80072f4:	feff8fff 	.word	0xfeff8fff
 80072f8:	40010000 	.word	0x40010000
 80072fc:	40010400 	.word	0x40010400

08007300 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007300:	b480      	push	{r7}
 8007302:	b087      	sub	sp, #28
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
 8007308:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6a1b      	ldr	r3, [r3, #32]
 800730e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6a1b      	ldr	r3, [r3, #32]
 800731a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	685b      	ldr	r3, [r3, #4]
 8007320:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007328:	68fa      	ldr	r2, [r7, #12]
 800732a:	4b1b      	ldr	r3, [pc, #108]	; (8007398 <TIM_OC5_SetConfig+0x98>)
 800732c:	4013      	ands	r3, r2
 800732e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	68fa      	ldr	r2, [r7, #12]
 8007336:	4313      	orrs	r3, r2
 8007338:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007340:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	689b      	ldr	r3, [r3, #8]
 8007346:	041b      	lsls	r3, r3, #16
 8007348:	693a      	ldr	r2, [r7, #16]
 800734a:	4313      	orrs	r3, r2
 800734c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	4a12      	ldr	r2, [pc, #72]	; (800739c <TIM_OC5_SetConfig+0x9c>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d003      	beq.n	800735e <TIM_OC5_SetConfig+0x5e>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	4a11      	ldr	r2, [pc, #68]	; (80073a0 <TIM_OC5_SetConfig+0xa0>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d109      	bne.n	8007372 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800735e:	697b      	ldr	r3, [r7, #20]
 8007360:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007364:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	695b      	ldr	r3, [r3, #20]
 800736a:	021b      	lsls	r3, r3, #8
 800736c:	697a      	ldr	r2, [r7, #20]
 800736e:	4313      	orrs	r3, r2
 8007370:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	697a      	ldr	r2, [r7, #20]
 8007376:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	68fa      	ldr	r2, [r7, #12]
 800737c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	685a      	ldr	r2, [r3, #4]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	693a      	ldr	r2, [r7, #16]
 800738a:	621a      	str	r2, [r3, #32]
}
 800738c:	bf00      	nop
 800738e:	371c      	adds	r7, #28
 8007390:	46bd      	mov	sp, r7
 8007392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007396:	4770      	bx	lr
 8007398:	fffeff8f 	.word	0xfffeff8f
 800739c:	40010000 	.word	0x40010000
 80073a0:	40010400 	.word	0x40010400

080073a4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80073a4:	b480      	push	{r7}
 80073a6:	b087      	sub	sp, #28
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
 80073ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6a1b      	ldr	r3, [r3, #32]
 80073b2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6a1b      	ldr	r3, [r3, #32]
 80073be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	685b      	ldr	r3, [r3, #4]
 80073c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80073cc:	68fa      	ldr	r2, [r7, #12]
 80073ce:	4b1c      	ldr	r3, [pc, #112]	; (8007440 <TIM_OC6_SetConfig+0x9c>)
 80073d0:	4013      	ands	r3, r2
 80073d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	021b      	lsls	r3, r3, #8
 80073da:	68fa      	ldr	r2, [r7, #12]
 80073dc:	4313      	orrs	r3, r2
 80073de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80073e0:	693b      	ldr	r3, [r7, #16]
 80073e2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80073e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	689b      	ldr	r3, [r3, #8]
 80073ec:	051b      	lsls	r3, r3, #20
 80073ee:	693a      	ldr	r2, [r7, #16]
 80073f0:	4313      	orrs	r3, r2
 80073f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	4a13      	ldr	r2, [pc, #76]	; (8007444 <TIM_OC6_SetConfig+0xa0>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d003      	beq.n	8007404 <TIM_OC6_SetConfig+0x60>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	4a12      	ldr	r2, [pc, #72]	; (8007448 <TIM_OC6_SetConfig+0xa4>)
 8007400:	4293      	cmp	r3, r2
 8007402:	d109      	bne.n	8007418 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007404:	697b      	ldr	r3, [r7, #20]
 8007406:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800740a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	695b      	ldr	r3, [r3, #20]
 8007410:	029b      	lsls	r3, r3, #10
 8007412:	697a      	ldr	r2, [r7, #20]
 8007414:	4313      	orrs	r3, r2
 8007416:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	697a      	ldr	r2, [r7, #20]
 800741c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	68fa      	ldr	r2, [r7, #12]
 8007422:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	685a      	ldr	r2, [r3, #4]
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	693a      	ldr	r2, [r7, #16]
 8007430:	621a      	str	r2, [r3, #32]
}
 8007432:	bf00      	nop
 8007434:	371c      	adds	r7, #28
 8007436:	46bd      	mov	sp, r7
 8007438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743c:	4770      	bx	lr
 800743e:	bf00      	nop
 8007440:	feff8fff 	.word	0xfeff8fff
 8007444:	40010000 	.word	0x40010000
 8007448:	40010400 	.word	0x40010400

0800744c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800744c:	b480      	push	{r7}
 800744e:	b087      	sub	sp, #28
 8007450:	af00      	add	r7, sp, #0
 8007452:	60f8      	str	r0, [r7, #12]
 8007454:	60b9      	str	r1, [r7, #8]
 8007456:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	6a1b      	ldr	r3, [r3, #32]
 800745c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	6a1b      	ldr	r3, [r3, #32]
 8007462:	f023 0201 	bic.w	r2, r3, #1
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	699b      	ldr	r3, [r3, #24]
 800746e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007470:	693b      	ldr	r3, [r7, #16]
 8007472:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007476:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	011b      	lsls	r3, r3, #4
 800747c:	693a      	ldr	r2, [r7, #16]
 800747e:	4313      	orrs	r3, r2
 8007480:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	f023 030a 	bic.w	r3, r3, #10
 8007488:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800748a:	697a      	ldr	r2, [r7, #20]
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	4313      	orrs	r3, r2
 8007490:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	693a      	ldr	r2, [r7, #16]
 8007496:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	697a      	ldr	r2, [r7, #20]
 800749c:	621a      	str	r2, [r3, #32]
}
 800749e:	bf00      	nop
 80074a0:	371c      	adds	r7, #28
 80074a2:	46bd      	mov	sp, r7
 80074a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a8:	4770      	bx	lr

080074aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80074aa:	b480      	push	{r7}
 80074ac:	b087      	sub	sp, #28
 80074ae:	af00      	add	r7, sp, #0
 80074b0:	60f8      	str	r0, [r7, #12]
 80074b2:	60b9      	str	r1, [r7, #8]
 80074b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	6a1b      	ldr	r3, [r3, #32]
 80074ba:	f023 0210 	bic.w	r2, r3, #16
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	699b      	ldr	r3, [r3, #24]
 80074c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	6a1b      	ldr	r3, [r3, #32]
 80074cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80074ce:	697b      	ldr	r3, [r7, #20]
 80074d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80074d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	031b      	lsls	r3, r3, #12
 80074da:	697a      	ldr	r2, [r7, #20]
 80074dc:	4313      	orrs	r3, r2
 80074de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80074e0:	693b      	ldr	r3, [r7, #16]
 80074e2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80074e6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	011b      	lsls	r3, r3, #4
 80074ec:	693a      	ldr	r2, [r7, #16]
 80074ee:	4313      	orrs	r3, r2
 80074f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	697a      	ldr	r2, [r7, #20]
 80074f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	693a      	ldr	r2, [r7, #16]
 80074fc:	621a      	str	r2, [r3, #32]
}
 80074fe:	bf00      	nop
 8007500:	371c      	adds	r7, #28
 8007502:	46bd      	mov	sp, r7
 8007504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007508:	4770      	bx	lr

0800750a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800750a:	b480      	push	{r7}
 800750c:	b085      	sub	sp, #20
 800750e:	af00      	add	r7, sp, #0
 8007510:	6078      	str	r0, [r7, #4]
 8007512:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	689b      	ldr	r3, [r3, #8]
 8007518:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007520:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007522:	683a      	ldr	r2, [r7, #0]
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	4313      	orrs	r3, r2
 8007528:	f043 0307 	orr.w	r3, r3, #7
 800752c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	68fa      	ldr	r2, [r7, #12]
 8007532:	609a      	str	r2, [r3, #8]
}
 8007534:	bf00      	nop
 8007536:	3714      	adds	r7, #20
 8007538:	46bd      	mov	sp, r7
 800753a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753e:	4770      	bx	lr

08007540 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007540:	b480      	push	{r7}
 8007542:	b087      	sub	sp, #28
 8007544:	af00      	add	r7, sp, #0
 8007546:	60f8      	str	r0, [r7, #12]
 8007548:	60b9      	str	r1, [r7, #8]
 800754a:	607a      	str	r2, [r7, #4]
 800754c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	689b      	ldr	r3, [r3, #8]
 8007552:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007554:	697b      	ldr	r3, [r7, #20]
 8007556:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800755a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	021a      	lsls	r2, r3, #8
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	431a      	orrs	r2, r3
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	4313      	orrs	r3, r2
 8007568:	697a      	ldr	r2, [r7, #20]
 800756a:	4313      	orrs	r3, r2
 800756c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	697a      	ldr	r2, [r7, #20]
 8007572:	609a      	str	r2, [r3, #8]
}
 8007574:	bf00      	nop
 8007576:	371c      	adds	r7, #28
 8007578:	46bd      	mov	sp, r7
 800757a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757e:	4770      	bx	lr

08007580 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007580:	b480      	push	{r7}
 8007582:	b087      	sub	sp, #28
 8007584:	af00      	add	r7, sp, #0
 8007586:	60f8      	str	r0, [r7, #12]
 8007588:	60b9      	str	r1, [r7, #8]
 800758a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	f003 031f 	and.w	r3, r3, #31
 8007592:	2201      	movs	r2, #1
 8007594:	fa02 f303 	lsl.w	r3, r2, r3
 8007598:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	6a1a      	ldr	r2, [r3, #32]
 800759e:	697b      	ldr	r3, [r7, #20]
 80075a0:	43db      	mvns	r3, r3
 80075a2:	401a      	ands	r2, r3
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	6a1a      	ldr	r2, [r3, #32]
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	f003 031f 	and.w	r3, r3, #31
 80075b2:	6879      	ldr	r1, [r7, #4]
 80075b4:	fa01 f303 	lsl.w	r3, r1, r3
 80075b8:	431a      	orrs	r2, r3
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	621a      	str	r2, [r3, #32]
}
 80075be:	bf00      	nop
 80075c0:	371c      	adds	r7, #28
 80075c2:	46bd      	mov	sp, r7
 80075c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c8:	4770      	bx	lr
	...

080075cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b085      	sub	sp, #20
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
 80075d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075dc:	2b01      	cmp	r3, #1
 80075de:	d101      	bne.n	80075e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80075e0:	2302      	movs	r3, #2
 80075e2:	e06d      	b.n	80076c0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2201      	movs	r2, #1
 80075e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2202      	movs	r2, #2
 80075f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	685b      	ldr	r3, [r3, #4]
 80075fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	689b      	ldr	r3, [r3, #8]
 8007602:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4a30      	ldr	r2, [pc, #192]	; (80076cc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d004      	beq.n	8007618 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a2f      	ldr	r2, [pc, #188]	; (80076d0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d108      	bne.n	800762a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800761e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	685b      	ldr	r3, [r3, #4]
 8007624:	68fa      	ldr	r2, [r7, #12]
 8007626:	4313      	orrs	r3, r2
 8007628:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007630:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	68fa      	ldr	r2, [r7, #12]
 8007638:	4313      	orrs	r3, r2
 800763a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	68fa      	ldr	r2, [r7, #12]
 8007642:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4a20      	ldr	r2, [pc, #128]	; (80076cc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d022      	beq.n	8007694 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007656:	d01d      	beq.n	8007694 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	4a1d      	ldr	r2, [pc, #116]	; (80076d4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d018      	beq.n	8007694 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a1c      	ldr	r2, [pc, #112]	; (80076d8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d013      	beq.n	8007694 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a1a      	ldr	r2, [pc, #104]	; (80076dc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d00e      	beq.n	8007694 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	4a15      	ldr	r2, [pc, #84]	; (80076d0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d009      	beq.n	8007694 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	4a16      	ldr	r2, [pc, #88]	; (80076e0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d004      	beq.n	8007694 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4a15      	ldr	r2, [pc, #84]	; (80076e4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d10c      	bne.n	80076ae <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800769a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	689b      	ldr	r3, [r3, #8]
 80076a0:	68ba      	ldr	r2, [r7, #8]
 80076a2:	4313      	orrs	r3, r2
 80076a4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	68ba      	ldr	r2, [r7, #8]
 80076ac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2201      	movs	r2, #1
 80076b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2200      	movs	r2, #0
 80076ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80076be:	2300      	movs	r3, #0
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3714      	adds	r7, #20
 80076c4:	46bd      	mov	sp, r7
 80076c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ca:	4770      	bx	lr
 80076cc:	40010000 	.word	0x40010000
 80076d0:	40010400 	.word	0x40010400
 80076d4:	40000400 	.word	0x40000400
 80076d8:	40000800 	.word	0x40000800
 80076dc:	40000c00 	.word	0x40000c00
 80076e0:	40014000 	.word	0x40014000
 80076e4:	40001800 	.word	0x40001800

080076e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b083      	sub	sp, #12
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80076f0:	bf00      	nop
 80076f2:	370c      	adds	r7, #12
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr

080076fc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b083      	sub	sp, #12
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007704:	bf00      	nop
 8007706:	370c      	adds	r7, #12
 8007708:	46bd      	mov	sp, r7
 800770a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770e:	4770      	bx	lr

08007710 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007710:	b480      	push	{r7}
 8007712:	b083      	sub	sp, #12
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007718:	bf00      	nop
 800771a:	370c      	adds	r7, #12
 800771c:	46bd      	mov	sp, r7
 800771e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007722:	4770      	bx	lr

08007724 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b082      	sub	sp, #8
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d101      	bne.n	8007736 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007732:	2301      	movs	r3, #1
 8007734:	e040      	b.n	80077b8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800773a:	2b00      	cmp	r3, #0
 800773c:	d106      	bne.n	800774c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2200      	movs	r2, #0
 8007742:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007746:	6878      	ldr	r0, [r7, #4]
 8007748:	f7fb ffe2 	bl	8003710 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2224      	movs	r2, #36	; 0x24
 8007750:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	681a      	ldr	r2, [r3, #0]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f022 0201 	bic.w	r2, r2, #1
 8007760:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f000 fbe6 	bl	8007f34 <UART_SetConfig>
 8007768:	4603      	mov	r3, r0
 800776a:	2b01      	cmp	r3, #1
 800776c:	d101      	bne.n	8007772 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800776e:	2301      	movs	r3, #1
 8007770:	e022      	b.n	80077b8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007776:	2b00      	cmp	r3, #0
 8007778:	d002      	beq.n	8007780 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800777a:	6878      	ldr	r0, [r7, #4]
 800777c:	f000 fe3e 	bl	80083fc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	685a      	ldr	r2, [r3, #4]
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800778e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	689a      	ldr	r2, [r3, #8]
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800779e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	681a      	ldr	r2, [r3, #0]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f042 0201 	orr.w	r2, r2, #1
 80077ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	f000 fec5 	bl	8008540 <UART_CheckIdleState>
 80077b6:	4603      	mov	r3, r0
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3708      	adds	r7, #8
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd80      	pop	{r7, pc}

080077c0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b08a      	sub	sp, #40	; 0x28
 80077c4:	af02      	add	r7, sp, #8
 80077c6:	60f8      	str	r0, [r7, #12]
 80077c8:	60b9      	str	r1, [r7, #8]
 80077ca:	603b      	str	r3, [r7, #0]
 80077cc:	4613      	mov	r3, r2
 80077ce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80077d4:	2b20      	cmp	r3, #32
 80077d6:	d171      	bne.n	80078bc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d002      	beq.n	80077e4 <HAL_UART_Transmit+0x24>
 80077de:	88fb      	ldrh	r3, [r7, #6]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d101      	bne.n	80077e8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80077e4:	2301      	movs	r3, #1
 80077e6:	e06a      	b.n	80078be <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	2200      	movs	r2, #0
 80077ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	2221      	movs	r2, #33	; 0x21
 80077f4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80077f6:	f7fc f86d 	bl	80038d4 <HAL_GetTick>
 80077fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	88fa      	ldrh	r2, [r7, #6]
 8007800:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	88fa      	ldrh	r2, [r7, #6]
 8007808:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	689b      	ldr	r3, [r3, #8]
 8007810:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007814:	d108      	bne.n	8007828 <HAL_UART_Transmit+0x68>
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	691b      	ldr	r3, [r3, #16]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d104      	bne.n	8007828 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800781e:	2300      	movs	r3, #0
 8007820:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	61bb      	str	r3, [r7, #24]
 8007826:	e003      	b.n	8007830 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800782c:	2300      	movs	r3, #0
 800782e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007830:	e02c      	b.n	800788c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	9300      	str	r3, [sp, #0]
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	2200      	movs	r2, #0
 800783a:	2180      	movs	r1, #128	; 0x80
 800783c:	68f8      	ldr	r0, [r7, #12]
 800783e:	f000 feb6 	bl	80085ae <UART_WaitOnFlagUntilTimeout>
 8007842:	4603      	mov	r3, r0
 8007844:	2b00      	cmp	r3, #0
 8007846:	d001      	beq.n	800784c <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8007848:	2303      	movs	r3, #3
 800784a:	e038      	b.n	80078be <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800784c:	69fb      	ldr	r3, [r7, #28]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d10b      	bne.n	800786a <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007852:	69bb      	ldr	r3, [r7, #24]
 8007854:	881b      	ldrh	r3, [r3, #0]
 8007856:	461a      	mov	r2, r3
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007860:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007862:	69bb      	ldr	r3, [r7, #24]
 8007864:	3302      	adds	r3, #2
 8007866:	61bb      	str	r3, [r7, #24]
 8007868:	e007      	b.n	800787a <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800786a:	69fb      	ldr	r3, [r7, #28]
 800786c:	781a      	ldrb	r2, [r3, #0]
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007874:	69fb      	ldr	r3, [r7, #28]
 8007876:	3301      	adds	r3, #1
 8007878:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007880:	b29b      	uxth	r3, r3
 8007882:	3b01      	subs	r3, #1
 8007884:	b29a      	uxth	r2, r3
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007892:	b29b      	uxth	r3, r3
 8007894:	2b00      	cmp	r3, #0
 8007896:	d1cc      	bne.n	8007832 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	9300      	str	r3, [sp, #0]
 800789c:	697b      	ldr	r3, [r7, #20]
 800789e:	2200      	movs	r2, #0
 80078a0:	2140      	movs	r1, #64	; 0x40
 80078a2:	68f8      	ldr	r0, [r7, #12]
 80078a4:	f000 fe83 	bl	80085ae <UART_WaitOnFlagUntilTimeout>
 80078a8:	4603      	mov	r3, r0
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d001      	beq.n	80078b2 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80078ae:	2303      	movs	r3, #3
 80078b0:	e005      	b.n	80078be <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	2220      	movs	r2, #32
 80078b6:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80078b8:	2300      	movs	r3, #0
 80078ba:	e000      	b.n	80078be <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80078bc:	2302      	movs	r3, #2
  }
}
 80078be:	4618      	mov	r0, r3
 80078c0:	3720      	adds	r7, #32
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bd80      	pop	{r7, pc}

080078c6 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80078c6:	b580      	push	{r7, lr}
 80078c8:	b08a      	sub	sp, #40	; 0x28
 80078ca:	af00      	add	r7, sp, #0
 80078cc:	60f8      	str	r0, [r7, #12]
 80078ce:	60b9      	str	r1, [r7, #8]
 80078d0:	4613      	mov	r3, r2
 80078d2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80078da:	2b20      	cmp	r3, #32
 80078dc:	d132      	bne.n	8007944 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d002      	beq.n	80078ea <HAL_UART_Receive_IT+0x24>
 80078e4:	88fb      	ldrh	r3, [r7, #6]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d101      	bne.n	80078ee <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80078ea:	2301      	movs	r3, #1
 80078ec:	e02b      	b.n	8007946 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	2200      	movs	r2, #0
 80078f2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	685b      	ldr	r3, [r3, #4]
 80078fa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d018      	beq.n	8007934 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	e853 3f00 	ldrex	r3, [r3]
 800790e:	613b      	str	r3, [r7, #16]
   return(result);
 8007910:	693b      	ldr	r3, [r7, #16]
 8007912:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007916:	627b      	str	r3, [r7, #36]	; 0x24
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	461a      	mov	r2, r3
 800791e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007920:	623b      	str	r3, [r7, #32]
 8007922:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007924:	69f9      	ldr	r1, [r7, #28]
 8007926:	6a3a      	ldr	r2, [r7, #32]
 8007928:	e841 2300 	strex	r3, r2, [r1]
 800792c:	61bb      	str	r3, [r7, #24]
   return(result);
 800792e:	69bb      	ldr	r3, [r7, #24]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d1e6      	bne.n	8007902 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007934:	88fb      	ldrh	r3, [r7, #6]
 8007936:	461a      	mov	r2, r3
 8007938:	68b9      	ldr	r1, [r7, #8]
 800793a:	68f8      	ldr	r0, [r7, #12]
 800793c:	f000 fefe 	bl	800873c <UART_Start_Receive_IT>
 8007940:	4603      	mov	r3, r0
 8007942:	e000      	b.n	8007946 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8007944:	2302      	movs	r3, #2
  }
}
 8007946:	4618      	mov	r0, r3
 8007948:	3728      	adds	r7, #40	; 0x28
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}
	...

08007950 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b0ba      	sub	sp, #232	; 0xe8
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	69db      	ldr	r3, [r3, #28]
 800795e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	689b      	ldr	r3, [r3, #8]
 8007972:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007976:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800797a:	f640 030f 	movw	r3, #2063	; 0x80f
 800797e:	4013      	ands	r3, r2
 8007980:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007984:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007988:	2b00      	cmp	r3, #0
 800798a:	d115      	bne.n	80079b8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800798c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007990:	f003 0320 	and.w	r3, r3, #32
 8007994:	2b00      	cmp	r3, #0
 8007996:	d00f      	beq.n	80079b8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007998:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800799c:	f003 0320 	and.w	r3, r3, #32
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d009      	beq.n	80079b8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	f000 8297 	beq.w	8007edc <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	4798      	blx	r3
      }
      return;
 80079b6:	e291      	b.n	8007edc <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80079b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80079bc:	2b00      	cmp	r3, #0
 80079be:	f000 8117 	beq.w	8007bf0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80079c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80079c6:	f003 0301 	and.w	r3, r3, #1
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d106      	bne.n	80079dc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80079ce:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80079d2:	4b85      	ldr	r3, [pc, #532]	; (8007be8 <HAL_UART_IRQHandler+0x298>)
 80079d4:	4013      	ands	r3, r2
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	f000 810a 	beq.w	8007bf0 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80079dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079e0:	f003 0301 	and.w	r3, r3, #1
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d011      	beq.n	8007a0c <HAL_UART_IRQHandler+0xbc>
 80079e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d00b      	beq.n	8007a0c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	2201      	movs	r2, #1
 80079fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a02:	f043 0201 	orr.w	r2, r3, #1
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a10:	f003 0302 	and.w	r3, r3, #2
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d011      	beq.n	8007a3c <HAL_UART_IRQHandler+0xec>
 8007a18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a1c:	f003 0301 	and.w	r3, r3, #1
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d00b      	beq.n	8007a3c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	2202      	movs	r2, #2
 8007a2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a32:	f043 0204 	orr.w	r2, r3, #4
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a40:	f003 0304 	and.w	r3, r3, #4
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d011      	beq.n	8007a6c <HAL_UART_IRQHandler+0x11c>
 8007a48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a4c:	f003 0301 	and.w	r3, r3, #1
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d00b      	beq.n	8007a6c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	2204      	movs	r2, #4
 8007a5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a62:	f043 0202 	orr.w	r2, r3, #2
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007a6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a70:	f003 0308 	and.w	r3, r3, #8
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d017      	beq.n	8007aa8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007a78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a7c:	f003 0320 	and.w	r3, r3, #32
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d105      	bne.n	8007a90 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007a84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a88:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d00b      	beq.n	8007aa8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	2208      	movs	r2, #8
 8007a96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a9e:	f043 0208 	orr.w	r2, r3, #8
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007aa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007aac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d012      	beq.n	8007ada <HAL_UART_IRQHandler+0x18a>
 8007ab4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ab8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d00c      	beq.n	8007ada <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007ac8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ad0:	f043 0220 	orr.w	r2, r3, #32
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	f000 81fd 	beq.w	8007ee0 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007ae6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007aea:	f003 0320 	and.w	r3, r3, #32
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d00d      	beq.n	8007b0e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007af2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007af6:	f003 0320 	and.w	r3, r3, #32
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d007      	beq.n	8007b0e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d003      	beq.n	8007b0e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b14:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	689b      	ldr	r3, [r3, #8]
 8007b1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b22:	2b40      	cmp	r3, #64	; 0x40
 8007b24:	d005      	beq.n	8007b32 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007b26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007b2a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d04f      	beq.n	8007bd2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	f000 fec8 	bl	80088c8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	689b      	ldr	r3, [r3, #8]
 8007b3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b42:	2b40      	cmp	r3, #64	; 0x40
 8007b44:	d141      	bne.n	8007bca <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	3308      	adds	r3, #8
 8007b4c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b50:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007b54:	e853 3f00 	ldrex	r3, [r3]
 8007b58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007b5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007b60:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b64:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	3308      	adds	r3, #8
 8007b6e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007b72:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007b76:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b7a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007b7e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007b82:	e841 2300 	strex	r3, r2, [r1]
 8007b86:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007b8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d1d9      	bne.n	8007b46 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d013      	beq.n	8007bc2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b9e:	4a13      	ldr	r2, [pc, #76]	; (8007bec <HAL_UART_IRQHandler+0x29c>)
 8007ba0:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f7fc f845 	bl	8003c36 <HAL_DMA_Abort_IT>
 8007bac:	4603      	mov	r3, r0
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d017      	beq.n	8007be2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007bb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bb8:	687a      	ldr	r2, [r7, #4]
 8007bba:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007bbc:	4610      	mov	r0, r2
 8007bbe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bc0:	e00f      	b.n	8007be2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f000 f9a0 	bl	8007f08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bc8:	e00b      	b.n	8007be2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	f000 f99c 	bl	8007f08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bd0:	e007      	b.n	8007be2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f000 f998 	bl	8007f08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8007be0:	e17e      	b.n	8007ee0 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007be2:	bf00      	nop
    return;
 8007be4:	e17c      	b.n	8007ee0 <HAL_UART_IRQHandler+0x590>
 8007be6:	bf00      	nop
 8007be8:	04000120 	.word	0x04000120
 8007bec:	08008991 	.word	0x08008991

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007bf4:	2b01      	cmp	r3, #1
 8007bf6:	f040 814c 	bne.w	8007e92 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007bfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bfe:	f003 0310 	and.w	r3, r3, #16
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	f000 8145 	beq.w	8007e92 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007c08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c0c:	f003 0310 	and.w	r3, r3, #16
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	f000 813e 	beq.w	8007e92 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	2210      	movs	r2, #16
 8007c1c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	689b      	ldr	r3, [r3, #8]
 8007c24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c28:	2b40      	cmp	r3, #64	; 0x40
 8007c2a:	f040 80b6 	bne.w	8007d9a <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	685b      	ldr	r3, [r3, #4]
 8007c36:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007c3a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	f000 8150 	beq.w	8007ee4 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007c4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	f080 8148 	bcs.w	8007ee4 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007c5a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c62:	69db      	ldr	r3, [r3, #28]
 8007c64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c68:	f000 8086 	beq.w	8007d78 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c74:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007c78:	e853 3f00 	ldrex	r3, [r3]
 8007c7c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007c80:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007c84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007c88:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	461a      	mov	r2, r3
 8007c92:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007c96:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007c9a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c9e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007ca2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007ca6:	e841 2300 	strex	r3, r2, [r1]
 8007caa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007cae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d1da      	bne.n	8007c6c <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	3308      	adds	r3, #8
 8007cbc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cbe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007cc0:	e853 3f00 	ldrex	r3, [r3]
 8007cc4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007cc6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007cc8:	f023 0301 	bic.w	r3, r3, #1
 8007ccc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	3308      	adds	r3, #8
 8007cd6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007cda:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007cde:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007ce2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007ce6:	e841 2300 	strex	r3, r2, [r1]
 8007cea:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007cec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d1e1      	bne.n	8007cb6 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	3308      	adds	r3, #8
 8007cf8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cfa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007cfc:	e853 3f00 	ldrex	r3, [r3]
 8007d00:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007d02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007d04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d08:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	3308      	adds	r3, #8
 8007d12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007d16:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007d18:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d1a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007d1c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007d1e:	e841 2300 	strex	r3, r2, [r1]
 8007d22:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007d24:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d1e3      	bne.n	8007cf2 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2220      	movs	r2, #32
 8007d2e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2200      	movs	r2, #0
 8007d36:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d40:	e853 3f00 	ldrex	r3, [r3]
 8007d44:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007d46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d48:	f023 0310 	bic.w	r3, r3, #16
 8007d4c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	461a      	mov	r2, r3
 8007d56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007d5a:	65bb      	str	r3, [r7, #88]	; 0x58
 8007d5c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d5e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007d60:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007d62:	e841 2300 	strex	r3, r2, [r1]
 8007d66:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007d68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d1e4      	bne.n	8007d38 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d72:	4618      	mov	r0, r3
 8007d74:	f7fb feef 	bl	8003b56 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2202      	movs	r2, #2
 8007d7c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007d8a:	b29b      	uxth	r3, r3
 8007d8c:	1ad3      	subs	r3, r2, r3
 8007d8e:	b29b      	uxth	r3, r3
 8007d90:	4619      	mov	r1, r3
 8007d92:	6878      	ldr	r0, [r7, #4]
 8007d94:	f000 f8c2 	bl	8007f1c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007d98:	e0a4      	b.n	8007ee4 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007da6:	b29b      	uxth	r3, r3
 8007da8:	1ad3      	subs	r3, r2, r3
 8007daa:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	f000 8096 	beq.w	8007ee8 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8007dbc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	f000 8091 	beq.w	8007ee8 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dce:	e853 3f00 	ldrex	r3, [r3]
 8007dd2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007dd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dd6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007dda:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	461a      	mov	r2, r3
 8007de4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007de8:	647b      	str	r3, [r7, #68]	; 0x44
 8007dea:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dec:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007dee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007df0:	e841 2300 	strex	r3, r2, [r1]
 8007df4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007df6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d1e4      	bne.n	8007dc6 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	3308      	adds	r3, #8
 8007e02:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e06:	e853 3f00 	ldrex	r3, [r3]
 8007e0a:	623b      	str	r3, [r7, #32]
   return(result);
 8007e0c:	6a3b      	ldr	r3, [r7, #32]
 8007e0e:	f023 0301 	bic.w	r3, r3, #1
 8007e12:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	3308      	adds	r3, #8
 8007e1c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007e20:	633a      	str	r2, [r7, #48]	; 0x30
 8007e22:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e24:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007e26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e28:	e841 2300 	strex	r3, r2, [r1]
 8007e2c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d1e3      	bne.n	8007dfc <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2220      	movs	r2, #32
 8007e38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2200      	movs	r2, #0
 8007e40:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2200      	movs	r2, #0
 8007e46:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e4e:	693b      	ldr	r3, [r7, #16]
 8007e50:	e853 3f00 	ldrex	r3, [r3]
 8007e54:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	f023 0310 	bic.w	r3, r3, #16
 8007e5c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	461a      	mov	r2, r3
 8007e66:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007e6a:	61fb      	str	r3, [r7, #28]
 8007e6c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e6e:	69b9      	ldr	r1, [r7, #24]
 8007e70:	69fa      	ldr	r2, [r7, #28]
 8007e72:	e841 2300 	strex	r3, r2, [r1]
 8007e76:	617b      	str	r3, [r7, #20]
   return(result);
 8007e78:	697b      	ldr	r3, [r7, #20]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d1e4      	bne.n	8007e48 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2202      	movs	r2, #2
 8007e82:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007e84:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007e88:	4619      	mov	r1, r3
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	f000 f846 	bl	8007f1c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007e90:	e02a      	b.n	8007ee8 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007e92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d00e      	beq.n	8007ebc <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007e9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ea2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d008      	beq.n	8007ebc <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d01c      	beq.n	8007eec <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	4798      	blx	r3
    }
    return;
 8007eba:	e017      	b.n	8007eec <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007ebc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ec0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d012      	beq.n	8007eee <HAL_UART_IRQHandler+0x59e>
 8007ec8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ecc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d00c      	beq.n	8007eee <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8007ed4:	6878      	ldr	r0, [r7, #4]
 8007ed6:	f000 fd71 	bl	80089bc <UART_EndTransmit_IT>
    return;
 8007eda:	e008      	b.n	8007eee <HAL_UART_IRQHandler+0x59e>
      return;
 8007edc:	bf00      	nop
 8007ede:	e006      	b.n	8007eee <HAL_UART_IRQHandler+0x59e>
    return;
 8007ee0:	bf00      	nop
 8007ee2:	e004      	b.n	8007eee <HAL_UART_IRQHandler+0x59e>
      return;
 8007ee4:	bf00      	nop
 8007ee6:	e002      	b.n	8007eee <HAL_UART_IRQHandler+0x59e>
      return;
 8007ee8:	bf00      	nop
 8007eea:	e000      	b.n	8007eee <HAL_UART_IRQHandler+0x59e>
    return;
 8007eec:	bf00      	nop
  }

}
 8007eee:	37e8      	adds	r7, #232	; 0xe8
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}

08007ef4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b083      	sub	sp, #12
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007efc:	bf00      	nop
 8007efe:	370c      	adds	r7, #12
 8007f00:	46bd      	mov	sp, r7
 8007f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f06:	4770      	bx	lr

08007f08 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b083      	sub	sp, #12
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007f10:	bf00      	nop
 8007f12:	370c      	adds	r7, #12
 8007f14:	46bd      	mov	sp, r7
 8007f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1a:	4770      	bx	lr

08007f1c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b083      	sub	sp, #12
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
 8007f24:	460b      	mov	r3, r1
 8007f26:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007f28:	bf00      	nop
 8007f2a:	370c      	adds	r7, #12
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f32:	4770      	bx	lr

08007f34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b088      	sub	sp, #32
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	689a      	ldr	r2, [r3, #8]
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	691b      	ldr	r3, [r3, #16]
 8007f48:	431a      	orrs	r2, r3
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	695b      	ldr	r3, [r3, #20]
 8007f4e:	431a      	orrs	r2, r3
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	69db      	ldr	r3, [r3, #28]
 8007f54:	4313      	orrs	r3, r2
 8007f56:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	681a      	ldr	r2, [r3, #0]
 8007f5e:	4ba6      	ldr	r3, [pc, #664]	; (80081f8 <UART_SetConfig+0x2c4>)
 8007f60:	4013      	ands	r3, r2
 8007f62:	687a      	ldr	r2, [r7, #4]
 8007f64:	6812      	ldr	r2, [r2, #0]
 8007f66:	6979      	ldr	r1, [r7, #20]
 8007f68:	430b      	orrs	r3, r1
 8007f6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	685b      	ldr	r3, [r3, #4]
 8007f72:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	68da      	ldr	r2, [r3, #12]
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	430a      	orrs	r2, r1
 8007f80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	699b      	ldr	r3, [r3, #24]
 8007f86:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6a1b      	ldr	r3, [r3, #32]
 8007f8c:	697a      	ldr	r2, [r7, #20]
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	689b      	ldr	r3, [r3, #8]
 8007f98:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	697a      	ldr	r2, [r7, #20]
 8007fa2:	430a      	orrs	r2, r1
 8007fa4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	4a94      	ldr	r2, [pc, #592]	; (80081fc <UART_SetConfig+0x2c8>)
 8007fac:	4293      	cmp	r3, r2
 8007fae:	d120      	bne.n	8007ff2 <UART_SetConfig+0xbe>
 8007fb0:	4b93      	ldr	r3, [pc, #588]	; (8008200 <UART_SetConfig+0x2cc>)
 8007fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fb6:	f003 0303 	and.w	r3, r3, #3
 8007fba:	2b03      	cmp	r3, #3
 8007fbc:	d816      	bhi.n	8007fec <UART_SetConfig+0xb8>
 8007fbe:	a201      	add	r2, pc, #4	; (adr r2, 8007fc4 <UART_SetConfig+0x90>)
 8007fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fc4:	08007fd5 	.word	0x08007fd5
 8007fc8:	08007fe1 	.word	0x08007fe1
 8007fcc:	08007fdb 	.word	0x08007fdb
 8007fd0:	08007fe7 	.word	0x08007fe7
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	77fb      	strb	r3, [r7, #31]
 8007fd8:	e150      	b.n	800827c <UART_SetConfig+0x348>
 8007fda:	2302      	movs	r3, #2
 8007fdc:	77fb      	strb	r3, [r7, #31]
 8007fde:	e14d      	b.n	800827c <UART_SetConfig+0x348>
 8007fe0:	2304      	movs	r3, #4
 8007fe2:	77fb      	strb	r3, [r7, #31]
 8007fe4:	e14a      	b.n	800827c <UART_SetConfig+0x348>
 8007fe6:	2308      	movs	r3, #8
 8007fe8:	77fb      	strb	r3, [r7, #31]
 8007fea:	e147      	b.n	800827c <UART_SetConfig+0x348>
 8007fec:	2310      	movs	r3, #16
 8007fee:	77fb      	strb	r3, [r7, #31]
 8007ff0:	e144      	b.n	800827c <UART_SetConfig+0x348>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	4a83      	ldr	r2, [pc, #524]	; (8008204 <UART_SetConfig+0x2d0>)
 8007ff8:	4293      	cmp	r3, r2
 8007ffa:	d132      	bne.n	8008062 <UART_SetConfig+0x12e>
 8007ffc:	4b80      	ldr	r3, [pc, #512]	; (8008200 <UART_SetConfig+0x2cc>)
 8007ffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008002:	f003 030c 	and.w	r3, r3, #12
 8008006:	2b0c      	cmp	r3, #12
 8008008:	d828      	bhi.n	800805c <UART_SetConfig+0x128>
 800800a:	a201      	add	r2, pc, #4	; (adr r2, 8008010 <UART_SetConfig+0xdc>)
 800800c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008010:	08008045 	.word	0x08008045
 8008014:	0800805d 	.word	0x0800805d
 8008018:	0800805d 	.word	0x0800805d
 800801c:	0800805d 	.word	0x0800805d
 8008020:	08008051 	.word	0x08008051
 8008024:	0800805d 	.word	0x0800805d
 8008028:	0800805d 	.word	0x0800805d
 800802c:	0800805d 	.word	0x0800805d
 8008030:	0800804b 	.word	0x0800804b
 8008034:	0800805d 	.word	0x0800805d
 8008038:	0800805d 	.word	0x0800805d
 800803c:	0800805d 	.word	0x0800805d
 8008040:	08008057 	.word	0x08008057
 8008044:	2300      	movs	r3, #0
 8008046:	77fb      	strb	r3, [r7, #31]
 8008048:	e118      	b.n	800827c <UART_SetConfig+0x348>
 800804a:	2302      	movs	r3, #2
 800804c:	77fb      	strb	r3, [r7, #31]
 800804e:	e115      	b.n	800827c <UART_SetConfig+0x348>
 8008050:	2304      	movs	r3, #4
 8008052:	77fb      	strb	r3, [r7, #31]
 8008054:	e112      	b.n	800827c <UART_SetConfig+0x348>
 8008056:	2308      	movs	r3, #8
 8008058:	77fb      	strb	r3, [r7, #31]
 800805a:	e10f      	b.n	800827c <UART_SetConfig+0x348>
 800805c:	2310      	movs	r3, #16
 800805e:	77fb      	strb	r3, [r7, #31]
 8008060:	e10c      	b.n	800827c <UART_SetConfig+0x348>
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	4a68      	ldr	r2, [pc, #416]	; (8008208 <UART_SetConfig+0x2d4>)
 8008068:	4293      	cmp	r3, r2
 800806a:	d120      	bne.n	80080ae <UART_SetConfig+0x17a>
 800806c:	4b64      	ldr	r3, [pc, #400]	; (8008200 <UART_SetConfig+0x2cc>)
 800806e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008072:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008076:	2b30      	cmp	r3, #48	; 0x30
 8008078:	d013      	beq.n	80080a2 <UART_SetConfig+0x16e>
 800807a:	2b30      	cmp	r3, #48	; 0x30
 800807c:	d814      	bhi.n	80080a8 <UART_SetConfig+0x174>
 800807e:	2b20      	cmp	r3, #32
 8008080:	d009      	beq.n	8008096 <UART_SetConfig+0x162>
 8008082:	2b20      	cmp	r3, #32
 8008084:	d810      	bhi.n	80080a8 <UART_SetConfig+0x174>
 8008086:	2b00      	cmp	r3, #0
 8008088:	d002      	beq.n	8008090 <UART_SetConfig+0x15c>
 800808a:	2b10      	cmp	r3, #16
 800808c:	d006      	beq.n	800809c <UART_SetConfig+0x168>
 800808e:	e00b      	b.n	80080a8 <UART_SetConfig+0x174>
 8008090:	2300      	movs	r3, #0
 8008092:	77fb      	strb	r3, [r7, #31]
 8008094:	e0f2      	b.n	800827c <UART_SetConfig+0x348>
 8008096:	2302      	movs	r3, #2
 8008098:	77fb      	strb	r3, [r7, #31]
 800809a:	e0ef      	b.n	800827c <UART_SetConfig+0x348>
 800809c:	2304      	movs	r3, #4
 800809e:	77fb      	strb	r3, [r7, #31]
 80080a0:	e0ec      	b.n	800827c <UART_SetConfig+0x348>
 80080a2:	2308      	movs	r3, #8
 80080a4:	77fb      	strb	r3, [r7, #31]
 80080a6:	e0e9      	b.n	800827c <UART_SetConfig+0x348>
 80080a8:	2310      	movs	r3, #16
 80080aa:	77fb      	strb	r3, [r7, #31]
 80080ac:	e0e6      	b.n	800827c <UART_SetConfig+0x348>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a56      	ldr	r2, [pc, #344]	; (800820c <UART_SetConfig+0x2d8>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d120      	bne.n	80080fa <UART_SetConfig+0x1c6>
 80080b8:	4b51      	ldr	r3, [pc, #324]	; (8008200 <UART_SetConfig+0x2cc>)
 80080ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080be:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80080c2:	2bc0      	cmp	r3, #192	; 0xc0
 80080c4:	d013      	beq.n	80080ee <UART_SetConfig+0x1ba>
 80080c6:	2bc0      	cmp	r3, #192	; 0xc0
 80080c8:	d814      	bhi.n	80080f4 <UART_SetConfig+0x1c0>
 80080ca:	2b80      	cmp	r3, #128	; 0x80
 80080cc:	d009      	beq.n	80080e2 <UART_SetConfig+0x1ae>
 80080ce:	2b80      	cmp	r3, #128	; 0x80
 80080d0:	d810      	bhi.n	80080f4 <UART_SetConfig+0x1c0>
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d002      	beq.n	80080dc <UART_SetConfig+0x1a8>
 80080d6:	2b40      	cmp	r3, #64	; 0x40
 80080d8:	d006      	beq.n	80080e8 <UART_SetConfig+0x1b4>
 80080da:	e00b      	b.n	80080f4 <UART_SetConfig+0x1c0>
 80080dc:	2300      	movs	r3, #0
 80080de:	77fb      	strb	r3, [r7, #31]
 80080e0:	e0cc      	b.n	800827c <UART_SetConfig+0x348>
 80080e2:	2302      	movs	r3, #2
 80080e4:	77fb      	strb	r3, [r7, #31]
 80080e6:	e0c9      	b.n	800827c <UART_SetConfig+0x348>
 80080e8:	2304      	movs	r3, #4
 80080ea:	77fb      	strb	r3, [r7, #31]
 80080ec:	e0c6      	b.n	800827c <UART_SetConfig+0x348>
 80080ee:	2308      	movs	r3, #8
 80080f0:	77fb      	strb	r3, [r7, #31]
 80080f2:	e0c3      	b.n	800827c <UART_SetConfig+0x348>
 80080f4:	2310      	movs	r3, #16
 80080f6:	77fb      	strb	r3, [r7, #31]
 80080f8:	e0c0      	b.n	800827c <UART_SetConfig+0x348>
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	4a44      	ldr	r2, [pc, #272]	; (8008210 <UART_SetConfig+0x2dc>)
 8008100:	4293      	cmp	r3, r2
 8008102:	d125      	bne.n	8008150 <UART_SetConfig+0x21c>
 8008104:	4b3e      	ldr	r3, [pc, #248]	; (8008200 <UART_SetConfig+0x2cc>)
 8008106:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800810a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800810e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008112:	d017      	beq.n	8008144 <UART_SetConfig+0x210>
 8008114:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008118:	d817      	bhi.n	800814a <UART_SetConfig+0x216>
 800811a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800811e:	d00b      	beq.n	8008138 <UART_SetConfig+0x204>
 8008120:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008124:	d811      	bhi.n	800814a <UART_SetConfig+0x216>
 8008126:	2b00      	cmp	r3, #0
 8008128:	d003      	beq.n	8008132 <UART_SetConfig+0x1fe>
 800812a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800812e:	d006      	beq.n	800813e <UART_SetConfig+0x20a>
 8008130:	e00b      	b.n	800814a <UART_SetConfig+0x216>
 8008132:	2300      	movs	r3, #0
 8008134:	77fb      	strb	r3, [r7, #31]
 8008136:	e0a1      	b.n	800827c <UART_SetConfig+0x348>
 8008138:	2302      	movs	r3, #2
 800813a:	77fb      	strb	r3, [r7, #31]
 800813c:	e09e      	b.n	800827c <UART_SetConfig+0x348>
 800813e:	2304      	movs	r3, #4
 8008140:	77fb      	strb	r3, [r7, #31]
 8008142:	e09b      	b.n	800827c <UART_SetConfig+0x348>
 8008144:	2308      	movs	r3, #8
 8008146:	77fb      	strb	r3, [r7, #31]
 8008148:	e098      	b.n	800827c <UART_SetConfig+0x348>
 800814a:	2310      	movs	r3, #16
 800814c:	77fb      	strb	r3, [r7, #31]
 800814e:	e095      	b.n	800827c <UART_SetConfig+0x348>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4a2f      	ldr	r2, [pc, #188]	; (8008214 <UART_SetConfig+0x2e0>)
 8008156:	4293      	cmp	r3, r2
 8008158:	d125      	bne.n	80081a6 <UART_SetConfig+0x272>
 800815a:	4b29      	ldr	r3, [pc, #164]	; (8008200 <UART_SetConfig+0x2cc>)
 800815c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008160:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008164:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008168:	d017      	beq.n	800819a <UART_SetConfig+0x266>
 800816a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800816e:	d817      	bhi.n	80081a0 <UART_SetConfig+0x26c>
 8008170:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008174:	d00b      	beq.n	800818e <UART_SetConfig+0x25a>
 8008176:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800817a:	d811      	bhi.n	80081a0 <UART_SetConfig+0x26c>
 800817c:	2b00      	cmp	r3, #0
 800817e:	d003      	beq.n	8008188 <UART_SetConfig+0x254>
 8008180:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008184:	d006      	beq.n	8008194 <UART_SetConfig+0x260>
 8008186:	e00b      	b.n	80081a0 <UART_SetConfig+0x26c>
 8008188:	2301      	movs	r3, #1
 800818a:	77fb      	strb	r3, [r7, #31]
 800818c:	e076      	b.n	800827c <UART_SetConfig+0x348>
 800818e:	2302      	movs	r3, #2
 8008190:	77fb      	strb	r3, [r7, #31]
 8008192:	e073      	b.n	800827c <UART_SetConfig+0x348>
 8008194:	2304      	movs	r3, #4
 8008196:	77fb      	strb	r3, [r7, #31]
 8008198:	e070      	b.n	800827c <UART_SetConfig+0x348>
 800819a:	2308      	movs	r3, #8
 800819c:	77fb      	strb	r3, [r7, #31]
 800819e:	e06d      	b.n	800827c <UART_SetConfig+0x348>
 80081a0:	2310      	movs	r3, #16
 80081a2:	77fb      	strb	r3, [r7, #31]
 80081a4:	e06a      	b.n	800827c <UART_SetConfig+0x348>
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	4a1b      	ldr	r2, [pc, #108]	; (8008218 <UART_SetConfig+0x2e4>)
 80081ac:	4293      	cmp	r3, r2
 80081ae:	d138      	bne.n	8008222 <UART_SetConfig+0x2ee>
 80081b0:	4b13      	ldr	r3, [pc, #76]	; (8008200 <UART_SetConfig+0x2cc>)
 80081b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80081b6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80081ba:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80081be:	d017      	beq.n	80081f0 <UART_SetConfig+0x2bc>
 80081c0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80081c4:	d82a      	bhi.n	800821c <UART_SetConfig+0x2e8>
 80081c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80081ca:	d00b      	beq.n	80081e4 <UART_SetConfig+0x2b0>
 80081cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80081d0:	d824      	bhi.n	800821c <UART_SetConfig+0x2e8>
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d003      	beq.n	80081de <UART_SetConfig+0x2aa>
 80081d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081da:	d006      	beq.n	80081ea <UART_SetConfig+0x2b6>
 80081dc:	e01e      	b.n	800821c <UART_SetConfig+0x2e8>
 80081de:	2300      	movs	r3, #0
 80081e0:	77fb      	strb	r3, [r7, #31]
 80081e2:	e04b      	b.n	800827c <UART_SetConfig+0x348>
 80081e4:	2302      	movs	r3, #2
 80081e6:	77fb      	strb	r3, [r7, #31]
 80081e8:	e048      	b.n	800827c <UART_SetConfig+0x348>
 80081ea:	2304      	movs	r3, #4
 80081ec:	77fb      	strb	r3, [r7, #31]
 80081ee:	e045      	b.n	800827c <UART_SetConfig+0x348>
 80081f0:	2308      	movs	r3, #8
 80081f2:	77fb      	strb	r3, [r7, #31]
 80081f4:	e042      	b.n	800827c <UART_SetConfig+0x348>
 80081f6:	bf00      	nop
 80081f8:	efff69f3 	.word	0xefff69f3
 80081fc:	40011000 	.word	0x40011000
 8008200:	40023800 	.word	0x40023800
 8008204:	40004400 	.word	0x40004400
 8008208:	40004800 	.word	0x40004800
 800820c:	40004c00 	.word	0x40004c00
 8008210:	40005000 	.word	0x40005000
 8008214:	40011400 	.word	0x40011400
 8008218:	40007800 	.word	0x40007800
 800821c:	2310      	movs	r3, #16
 800821e:	77fb      	strb	r3, [r7, #31]
 8008220:	e02c      	b.n	800827c <UART_SetConfig+0x348>
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	4a72      	ldr	r2, [pc, #456]	; (80083f0 <UART_SetConfig+0x4bc>)
 8008228:	4293      	cmp	r3, r2
 800822a:	d125      	bne.n	8008278 <UART_SetConfig+0x344>
 800822c:	4b71      	ldr	r3, [pc, #452]	; (80083f4 <UART_SetConfig+0x4c0>)
 800822e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008232:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008236:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800823a:	d017      	beq.n	800826c <UART_SetConfig+0x338>
 800823c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008240:	d817      	bhi.n	8008272 <UART_SetConfig+0x33e>
 8008242:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008246:	d00b      	beq.n	8008260 <UART_SetConfig+0x32c>
 8008248:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800824c:	d811      	bhi.n	8008272 <UART_SetConfig+0x33e>
 800824e:	2b00      	cmp	r3, #0
 8008250:	d003      	beq.n	800825a <UART_SetConfig+0x326>
 8008252:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008256:	d006      	beq.n	8008266 <UART_SetConfig+0x332>
 8008258:	e00b      	b.n	8008272 <UART_SetConfig+0x33e>
 800825a:	2300      	movs	r3, #0
 800825c:	77fb      	strb	r3, [r7, #31]
 800825e:	e00d      	b.n	800827c <UART_SetConfig+0x348>
 8008260:	2302      	movs	r3, #2
 8008262:	77fb      	strb	r3, [r7, #31]
 8008264:	e00a      	b.n	800827c <UART_SetConfig+0x348>
 8008266:	2304      	movs	r3, #4
 8008268:	77fb      	strb	r3, [r7, #31]
 800826a:	e007      	b.n	800827c <UART_SetConfig+0x348>
 800826c:	2308      	movs	r3, #8
 800826e:	77fb      	strb	r3, [r7, #31]
 8008270:	e004      	b.n	800827c <UART_SetConfig+0x348>
 8008272:	2310      	movs	r3, #16
 8008274:	77fb      	strb	r3, [r7, #31]
 8008276:	e001      	b.n	800827c <UART_SetConfig+0x348>
 8008278:	2310      	movs	r3, #16
 800827a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	69db      	ldr	r3, [r3, #28]
 8008280:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008284:	d15b      	bne.n	800833e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8008286:	7ffb      	ldrb	r3, [r7, #31]
 8008288:	2b08      	cmp	r3, #8
 800828a:	d828      	bhi.n	80082de <UART_SetConfig+0x3aa>
 800828c:	a201      	add	r2, pc, #4	; (adr r2, 8008294 <UART_SetConfig+0x360>)
 800828e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008292:	bf00      	nop
 8008294:	080082b9 	.word	0x080082b9
 8008298:	080082c1 	.word	0x080082c1
 800829c:	080082c9 	.word	0x080082c9
 80082a0:	080082df 	.word	0x080082df
 80082a4:	080082cf 	.word	0x080082cf
 80082a8:	080082df 	.word	0x080082df
 80082ac:	080082df 	.word	0x080082df
 80082b0:	080082df 	.word	0x080082df
 80082b4:	080082d7 	.word	0x080082d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80082b8:	f7fc fbcc 	bl	8004a54 <HAL_RCC_GetPCLK1Freq>
 80082bc:	61b8      	str	r0, [r7, #24]
        break;
 80082be:	e013      	b.n	80082e8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80082c0:	f7fc fbdc 	bl	8004a7c <HAL_RCC_GetPCLK2Freq>
 80082c4:	61b8      	str	r0, [r7, #24]
        break;
 80082c6:	e00f      	b.n	80082e8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80082c8:	4b4b      	ldr	r3, [pc, #300]	; (80083f8 <UART_SetConfig+0x4c4>)
 80082ca:	61bb      	str	r3, [r7, #24]
        break;
 80082cc:	e00c      	b.n	80082e8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80082ce:	f7fc faaf 	bl	8004830 <HAL_RCC_GetSysClockFreq>
 80082d2:	61b8      	str	r0, [r7, #24]
        break;
 80082d4:	e008      	b.n	80082e8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80082d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80082da:	61bb      	str	r3, [r7, #24]
        break;
 80082dc:	e004      	b.n	80082e8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80082de:	2300      	movs	r3, #0
 80082e0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80082e2:	2301      	movs	r3, #1
 80082e4:	77bb      	strb	r3, [r7, #30]
        break;
 80082e6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80082e8:	69bb      	ldr	r3, [r7, #24]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d074      	beq.n	80083d8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80082ee:	69bb      	ldr	r3, [r7, #24]
 80082f0:	005a      	lsls	r2, r3, #1
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	685b      	ldr	r3, [r3, #4]
 80082f6:	085b      	lsrs	r3, r3, #1
 80082f8:	441a      	add	r2, r3
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	685b      	ldr	r3, [r3, #4]
 80082fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8008302:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008304:	693b      	ldr	r3, [r7, #16]
 8008306:	2b0f      	cmp	r3, #15
 8008308:	d916      	bls.n	8008338 <UART_SetConfig+0x404>
 800830a:	693b      	ldr	r3, [r7, #16]
 800830c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008310:	d212      	bcs.n	8008338 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008312:	693b      	ldr	r3, [r7, #16]
 8008314:	b29b      	uxth	r3, r3
 8008316:	f023 030f 	bic.w	r3, r3, #15
 800831a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800831c:	693b      	ldr	r3, [r7, #16]
 800831e:	085b      	lsrs	r3, r3, #1
 8008320:	b29b      	uxth	r3, r3
 8008322:	f003 0307 	and.w	r3, r3, #7
 8008326:	b29a      	uxth	r2, r3
 8008328:	89fb      	ldrh	r3, [r7, #14]
 800832a:	4313      	orrs	r3, r2
 800832c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	89fa      	ldrh	r2, [r7, #14]
 8008334:	60da      	str	r2, [r3, #12]
 8008336:	e04f      	b.n	80083d8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8008338:	2301      	movs	r3, #1
 800833a:	77bb      	strb	r3, [r7, #30]
 800833c:	e04c      	b.n	80083d8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800833e:	7ffb      	ldrb	r3, [r7, #31]
 8008340:	2b08      	cmp	r3, #8
 8008342:	d828      	bhi.n	8008396 <UART_SetConfig+0x462>
 8008344:	a201      	add	r2, pc, #4	; (adr r2, 800834c <UART_SetConfig+0x418>)
 8008346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800834a:	bf00      	nop
 800834c:	08008371 	.word	0x08008371
 8008350:	08008379 	.word	0x08008379
 8008354:	08008381 	.word	0x08008381
 8008358:	08008397 	.word	0x08008397
 800835c:	08008387 	.word	0x08008387
 8008360:	08008397 	.word	0x08008397
 8008364:	08008397 	.word	0x08008397
 8008368:	08008397 	.word	0x08008397
 800836c:	0800838f 	.word	0x0800838f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008370:	f7fc fb70 	bl	8004a54 <HAL_RCC_GetPCLK1Freq>
 8008374:	61b8      	str	r0, [r7, #24]
        break;
 8008376:	e013      	b.n	80083a0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008378:	f7fc fb80 	bl	8004a7c <HAL_RCC_GetPCLK2Freq>
 800837c:	61b8      	str	r0, [r7, #24]
        break;
 800837e:	e00f      	b.n	80083a0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008380:	4b1d      	ldr	r3, [pc, #116]	; (80083f8 <UART_SetConfig+0x4c4>)
 8008382:	61bb      	str	r3, [r7, #24]
        break;
 8008384:	e00c      	b.n	80083a0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008386:	f7fc fa53 	bl	8004830 <HAL_RCC_GetSysClockFreq>
 800838a:	61b8      	str	r0, [r7, #24]
        break;
 800838c:	e008      	b.n	80083a0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800838e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008392:	61bb      	str	r3, [r7, #24]
        break;
 8008394:	e004      	b.n	80083a0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8008396:	2300      	movs	r3, #0
 8008398:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800839a:	2301      	movs	r3, #1
 800839c:	77bb      	strb	r3, [r7, #30]
        break;
 800839e:	bf00      	nop
    }

    if (pclk != 0U)
 80083a0:	69bb      	ldr	r3, [r7, #24]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d018      	beq.n	80083d8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	685b      	ldr	r3, [r3, #4]
 80083aa:	085a      	lsrs	r2, r3, #1
 80083ac:	69bb      	ldr	r3, [r7, #24]
 80083ae:	441a      	add	r2, r3
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	685b      	ldr	r3, [r3, #4]
 80083b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80083b8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80083ba:	693b      	ldr	r3, [r7, #16]
 80083bc:	2b0f      	cmp	r3, #15
 80083be:	d909      	bls.n	80083d4 <UART_SetConfig+0x4a0>
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80083c6:	d205      	bcs.n	80083d4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	b29a      	uxth	r2, r3
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	60da      	str	r2, [r3, #12]
 80083d2:	e001      	b.n	80083d8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80083d4:	2301      	movs	r3, #1
 80083d6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2200      	movs	r2, #0
 80083dc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2200      	movs	r2, #0
 80083e2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80083e4:	7fbb      	ldrb	r3, [r7, #30]
}
 80083e6:	4618      	mov	r0, r3
 80083e8:	3720      	adds	r7, #32
 80083ea:	46bd      	mov	sp, r7
 80083ec:	bd80      	pop	{r7, pc}
 80083ee:	bf00      	nop
 80083f0:	40007c00 	.word	0x40007c00
 80083f4:	40023800 	.word	0x40023800
 80083f8:	00f42400 	.word	0x00f42400

080083fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80083fc:	b480      	push	{r7}
 80083fe:	b083      	sub	sp, #12
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008408:	f003 0301 	and.w	r3, r3, #1
 800840c:	2b00      	cmp	r3, #0
 800840e:	d00a      	beq.n	8008426 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	685b      	ldr	r3, [r3, #4]
 8008416:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	430a      	orrs	r2, r1
 8008424:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800842a:	f003 0302 	and.w	r3, r3, #2
 800842e:	2b00      	cmp	r3, #0
 8008430:	d00a      	beq.n	8008448 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	685b      	ldr	r3, [r3, #4]
 8008438:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	430a      	orrs	r2, r1
 8008446:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800844c:	f003 0304 	and.w	r3, r3, #4
 8008450:	2b00      	cmp	r3, #0
 8008452:	d00a      	beq.n	800846a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	685b      	ldr	r3, [r3, #4]
 800845a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	430a      	orrs	r2, r1
 8008468:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800846e:	f003 0308 	and.w	r3, r3, #8
 8008472:	2b00      	cmp	r3, #0
 8008474:	d00a      	beq.n	800848c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	685b      	ldr	r3, [r3, #4]
 800847c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	430a      	orrs	r2, r1
 800848a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008490:	f003 0310 	and.w	r3, r3, #16
 8008494:	2b00      	cmp	r3, #0
 8008496:	d00a      	beq.n	80084ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	689b      	ldr	r3, [r3, #8]
 800849e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	430a      	orrs	r2, r1
 80084ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084b2:	f003 0320 	and.w	r3, r3, #32
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d00a      	beq.n	80084d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	689b      	ldr	r3, [r3, #8]
 80084c0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	430a      	orrs	r2, r1
 80084ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d01a      	beq.n	8008512 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	685b      	ldr	r3, [r3, #4]
 80084e2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	430a      	orrs	r2, r1
 80084f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80084fa:	d10a      	bne.n	8008512 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	685b      	ldr	r3, [r3, #4]
 8008502:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	430a      	orrs	r2, r1
 8008510:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008516:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800851a:	2b00      	cmp	r3, #0
 800851c:	d00a      	beq.n	8008534 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	685b      	ldr	r3, [r3, #4]
 8008524:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	430a      	orrs	r2, r1
 8008532:	605a      	str	r2, [r3, #4]
  }
}
 8008534:	bf00      	nop
 8008536:	370c      	adds	r7, #12
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr

08008540 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b086      	sub	sp, #24
 8008544:	af02      	add	r7, sp, #8
 8008546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2200      	movs	r2, #0
 800854c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008550:	f7fb f9c0 	bl	80038d4 <HAL_GetTick>
 8008554:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f003 0308 	and.w	r3, r3, #8
 8008560:	2b08      	cmp	r3, #8
 8008562:	d10e      	bne.n	8008582 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008564:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008568:	9300      	str	r3, [sp, #0]
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2200      	movs	r2, #0
 800856e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f000 f81b 	bl	80085ae <UART_WaitOnFlagUntilTimeout>
 8008578:	4603      	mov	r3, r0
 800857a:	2b00      	cmp	r3, #0
 800857c:	d001      	beq.n	8008582 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800857e:	2303      	movs	r3, #3
 8008580:	e011      	b.n	80085a6 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	2220      	movs	r2, #32
 8008586:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2220      	movs	r2, #32
 800858c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2200      	movs	r2, #0
 8008594:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2200      	movs	r2, #0
 800859a:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2200      	movs	r2, #0
 80085a0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80085a4:	2300      	movs	r3, #0
}
 80085a6:	4618      	mov	r0, r3
 80085a8:	3710      	adds	r7, #16
 80085aa:	46bd      	mov	sp, r7
 80085ac:	bd80      	pop	{r7, pc}

080085ae <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80085ae:	b580      	push	{r7, lr}
 80085b0:	b09c      	sub	sp, #112	; 0x70
 80085b2:	af00      	add	r7, sp, #0
 80085b4:	60f8      	str	r0, [r7, #12]
 80085b6:	60b9      	str	r1, [r7, #8]
 80085b8:	603b      	str	r3, [r7, #0]
 80085ba:	4613      	mov	r3, r2
 80085bc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085be:	e0a7      	b.n	8008710 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80085c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085c6:	f000 80a3 	beq.w	8008710 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085ca:	f7fb f983 	bl	80038d4 <HAL_GetTick>
 80085ce:	4602      	mov	r2, r0
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	1ad3      	subs	r3, r2, r3
 80085d4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80085d6:	429a      	cmp	r2, r3
 80085d8:	d302      	bcc.n	80085e0 <UART_WaitOnFlagUntilTimeout+0x32>
 80085da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d13f      	bne.n	8008660 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80085e8:	e853 3f00 	ldrex	r3, [r3]
 80085ec:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80085ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085f0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80085f4:	667b      	str	r3, [r7, #100]	; 0x64
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	461a      	mov	r2, r3
 80085fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80085fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008600:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008602:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008604:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008606:	e841 2300 	strex	r3, r2, [r1]
 800860a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800860c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800860e:	2b00      	cmp	r3, #0
 8008610:	d1e6      	bne.n	80085e0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	3308      	adds	r3, #8
 8008618:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800861a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800861c:	e853 3f00 	ldrex	r3, [r3]
 8008620:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008624:	f023 0301 	bic.w	r3, r3, #1
 8008628:	663b      	str	r3, [r7, #96]	; 0x60
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	3308      	adds	r3, #8
 8008630:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008632:	64ba      	str	r2, [r7, #72]	; 0x48
 8008634:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008636:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008638:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800863a:	e841 2300 	strex	r3, r2, [r1]
 800863e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008640:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008642:	2b00      	cmp	r3, #0
 8008644:	d1e5      	bne.n	8008612 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	2220      	movs	r2, #32
 800864a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	2220      	movs	r2, #32
 8008650:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	2200      	movs	r2, #0
 8008658:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 800865c:	2303      	movs	r3, #3
 800865e:	e068      	b.n	8008732 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f003 0304 	and.w	r3, r3, #4
 800866a:	2b00      	cmp	r3, #0
 800866c:	d050      	beq.n	8008710 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	69db      	ldr	r3, [r3, #28]
 8008674:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008678:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800867c:	d148      	bne.n	8008710 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008686:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800868e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008690:	e853 3f00 	ldrex	r3, [r3]
 8008694:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008698:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800869c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	461a      	mov	r2, r3
 80086a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086a6:	637b      	str	r3, [r7, #52]	; 0x34
 80086a8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086aa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80086ac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80086ae:	e841 2300 	strex	r3, r2, [r1]
 80086b2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80086b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d1e6      	bne.n	8008688 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	3308      	adds	r3, #8
 80086c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086c2:	697b      	ldr	r3, [r7, #20]
 80086c4:	e853 3f00 	ldrex	r3, [r3]
 80086c8:	613b      	str	r3, [r7, #16]
   return(result);
 80086ca:	693b      	ldr	r3, [r7, #16]
 80086cc:	f023 0301 	bic.w	r3, r3, #1
 80086d0:	66bb      	str	r3, [r7, #104]	; 0x68
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	3308      	adds	r3, #8
 80086d8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80086da:	623a      	str	r2, [r7, #32]
 80086dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086de:	69f9      	ldr	r1, [r7, #28]
 80086e0:	6a3a      	ldr	r2, [r7, #32]
 80086e2:	e841 2300 	strex	r3, r2, [r1]
 80086e6:	61bb      	str	r3, [r7, #24]
   return(result);
 80086e8:	69bb      	ldr	r3, [r7, #24]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d1e5      	bne.n	80086ba <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	2220      	movs	r2, #32
 80086f2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	2220      	movs	r2, #32
 80086f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	2220      	movs	r2, #32
 8008700:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	2200      	movs	r2, #0
 8008708:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800870c:	2303      	movs	r3, #3
 800870e:	e010      	b.n	8008732 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	69da      	ldr	r2, [r3, #28]
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	4013      	ands	r3, r2
 800871a:	68ba      	ldr	r2, [r7, #8]
 800871c:	429a      	cmp	r2, r3
 800871e:	bf0c      	ite	eq
 8008720:	2301      	moveq	r3, #1
 8008722:	2300      	movne	r3, #0
 8008724:	b2db      	uxtb	r3, r3
 8008726:	461a      	mov	r2, r3
 8008728:	79fb      	ldrb	r3, [r7, #7]
 800872a:	429a      	cmp	r2, r3
 800872c:	f43f af48 	beq.w	80085c0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008730:	2300      	movs	r3, #0
}
 8008732:	4618      	mov	r0, r3
 8008734:	3770      	adds	r7, #112	; 0x70
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}
	...

0800873c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800873c:	b480      	push	{r7}
 800873e:	b097      	sub	sp, #92	; 0x5c
 8008740:	af00      	add	r7, sp, #0
 8008742:	60f8      	str	r0, [r7, #12]
 8008744:	60b9      	str	r1, [r7, #8]
 8008746:	4613      	mov	r3, r2
 8008748:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	68ba      	ldr	r2, [r7, #8]
 800874e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	88fa      	ldrh	r2, [r7, #6]
 8008754:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	88fa      	ldrh	r2, [r7, #6]
 800875c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	2200      	movs	r2, #0
 8008764:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	689b      	ldr	r3, [r3, #8]
 800876a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800876e:	d10e      	bne.n	800878e <UART_Start_Receive_IT+0x52>
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	691b      	ldr	r3, [r3, #16]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d105      	bne.n	8008784 <UART_Start_Receive_IT+0x48>
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800877e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008782:	e02d      	b.n	80087e0 <UART_Start_Receive_IT+0xa4>
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	22ff      	movs	r2, #255	; 0xff
 8008788:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800878c:	e028      	b.n	80087e0 <UART_Start_Receive_IT+0xa4>
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	689b      	ldr	r3, [r3, #8]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d10d      	bne.n	80087b2 <UART_Start_Receive_IT+0x76>
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	691b      	ldr	r3, [r3, #16]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d104      	bne.n	80087a8 <UART_Start_Receive_IT+0x6c>
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	22ff      	movs	r2, #255	; 0xff
 80087a2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80087a6:	e01b      	b.n	80087e0 <UART_Start_Receive_IT+0xa4>
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	227f      	movs	r2, #127	; 0x7f
 80087ac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80087b0:	e016      	b.n	80087e0 <UART_Start_Receive_IT+0xa4>
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	689b      	ldr	r3, [r3, #8]
 80087b6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80087ba:	d10d      	bne.n	80087d8 <UART_Start_Receive_IT+0x9c>
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	691b      	ldr	r3, [r3, #16]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d104      	bne.n	80087ce <UART_Start_Receive_IT+0x92>
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	227f      	movs	r2, #127	; 0x7f
 80087c8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80087cc:	e008      	b.n	80087e0 <UART_Start_Receive_IT+0xa4>
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	223f      	movs	r2, #63	; 0x3f
 80087d2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80087d6:	e003      	b.n	80087e0 <UART_Start_Receive_IT+0xa4>
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	2200      	movs	r2, #0
 80087dc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	2200      	movs	r2, #0
 80087e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	2222      	movs	r2, #34	; 0x22
 80087ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	3308      	adds	r3, #8
 80087f6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087fa:	e853 3f00 	ldrex	r3, [r3]
 80087fe:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008802:	f043 0301 	orr.w	r3, r3, #1
 8008806:	657b      	str	r3, [r7, #84]	; 0x54
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	3308      	adds	r3, #8
 800880e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008810:	64ba      	str	r2, [r7, #72]	; 0x48
 8008812:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008814:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008816:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008818:	e841 2300 	strex	r3, r2, [r1]
 800881c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800881e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008820:	2b00      	cmp	r3, #0
 8008822:	d1e5      	bne.n	80087f0 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	689b      	ldr	r3, [r3, #8]
 8008828:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800882c:	d107      	bne.n	800883e <UART_Start_Receive_IT+0x102>
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	691b      	ldr	r3, [r3, #16]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d103      	bne.n	800883e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	4a21      	ldr	r2, [pc, #132]	; (80088c0 <UART_Start_Receive_IT+0x184>)
 800883a:	669a      	str	r2, [r3, #104]	; 0x68
 800883c:	e002      	b.n	8008844 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	4a20      	ldr	r2, [pc, #128]	; (80088c4 <UART_Start_Receive_IT+0x188>)
 8008842:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	691b      	ldr	r3, [r3, #16]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d019      	beq.n	8008880 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008854:	e853 3f00 	ldrex	r3, [r3]
 8008858:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800885a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800885c:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8008860:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	461a      	mov	r2, r3
 8008868:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800886a:	637b      	str	r3, [r7, #52]	; 0x34
 800886c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800886e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008870:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008872:	e841 2300 	strex	r3, r2, [r1]
 8008876:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008878:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800887a:	2b00      	cmp	r3, #0
 800887c:	d1e6      	bne.n	800884c <UART_Start_Receive_IT+0x110>
 800887e:	e018      	b.n	80088b2 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	e853 3f00 	ldrex	r3, [r3]
 800888c:	613b      	str	r3, [r7, #16]
   return(result);
 800888e:	693b      	ldr	r3, [r7, #16]
 8008890:	f043 0320 	orr.w	r3, r3, #32
 8008894:	653b      	str	r3, [r7, #80]	; 0x50
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	461a      	mov	r2, r3
 800889c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800889e:	623b      	str	r3, [r7, #32]
 80088a0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088a2:	69f9      	ldr	r1, [r7, #28]
 80088a4:	6a3a      	ldr	r2, [r7, #32]
 80088a6:	e841 2300 	strex	r3, r2, [r1]
 80088aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80088ac:	69bb      	ldr	r3, [r7, #24]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d1e6      	bne.n	8008880 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80088b2:	2300      	movs	r3, #0
}
 80088b4:	4618      	mov	r0, r3
 80088b6:	375c      	adds	r7, #92	; 0x5c
 80088b8:	46bd      	mov	sp, r7
 80088ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088be:	4770      	bx	lr
 80088c0:	08008b77 	.word	0x08008b77
 80088c4:	08008a11 	.word	0x08008a11

080088c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80088c8:	b480      	push	{r7}
 80088ca:	b095      	sub	sp, #84	; 0x54
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088d8:	e853 3f00 	ldrex	r3, [r3]
 80088dc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80088de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088e0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80088e4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	461a      	mov	r2, r3
 80088ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088ee:	643b      	str	r3, [r7, #64]	; 0x40
 80088f0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088f2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80088f4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80088f6:	e841 2300 	strex	r3, r2, [r1]
 80088fa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80088fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d1e6      	bne.n	80088d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	3308      	adds	r3, #8
 8008908:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800890a:	6a3b      	ldr	r3, [r7, #32]
 800890c:	e853 3f00 	ldrex	r3, [r3]
 8008910:	61fb      	str	r3, [r7, #28]
   return(result);
 8008912:	69fb      	ldr	r3, [r7, #28]
 8008914:	f023 0301 	bic.w	r3, r3, #1
 8008918:	64bb      	str	r3, [r7, #72]	; 0x48
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	3308      	adds	r3, #8
 8008920:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008922:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008924:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008926:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008928:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800892a:	e841 2300 	strex	r3, r2, [r1]
 800892e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008932:	2b00      	cmp	r3, #0
 8008934:	d1e5      	bne.n	8008902 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800893a:	2b01      	cmp	r3, #1
 800893c:	d118      	bne.n	8008970 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	e853 3f00 	ldrex	r3, [r3]
 800894a:	60bb      	str	r3, [r7, #8]
   return(result);
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	f023 0310 	bic.w	r3, r3, #16
 8008952:	647b      	str	r3, [r7, #68]	; 0x44
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	461a      	mov	r2, r3
 800895a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800895c:	61bb      	str	r3, [r7, #24]
 800895e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008960:	6979      	ldr	r1, [r7, #20]
 8008962:	69ba      	ldr	r2, [r7, #24]
 8008964:	e841 2300 	strex	r3, r2, [r1]
 8008968:	613b      	str	r3, [r7, #16]
   return(result);
 800896a:	693b      	ldr	r3, [r7, #16]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d1e6      	bne.n	800893e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2220      	movs	r2, #32
 8008974:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2200      	movs	r2, #0
 800897c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2200      	movs	r2, #0
 8008982:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008984:	bf00      	nop
 8008986:	3754      	adds	r7, #84	; 0x54
 8008988:	46bd      	mov	sp, r7
 800898a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898e:	4770      	bx	lr

08008990 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b084      	sub	sp, #16
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800899c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	2200      	movs	r2, #0
 80089a2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	2200      	movs	r2, #0
 80089aa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80089ae:	68f8      	ldr	r0, [r7, #12]
 80089b0:	f7ff faaa 	bl	8007f08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80089b4:	bf00      	nop
 80089b6:	3710      	adds	r7, #16
 80089b8:	46bd      	mov	sp, r7
 80089ba:	bd80      	pop	{r7, pc}

080089bc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b088      	sub	sp, #32
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	e853 3f00 	ldrex	r3, [r3]
 80089d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80089d2:	68bb      	ldr	r3, [r7, #8]
 80089d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80089d8:	61fb      	str	r3, [r7, #28]
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	461a      	mov	r2, r3
 80089e0:	69fb      	ldr	r3, [r7, #28]
 80089e2:	61bb      	str	r3, [r7, #24]
 80089e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e6:	6979      	ldr	r1, [r7, #20]
 80089e8:	69ba      	ldr	r2, [r7, #24]
 80089ea:	e841 2300 	strex	r3, r2, [r1]
 80089ee:	613b      	str	r3, [r7, #16]
   return(result);
 80089f0:	693b      	ldr	r3, [r7, #16]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d1e6      	bne.n	80089c4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	2220      	movs	r2, #32
 80089fa:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2200      	movs	r2, #0
 8008a00:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008a02:	6878      	ldr	r0, [r7, #4]
 8008a04:	f7ff fa76 	bl	8007ef4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a08:	bf00      	nop
 8008a0a:	3720      	adds	r7, #32
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	bd80      	pop	{r7, pc}

08008a10 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b096      	sub	sp, #88	; 0x58
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008a1e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008a28:	2b22      	cmp	r3, #34	; 0x22
 8008a2a:	f040 8098 	bne.w	8008b5e <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a34:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008a38:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8008a3c:	b2d9      	uxtb	r1, r3
 8008a3e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008a42:	b2da      	uxtb	r2, r3
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a48:	400a      	ands	r2, r1
 8008a4a:	b2d2      	uxtb	r2, r2
 8008a4c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a52:	1c5a      	adds	r2, r3, #1
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008a5e:	b29b      	uxth	r3, r3
 8008a60:	3b01      	subs	r3, #1
 8008a62:	b29a      	uxth	r2, r3
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008a70:	b29b      	uxth	r3, r3
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d17b      	bne.n	8008b6e <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a7e:	e853 3f00 	ldrex	r3, [r3]
 8008a82:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008a84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a86:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008a8a:	653b      	str	r3, [r7, #80]	; 0x50
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	461a      	mov	r2, r3
 8008a92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a94:	647b      	str	r3, [r7, #68]	; 0x44
 8008a96:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a98:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008a9a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008a9c:	e841 2300 	strex	r3, r2, [r1]
 8008aa0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008aa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d1e6      	bne.n	8008a76 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	3308      	adds	r3, #8
 8008aae:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ab2:	e853 3f00 	ldrex	r3, [r3]
 8008ab6:	623b      	str	r3, [r7, #32]
   return(result);
 8008ab8:	6a3b      	ldr	r3, [r7, #32]
 8008aba:	f023 0301 	bic.w	r3, r3, #1
 8008abe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	3308      	adds	r3, #8
 8008ac6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008ac8:	633a      	str	r2, [r7, #48]	; 0x30
 8008aca:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008acc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008ace:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ad0:	e841 2300 	strex	r3, r2, [r1]
 8008ad4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008ad6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d1e5      	bne.n	8008aa8 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2220      	movs	r2, #32
 8008ae0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2200      	movs	r2, #0
 8008aee:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d12e      	bne.n	8008b56 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2200      	movs	r2, #0
 8008afc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b04:	693b      	ldr	r3, [r7, #16]
 8008b06:	e853 3f00 	ldrex	r3, [r3]
 8008b0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	f023 0310 	bic.w	r3, r3, #16
 8008b12:	64bb      	str	r3, [r7, #72]	; 0x48
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	461a      	mov	r2, r3
 8008b1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008b1c:	61fb      	str	r3, [r7, #28]
 8008b1e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b20:	69b9      	ldr	r1, [r7, #24]
 8008b22:	69fa      	ldr	r2, [r7, #28]
 8008b24:	e841 2300 	strex	r3, r2, [r1]
 8008b28:	617b      	str	r3, [r7, #20]
   return(result);
 8008b2a:	697b      	ldr	r3, [r7, #20]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d1e6      	bne.n	8008afe <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	69db      	ldr	r3, [r3, #28]
 8008b36:	f003 0310 	and.w	r3, r3, #16
 8008b3a:	2b10      	cmp	r3, #16
 8008b3c:	d103      	bne.n	8008b46 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	2210      	movs	r2, #16
 8008b44:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008b4c:	4619      	mov	r1, r3
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	f7ff f9e4 	bl	8007f1c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008b54:	e00b      	b.n	8008b6e <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8008b56:	6878      	ldr	r0, [r7, #4]
 8008b58:	f7fa f91e 	bl	8002d98 <HAL_UART_RxCpltCallback>
}
 8008b5c:	e007      	b.n	8008b6e <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	699a      	ldr	r2, [r3, #24]
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f042 0208 	orr.w	r2, r2, #8
 8008b6c:	619a      	str	r2, [r3, #24]
}
 8008b6e:	bf00      	nop
 8008b70:	3758      	adds	r7, #88	; 0x58
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bd80      	pop	{r7, pc}

08008b76 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008b76:	b580      	push	{r7, lr}
 8008b78:	b096      	sub	sp, #88	; 0x58
 8008b7a:	af00      	add	r7, sp, #0
 8008b7c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008b84:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008b8e:	2b22      	cmp	r3, #34	; 0x22
 8008b90:	f040 8098 	bne.w	8008cc4 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b9a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ba2:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8008ba4:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8008ba8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008bac:	4013      	ands	r3, r2
 8008bae:	b29a      	uxth	r2, r3
 8008bb0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008bb2:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008bb8:	1c9a      	adds	r2, r3, #2
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008bc4:	b29b      	uxth	r3, r3
 8008bc6:	3b01      	subs	r3, #1
 8008bc8:	b29a      	uxth	r2, r3
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008bd6:	b29b      	uxth	r3, r3
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d17b      	bne.n	8008cd4 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008be2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008be4:	e853 3f00 	ldrex	r3, [r3]
 8008be8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008bf0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	461a      	mov	r2, r3
 8008bf8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008bfa:	643b      	str	r3, [r7, #64]	; 0x40
 8008bfc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bfe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008c00:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008c02:	e841 2300 	strex	r3, r2, [r1]
 8008c06:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d1e6      	bne.n	8008bdc <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	3308      	adds	r3, #8
 8008c14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c16:	6a3b      	ldr	r3, [r7, #32]
 8008c18:	e853 3f00 	ldrex	r3, [r3]
 8008c1c:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c1e:	69fb      	ldr	r3, [r7, #28]
 8008c20:	f023 0301 	bic.w	r3, r3, #1
 8008c24:	64bb      	str	r3, [r7, #72]	; 0x48
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	3308      	adds	r3, #8
 8008c2c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008c2e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008c30:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c32:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008c34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c36:	e841 2300 	strex	r3, r2, [r1]
 8008c3a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d1e5      	bne.n	8008c0e <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2220      	movs	r2, #32
 8008c46:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2200      	movs	r2, #0
 8008c54:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c5a:	2b01      	cmp	r3, #1
 8008c5c:	d12e      	bne.n	8008cbc <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2200      	movs	r2, #0
 8008c62:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	e853 3f00 	ldrex	r3, [r3]
 8008c70:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	f023 0310 	bic.w	r3, r3, #16
 8008c78:	647b      	str	r3, [r7, #68]	; 0x44
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	461a      	mov	r2, r3
 8008c80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c82:	61bb      	str	r3, [r7, #24]
 8008c84:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c86:	6979      	ldr	r1, [r7, #20]
 8008c88:	69ba      	ldr	r2, [r7, #24]
 8008c8a:	e841 2300 	strex	r3, r2, [r1]
 8008c8e:	613b      	str	r3, [r7, #16]
   return(result);
 8008c90:	693b      	ldr	r3, [r7, #16]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d1e6      	bne.n	8008c64 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	69db      	ldr	r3, [r3, #28]
 8008c9c:	f003 0310 	and.w	r3, r3, #16
 8008ca0:	2b10      	cmp	r3, #16
 8008ca2:	d103      	bne.n	8008cac <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	2210      	movs	r2, #16
 8008caa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008cb2:	4619      	mov	r1, r3
 8008cb4:	6878      	ldr	r0, [r7, #4]
 8008cb6:	f7ff f931 	bl	8007f1c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008cba:	e00b      	b.n	8008cd4 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f7fa f86b 	bl	8002d98 <HAL_UART_RxCpltCallback>
}
 8008cc2:	e007      	b.n	8008cd4 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	699a      	ldr	r2, [r3, #24]
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	f042 0208 	orr.w	r2, r2, #8
 8008cd2:	619a      	str	r2, [r3, #24]
}
 8008cd4:	bf00      	nop
 8008cd6:	3758      	adds	r7, #88	; 0x58
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	bd80      	pop	{r7, pc}

08008cdc <atof>:
 8008cdc:	2100      	movs	r1, #0
 8008cde:	f000 be0f 	b.w	8009900 <strtod>

08008ce2 <sulp>:
 8008ce2:	b570      	push	{r4, r5, r6, lr}
 8008ce4:	4604      	mov	r4, r0
 8008ce6:	460d      	mov	r5, r1
 8008ce8:	ec45 4b10 	vmov	d0, r4, r5
 8008cec:	4616      	mov	r6, r2
 8008cee:	f003 facf 	bl	800c290 <__ulp>
 8008cf2:	ec51 0b10 	vmov	r0, r1, d0
 8008cf6:	b17e      	cbz	r6, 8008d18 <sulp+0x36>
 8008cf8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008cfc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	dd09      	ble.n	8008d18 <sulp+0x36>
 8008d04:	051b      	lsls	r3, r3, #20
 8008d06:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008d0a:	2400      	movs	r4, #0
 8008d0c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008d10:	4622      	mov	r2, r4
 8008d12:	462b      	mov	r3, r5
 8008d14:	f7f7 fc90 	bl	8000638 <__aeabi_dmul>
 8008d18:	bd70      	pop	{r4, r5, r6, pc}
 8008d1a:	0000      	movs	r0, r0
 8008d1c:	0000      	movs	r0, r0
	...

08008d20 <_strtod_l>:
 8008d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d24:	ed2d 8b02 	vpush	{d8}
 8008d28:	b09b      	sub	sp, #108	; 0x6c
 8008d2a:	4604      	mov	r4, r0
 8008d2c:	9213      	str	r2, [sp, #76]	; 0x4c
 8008d2e:	2200      	movs	r2, #0
 8008d30:	9216      	str	r2, [sp, #88]	; 0x58
 8008d32:	460d      	mov	r5, r1
 8008d34:	f04f 0800 	mov.w	r8, #0
 8008d38:	f04f 0900 	mov.w	r9, #0
 8008d3c:	460a      	mov	r2, r1
 8008d3e:	9215      	str	r2, [sp, #84]	; 0x54
 8008d40:	7811      	ldrb	r1, [r2, #0]
 8008d42:	292b      	cmp	r1, #43	; 0x2b
 8008d44:	d04c      	beq.n	8008de0 <_strtod_l+0xc0>
 8008d46:	d83a      	bhi.n	8008dbe <_strtod_l+0x9e>
 8008d48:	290d      	cmp	r1, #13
 8008d4a:	d834      	bhi.n	8008db6 <_strtod_l+0x96>
 8008d4c:	2908      	cmp	r1, #8
 8008d4e:	d834      	bhi.n	8008dba <_strtod_l+0x9a>
 8008d50:	2900      	cmp	r1, #0
 8008d52:	d03d      	beq.n	8008dd0 <_strtod_l+0xb0>
 8008d54:	2200      	movs	r2, #0
 8008d56:	920a      	str	r2, [sp, #40]	; 0x28
 8008d58:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8008d5a:	7832      	ldrb	r2, [r6, #0]
 8008d5c:	2a30      	cmp	r2, #48	; 0x30
 8008d5e:	f040 80b4 	bne.w	8008eca <_strtod_l+0x1aa>
 8008d62:	7872      	ldrb	r2, [r6, #1]
 8008d64:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8008d68:	2a58      	cmp	r2, #88	; 0x58
 8008d6a:	d170      	bne.n	8008e4e <_strtod_l+0x12e>
 8008d6c:	9302      	str	r3, [sp, #8]
 8008d6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d70:	9301      	str	r3, [sp, #4]
 8008d72:	ab16      	add	r3, sp, #88	; 0x58
 8008d74:	9300      	str	r3, [sp, #0]
 8008d76:	4a8e      	ldr	r2, [pc, #568]	; (8008fb0 <_strtod_l+0x290>)
 8008d78:	ab17      	add	r3, sp, #92	; 0x5c
 8008d7a:	a915      	add	r1, sp, #84	; 0x54
 8008d7c:	4620      	mov	r0, r4
 8008d7e:	f002 fb65 	bl	800b44c <__gethex>
 8008d82:	f010 070f 	ands.w	r7, r0, #15
 8008d86:	4605      	mov	r5, r0
 8008d88:	d005      	beq.n	8008d96 <_strtod_l+0x76>
 8008d8a:	2f06      	cmp	r7, #6
 8008d8c:	d12a      	bne.n	8008de4 <_strtod_l+0xc4>
 8008d8e:	3601      	adds	r6, #1
 8008d90:	2300      	movs	r3, #0
 8008d92:	9615      	str	r6, [sp, #84]	; 0x54
 8008d94:	930a      	str	r3, [sp, #40]	; 0x28
 8008d96:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	f040 857f 	bne.w	800989c <_strtod_l+0xb7c>
 8008d9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008da0:	b1db      	cbz	r3, 8008dda <_strtod_l+0xba>
 8008da2:	4642      	mov	r2, r8
 8008da4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008da8:	ec43 2b10 	vmov	d0, r2, r3
 8008dac:	b01b      	add	sp, #108	; 0x6c
 8008dae:	ecbd 8b02 	vpop	{d8}
 8008db2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008db6:	2920      	cmp	r1, #32
 8008db8:	d1cc      	bne.n	8008d54 <_strtod_l+0x34>
 8008dba:	3201      	adds	r2, #1
 8008dbc:	e7bf      	b.n	8008d3e <_strtod_l+0x1e>
 8008dbe:	292d      	cmp	r1, #45	; 0x2d
 8008dc0:	d1c8      	bne.n	8008d54 <_strtod_l+0x34>
 8008dc2:	2101      	movs	r1, #1
 8008dc4:	910a      	str	r1, [sp, #40]	; 0x28
 8008dc6:	1c51      	adds	r1, r2, #1
 8008dc8:	9115      	str	r1, [sp, #84]	; 0x54
 8008dca:	7852      	ldrb	r2, [r2, #1]
 8008dcc:	2a00      	cmp	r2, #0
 8008dce:	d1c3      	bne.n	8008d58 <_strtod_l+0x38>
 8008dd0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008dd2:	9515      	str	r5, [sp, #84]	; 0x54
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	f040 855f 	bne.w	8009898 <_strtod_l+0xb78>
 8008dda:	4642      	mov	r2, r8
 8008ddc:	464b      	mov	r3, r9
 8008dde:	e7e3      	b.n	8008da8 <_strtod_l+0x88>
 8008de0:	2100      	movs	r1, #0
 8008de2:	e7ef      	b.n	8008dc4 <_strtod_l+0xa4>
 8008de4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008de6:	b13a      	cbz	r2, 8008df8 <_strtod_l+0xd8>
 8008de8:	2135      	movs	r1, #53	; 0x35
 8008dea:	a818      	add	r0, sp, #96	; 0x60
 8008dec:	f003 fb4d 	bl	800c48a <__copybits>
 8008df0:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008df2:	4620      	mov	r0, r4
 8008df4:	f002 ff20 	bl	800bc38 <_Bfree>
 8008df8:	3f01      	subs	r7, #1
 8008dfa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008dfc:	2f04      	cmp	r7, #4
 8008dfe:	d806      	bhi.n	8008e0e <_strtod_l+0xee>
 8008e00:	e8df f007 	tbb	[pc, r7]
 8008e04:	201d0314 	.word	0x201d0314
 8008e08:	14          	.byte	0x14
 8008e09:	00          	.byte	0x00
 8008e0a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8008e0e:	05e9      	lsls	r1, r5, #23
 8008e10:	bf48      	it	mi
 8008e12:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8008e16:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008e1a:	0d1b      	lsrs	r3, r3, #20
 8008e1c:	051b      	lsls	r3, r3, #20
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d1b9      	bne.n	8008d96 <_strtod_l+0x76>
 8008e22:	f001 fba1 	bl	800a568 <__errno>
 8008e26:	2322      	movs	r3, #34	; 0x22
 8008e28:	6003      	str	r3, [r0, #0]
 8008e2a:	e7b4      	b.n	8008d96 <_strtod_l+0x76>
 8008e2c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8008e30:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008e34:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008e38:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8008e3c:	e7e7      	b.n	8008e0e <_strtod_l+0xee>
 8008e3e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008fb8 <_strtod_l+0x298>
 8008e42:	e7e4      	b.n	8008e0e <_strtod_l+0xee>
 8008e44:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8008e48:	f04f 38ff 	mov.w	r8, #4294967295
 8008e4c:	e7df      	b.n	8008e0e <_strtod_l+0xee>
 8008e4e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e50:	1c5a      	adds	r2, r3, #1
 8008e52:	9215      	str	r2, [sp, #84]	; 0x54
 8008e54:	785b      	ldrb	r3, [r3, #1]
 8008e56:	2b30      	cmp	r3, #48	; 0x30
 8008e58:	d0f9      	beq.n	8008e4e <_strtod_l+0x12e>
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d09b      	beq.n	8008d96 <_strtod_l+0x76>
 8008e5e:	2301      	movs	r3, #1
 8008e60:	f04f 0a00 	mov.w	sl, #0
 8008e64:	9304      	str	r3, [sp, #16]
 8008e66:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e68:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e6a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8008e6e:	46d3      	mov	fp, sl
 8008e70:	220a      	movs	r2, #10
 8008e72:	9815      	ldr	r0, [sp, #84]	; 0x54
 8008e74:	7806      	ldrb	r6, [r0, #0]
 8008e76:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008e7a:	b2d9      	uxtb	r1, r3
 8008e7c:	2909      	cmp	r1, #9
 8008e7e:	d926      	bls.n	8008ece <_strtod_l+0x1ae>
 8008e80:	494c      	ldr	r1, [pc, #304]	; (8008fb4 <_strtod_l+0x294>)
 8008e82:	2201      	movs	r2, #1
 8008e84:	f001 fb14 	bl	800a4b0 <strncmp>
 8008e88:	2800      	cmp	r0, #0
 8008e8a:	d030      	beq.n	8008eee <_strtod_l+0x1ce>
 8008e8c:	2000      	movs	r0, #0
 8008e8e:	4632      	mov	r2, r6
 8008e90:	9005      	str	r0, [sp, #20]
 8008e92:	465e      	mov	r6, fp
 8008e94:	4603      	mov	r3, r0
 8008e96:	2a65      	cmp	r2, #101	; 0x65
 8008e98:	d001      	beq.n	8008e9e <_strtod_l+0x17e>
 8008e9a:	2a45      	cmp	r2, #69	; 0x45
 8008e9c:	d113      	bne.n	8008ec6 <_strtod_l+0x1a6>
 8008e9e:	b91e      	cbnz	r6, 8008ea8 <_strtod_l+0x188>
 8008ea0:	9a04      	ldr	r2, [sp, #16]
 8008ea2:	4302      	orrs	r2, r0
 8008ea4:	d094      	beq.n	8008dd0 <_strtod_l+0xb0>
 8008ea6:	2600      	movs	r6, #0
 8008ea8:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8008eaa:	1c6a      	adds	r2, r5, #1
 8008eac:	9215      	str	r2, [sp, #84]	; 0x54
 8008eae:	786a      	ldrb	r2, [r5, #1]
 8008eb0:	2a2b      	cmp	r2, #43	; 0x2b
 8008eb2:	d074      	beq.n	8008f9e <_strtod_l+0x27e>
 8008eb4:	2a2d      	cmp	r2, #45	; 0x2d
 8008eb6:	d078      	beq.n	8008faa <_strtod_l+0x28a>
 8008eb8:	f04f 0c00 	mov.w	ip, #0
 8008ebc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008ec0:	2909      	cmp	r1, #9
 8008ec2:	d97f      	bls.n	8008fc4 <_strtod_l+0x2a4>
 8008ec4:	9515      	str	r5, [sp, #84]	; 0x54
 8008ec6:	2700      	movs	r7, #0
 8008ec8:	e09e      	b.n	8009008 <_strtod_l+0x2e8>
 8008eca:	2300      	movs	r3, #0
 8008ecc:	e7c8      	b.n	8008e60 <_strtod_l+0x140>
 8008ece:	f1bb 0f08 	cmp.w	fp, #8
 8008ed2:	bfd8      	it	le
 8008ed4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8008ed6:	f100 0001 	add.w	r0, r0, #1
 8008eda:	bfda      	itte	le
 8008edc:	fb02 3301 	mlale	r3, r2, r1, r3
 8008ee0:	9309      	strle	r3, [sp, #36]	; 0x24
 8008ee2:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8008ee6:	f10b 0b01 	add.w	fp, fp, #1
 8008eea:	9015      	str	r0, [sp, #84]	; 0x54
 8008eec:	e7c1      	b.n	8008e72 <_strtod_l+0x152>
 8008eee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ef0:	1c5a      	adds	r2, r3, #1
 8008ef2:	9215      	str	r2, [sp, #84]	; 0x54
 8008ef4:	785a      	ldrb	r2, [r3, #1]
 8008ef6:	f1bb 0f00 	cmp.w	fp, #0
 8008efa:	d037      	beq.n	8008f6c <_strtod_l+0x24c>
 8008efc:	9005      	str	r0, [sp, #20]
 8008efe:	465e      	mov	r6, fp
 8008f00:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008f04:	2b09      	cmp	r3, #9
 8008f06:	d912      	bls.n	8008f2e <_strtod_l+0x20e>
 8008f08:	2301      	movs	r3, #1
 8008f0a:	e7c4      	b.n	8008e96 <_strtod_l+0x176>
 8008f0c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f0e:	1c5a      	adds	r2, r3, #1
 8008f10:	9215      	str	r2, [sp, #84]	; 0x54
 8008f12:	785a      	ldrb	r2, [r3, #1]
 8008f14:	3001      	adds	r0, #1
 8008f16:	2a30      	cmp	r2, #48	; 0x30
 8008f18:	d0f8      	beq.n	8008f0c <_strtod_l+0x1ec>
 8008f1a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008f1e:	2b08      	cmp	r3, #8
 8008f20:	f200 84c1 	bhi.w	80098a6 <_strtod_l+0xb86>
 8008f24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f26:	9005      	str	r0, [sp, #20]
 8008f28:	2000      	movs	r0, #0
 8008f2a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f2c:	4606      	mov	r6, r0
 8008f2e:	3a30      	subs	r2, #48	; 0x30
 8008f30:	f100 0301 	add.w	r3, r0, #1
 8008f34:	d014      	beq.n	8008f60 <_strtod_l+0x240>
 8008f36:	9905      	ldr	r1, [sp, #20]
 8008f38:	4419      	add	r1, r3
 8008f3a:	9105      	str	r1, [sp, #20]
 8008f3c:	4633      	mov	r3, r6
 8008f3e:	eb00 0c06 	add.w	ip, r0, r6
 8008f42:	210a      	movs	r1, #10
 8008f44:	4563      	cmp	r3, ip
 8008f46:	d113      	bne.n	8008f70 <_strtod_l+0x250>
 8008f48:	1833      	adds	r3, r6, r0
 8008f4a:	2b08      	cmp	r3, #8
 8008f4c:	f106 0601 	add.w	r6, r6, #1
 8008f50:	4406      	add	r6, r0
 8008f52:	dc1a      	bgt.n	8008f8a <_strtod_l+0x26a>
 8008f54:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008f56:	230a      	movs	r3, #10
 8008f58:	fb03 2301 	mla	r3, r3, r1, r2
 8008f5c:	9309      	str	r3, [sp, #36]	; 0x24
 8008f5e:	2300      	movs	r3, #0
 8008f60:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008f62:	1c51      	adds	r1, r2, #1
 8008f64:	9115      	str	r1, [sp, #84]	; 0x54
 8008f66:	7852      	ldrb	r2, [r2, #1]
 8008f68:	4618      	mov	r0, r3
 8008f6a:	e7c9      	b.n	8008f00 <_strtod_l+0x1e0>
 8008f6c:	4658      	mov	r0, fp
 8008f6e:	e7d2      	b.n	8008f16 <_strtod_l+0x1f6>
 8008f70:	2b08      	cmp	r3, #8
 8008f72:	f103 0301 	add.w	r3, r3, #1
 8008f76:	dc03      	bgt.n	8008f80 <_strtod_l+0x260>
 8008f78:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008f7a:	434f      	muls	r7, r1
 8008f7c:	9709      	str	r7, [sp, #36]	; 0x24
 8008f7e:	e7e1      	b.n	8008f44 <_strtod_l+0x224>
 8008f80:	2b10      	cmp	r3, #16
 8008f82:	bfd8      	it	le
 8008f84:	fb01 fa0a 	mulle.w	sl, r1, sl
 8008f88:	e7dc      	b.n	8008f44 <_strtod_l+0x224>
 8008f8a:	2e10      	cmp	r6, #16
 8008f8c:	bfdc      	itt	le
 8008f8e:	230a      	movle	r3, #10
 8008f90:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8008f94:	e7e3      	b.n	8008f5e <_strtod_l+0x23e>
 8008f96:	2300      	movs	r3, #0
 8008f98:	9305      	str	r3, [sp, #20]
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	e780      	b.n	8008ea0 <_strtod_l+0x180>
 8008f9e:	f04f 0c00 	mov.w	ip, #0
 8008fa2:	1caa      	adds	r2, r5, #2
 8008fa4:	9215      	str	r2, [sp, #84]	; 0x54
 8008fa6:	78aa      	ldrb	r2, [r5, #2]
 8008fa8:	e788      	b.n	8008ebc <_strtod_l+0x19c>
 8008faa:	f04f 0c01 	mov.w	ip, #1
 8008fae:	e7f8      	b.n	8008fa2 <_strtod_l+0x282>
 8008fb0:	0800d0b8 	.word	0x0800d0b8
 8008fb4:	0800d0b4 	.word	0x0800d0b4
 8008fb8:	7ff00000 	.word	0x7ff00000
 8008fbc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008fbe:	1c51      	adds	r1, r2, #1
 8008fc0:	9115      	str	r1, [sp, #84]	; 0x54
 8008fc2:	7852      	ldrb	r2, [r2, #1]
 8008fc4:	2a30      	cmp	r2, #48	; 0x30
 8008fc6:	d0f9      	beq.n	8008fbc <_strtod_l+0x29c>
 8008fc8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008fcc:	2908      	cmp	r1, #8
 8008fce:	f63f af7a 	bhi.w	8008ec6 <_strtod_l+0x1a6>
 8008fd2:	3a30      	subs	r2, #48	; 0x30
 8008fd4:	9208      	str	r2, [sp, #32]
 8008fd6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008fd8:	920c      	str	r2, [sp, #48]	; 0x30
 8008fda:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008fdc:	1c57      	adds	r7, r2, #1
 8008fde:	9715      	str	r7, [sp, #84]	; 0x54
 8008fe0:	7852      	ldrb	r2, [r2, #1]
 8008fe2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008fe6:	f1be 0f09 	cmp.w	lr, #9
 8008fea:	d938      	bls.n	800905e <_strtod_l+0x33e>
 8008fec:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008fee:	1a7f      	subs	r7, r7, r1
 8008ff0:	2f08      	cmp	r7, #8
 8008ff2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8008ff6:	dc03      	bgt.n	8009000 <_strtod_l+0x2e0>
 8008ff8:	9908      	ldr	r1, [sp, #32]
 8008ffa:	428f      	cmp	r7, r1
 8008ffc:	bfa8      	it	ge
 8008ffe:	460f      	movge	r7, r1
 8009000:	f1bc 0f00 	cmp.w	ip, #0
 8009004:	d000      	beq.n	8009008 <_strtod_l+0x2e8>
 8009006:	427f      	negs	r7, r7
 8009008:	2e00      	cmp	r6, #0
 800900a:	d14f      	bne.n	80090ac <_strtod_l+0x38c>
 800900c:	9904      	ldr	r1, [sp, #16]
 800900e:	4301      	orrs	r1, r0
 8009010:	f47f aec1 	bne.w	8008d96 <_strtod_l+0x76>
 8009014:	2b00      	cmp	r3, #0
 8009016:	f47f aedb 	bne.w	8008dd0 <_strtod_l+0xb0>
 800901a:	2a69      	cmp	r2, #105	; 0x69
 800901c:	d029      	beq.n	8009072 <_strtod_l+0x352>
 800901e:	dc26      	bgt.n	800906e <_strtod_l+0x34e>
 8009020:	2a49      	cmp	r2, #73	; 0x49
 8009022:	d026      	beq.n	8009072 <_strtod_l+0x352>
 8009024:	2a4e      	cmp	r2, #78	; 0x4e
 8009026:	f47f aed3 	bne.w	8008dd0 <_strtod_l+0xb0>
 800902a:	499b      	ldr	r1, [pc, #620]	; (8009298 <_strtod_l+0x578>)
 800902c:	a815      	add	r0, sp, #84	; 0x54
 800902e:	f002 fc4d 	bl	800b8cc <__match>
 8009032:	2800      	cmp	r0, #0
 8009034:	f43f aecc 	beq.w	8008dd0 <_strtod_l+0xb0>
 8009038:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800903a:	781b      	ldrb	r3, [r3, #0]
 800903c:	2b28      	cmp	r3, #40	; 0x28
 800903e:	d12f      	bne.n	80090a0 <_strtod_l+0x380>
 8009040:	4996      	ldr	r1, [pc, #600]	; (800929c <_strtod_l+0x57c>)
 8009042:	aa18      	add	r2, sp, #96	; 0x60
 8009044:	a815      	add	r0, sp, #84	; 0x54
 8009046:	f002 fc55 	bl	800b8f4 <__hexnan>
 800904a:	2805      	cmp	r0, #5
 800904c:	d128      	bne.n	80090a0 <_strtod_l+0x380>
 800904e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009050:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009054:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8009058:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800905c:	e69b      	b.n	8008d96 <_strtod_l+0x76>
 800905e:	9f08      	ldr	r7, [sp, #32]
 8009060:	210a      	movs	r1, #10
 8009062:	fb01 2107 	mla	r1, r1, r7, r2
 8009066:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800906a:	9208      	str	r2, [sp, #32]
 800906c:	e7b5      	b.n	8008fda <_strtod_l+0x2ba>
 800906e:	2a6e      	cmp	r2, #110	; 0x6e
 8009070:	e7d9      	b.n	8009026 <_strtod_l+0x306>
 8009072:	498b      	ldr	r1, [pc, #556]	; (80092a0 <_strtod_l+0x580>)
 8009074:	a815      	add	r0, sp, #84	; 0x54
 8009076:	f002 fc29 	bl	800b8cc <__match>
 800907a:	2800      	cmp	r0, #0
 800907c:	f43f aea8 	beq.w	8008dd0 <_strtod_l+0xb0>
 8009080:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009082:	4988      	ldr	r1, [pc, #544]	; (80092a4 <_strtod_l+0x584>)
 8009084:	3b01      	subs	r3, #1
 8009086:	a815      	add	r0, sp, #84	; 0x54
 8009088:	9315      	str	r3, [sp, #84]	; 0x54
 800908a:	f002 fc1f 	bl	800b8cc <__match>
 800908e:	b910      	cbnz	r0, 8009096 <_strtod_l+0x376>
 8009090:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009092:	3301      	adds	r3, #1
 8009094:	9315      	str	r3, [sp, #84]	; 0x54
 8009096:	f8df 921c 	ldr.w	r9, [pc, #540]	; 80092b4 <_strtod_l+0x594>
 800909a:	f04f 0800 	mov.w	r8, #0
 800909e:	e67a      	b.n	8008d96 <_strtod_l+0x76>
 80090a0:	4881      	ldr	r0, [pc, #516]	; (80092a8 <_strtod_l+0x588>)
 80090a2:	f001 fa9d 	bl	800a5e0 <nan>
 80090a6:	ec59 8b10 	vmov	r8, r9, d0
 80090aa:	e674      	b.n	8008d96 <_strtod_l+0x76>
 80090ac:	9b05      	ldr	r3, [sp, #20]
 80090ae:	9809      	ldr	r0, [sp, #36]	; 0x24
 80090b0:	1afb      	subs	r3, r7, r3
 80090b2:	f1bb 0f00 	cmp.w	fp, #0
 80090b6:	bf08      	it	eq
 80090b8:	46b3      	moveq	fp, r6
 80090ba:	2e10      	cmp	r6, #16
 80090bc:	9308      	str	r3, [sp, #32]
 80090be:	4635      	mov	r5, r6
 80090c0:	bfa8      	it	ge
 80090c2:	2510      	movge	r5, #16
 80090c4:	f7f7 fa3e 	bl	8000544 <__aeabi_ui2d>
 80090c8:	2e09      	cmp	r6, #9
 80090ca:	4680      	mov	r8, r0
 80090cc:	4689      	mov	r9, r1
 80090ce:	dd13      	ble.n	80090f8 <_strtod_l+0x3d8>
 80090d0:	4b76      	ldr	r3, [pc, #472]	; (80092ac <_strtod_l+0x58c>)
 80090d2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80090d6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80090da:	f7f7 faad 	bl	8000638 <__aeabi_dmul>
 80090de:	4680      	mov	r8, r0
 80090e0:	4650      	mov	r0, sl
 80090e2:	4689      	mov	r9, r1
 80090e4:	f7f7 fa2e 	bl	8000544 <__aeabi_ui2d>
 80090e8:	4602      	mov	r2, r0
 80090ea:	460b      	mov	r3, r1
 80090ec:	4640      	mov	r0, r8
 80090ee:	4649      	mov	r1, r9
 80090f0:	f7f7 f8ec 	bl	80002cc <__adddf3>
 80090f4:	4680      	mov	r8, r0
 80090f6:	4689      	mov	r9, r1
 80090f8:	2e0f      	cmp	r6, #15
 80090fa:	dc38      	bgt.n	800916e <_strtod_l+0x44e>
 80090fc:	9b08      	ldr	r3, [sp, #32]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	f43f ae49 	beq.w	8008d96 <_strtod_l+0x76>
 8009104:	dd24      	ble.n	8009150 <_strtod_l+0x430>
 8009106:	2b16      	cmp	r3, #22
 8009108:	dc0b      	bgt.n	8009122 <_strtod_l+0x402>
 800910a:	4968      	ldr	r1, [pc, #416]	; (80092ac <_strtod_l+0x58c>)
 800910c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009110:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009114:	4642      	mov	r2, r8
 8009116:	464b      	mov	r3, r9
 8009118:	f7f7 fa8e 	bl	8000638 <__aeabi_dmul>
 800911c:	4680      	mov	r8, r0
 800911e:	4689      	mov	r9, r1
 8009120:	e639      	b.n	8008d96 <_strtod_l+0x76>
 8009122:	9a08      	ldr	r2, [sp, #32]
 8009124:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8009128:	4293      	cmp	r3, r2
 800912a:	db20      	blt.n	800916e <_strtod_l+0x44e>
 800912c:	4c5f      	ldr	r4, [pc, #380]	; (80092ac <_strtod_l+0x58c>)
 800912e:	f1c6 060f 	rsb	r6, r6, #15
 8009132:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8009136:	4642      	mov	r2, r8
 8009138:	464b      	mov	r3, r9
 800913a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800913e:	f7f7 fa7b 	bl	8000638 <__aeabi_dmul>
 8009142:	9b08      	ldr	r3, [sp, #32]
 8009144:	1b9e      	subs	r6, r3, r6
 8009146:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800914a:	e9d4 2300 	ldrd	r2, r3, [r4]
 800914e:	e7e3      	b.n	8009118 <_strtod_l+0x3f8>
 8009150:	9b08      	ldr	r3, [sp, #32]
 8009152:	3316      	adds	r3, #22
 8009154:	db0b      	blt.n	800916e <_strtod_l+0x44e>
 8009156:	9b05      	ldr	r3, [sp, #20]
 8009158:	1bdf      	subs	r7, r3, r7
 800915a:	4b54      	ldr	r3, [pc, #336]	; (80092ac <_strtod_l+0x58c>)
 800915c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8009160:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009164:	4640      	mov	r0, r8
 8009166:	4649      	mov	r1, r9
 8009168:	f7f7 fb90 	bl	800088c <__aeabi_ddiv>
 800916c:	e7d6      	b.n	800911c <_strtod_l+0x3fc>
 800916e:	9b08      	ldr	r3, [sp, #32]
 8009170:	1b75      	subs	r5, r6, r5
 8009172:	441d      	add	r5, r3
 8009174:	2d00      	cmp	r5, #0
 8009176:	dd70      	ble.n	800925a <_strtod_l+0x53a>
 8009178:	f015 030f 	ands.w	r3, r5, #15
 800917c:	d00a      	beq.n	8009194 <_strtod_l+0x474>
 800917e:	494b      	ldr	r1, [pc, #300]	; (80092ac <_strtod_l+0x58c>)
 8009180:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009184:	4642      	mov	r2, r8
 8009186:	464b      	mov	r3, r9
 8009188:	e9d1 0100 	ldrd	r0, r1, [r1]
 800918c:	f7f7 fa54 	bl	8000638 <__aeabi_dmul>
 8009190:	4680      	mov	r8, r0
 8009192:	4689      	mov	r9, r1
 8009194:	f035 050f 	bics.w	r5, r5, #15
 8009198:	d04d      	beq.n	8009236 <_strtod_l+0x516>
 800919a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800919e:	dd22      	ble.n	80091e6 <_strtod_l+0x4c6>
 80091a0:	2500      	movs	r5, #0
 80091a2:	46ab      	mov	fp, r5
 80091a4:	9509      	str	r5, [sp, #36]	; 0x24
 80091a6:	9505      	str	r5, [sp, #20]
 80091a8:	2322      	movs	r3, #34	; 0x22
 80091aa:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80092b4 <_strtod_l+0x594>
 80091ae:	6023      	str	r3, [r4, #0]
 80091b0:	f04f 0800 	mov.w	r8, #0
 80091b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	f43f aded 	beq.w	8008d96 <_strtod_l+0x76>
 80091bc:	9916      	ldr	r1, [sp, #88]	; 0x58
 80091be:	4620      	mov	r0, r4
 80091c0:	f002 fd3a 	bl	800bc38 <_Bfree>
 80091c4:	9905      	ldr	r1, [sp, #20]
 80091c6:	4620      	mov	r0, r4
 80091c8:	f002 fd36 	bl	800bc38 <_Bfree>
 80091cc:	4659      	mov	r1, fp
 80091ce:	4620      	mov	r0, r4
 80091d0:	f002 fd32 	bl	800bc38 <_Bfree>
 80091d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80091d6:	4620      	mov	r0, r4
 80091d8:	f002 fd2e 	bl	800bc38 <_Bfree>
 80091dc:	4629      	mov	r1, r5
 80091de:	4620      	mov	r0, r4
 80091e0:	f002 fd2a 	bl	800bc38 <_Bfree>
 80091e4:	e5d7      	b.n	8008d96 <_strtod_l+0x76>
 80091e6:	4b32      	ldr	r3, [pc, #200]	; (80092b0 <_strtod_l+0x590>)
 80091e8:	9304      	str	r3, [sp, #16]
 80091ea:	2300      	movs	r3, #0
 80091ec:	112d      	asrs	r5, r5, #4
 80091ee:	4640      	mov	r0, r8
 80091f0:	4649      	mov	r1, r9
 80091f2:	469a      	mov	sl, r3
 80091f4:	2d01      	cmp	r5, #1
 80091f6:	dc21      	bgt.n	800923c <_strtod_l+0x51c>
 80091f8:	b10b      	cbz	r3, 80091fe <_strtod_l+0x4de>
 80091fa:	4680      	mov	r8, r0
 80091fc:	4689      	mov	r9, r1
 80091fe:	492c      	ldr	r1, [pc, #176]	; (80092b0 <_strtod_l+0x590>)
 8009200:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8009204:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009208:	4642      	mov	r2, r8
 800920a:	464b      	mov	r3, r9
 800920c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009210:	f7f7 fa12 	bl	8000638 <__aeabi_dmul>
 8009214:	4b27      	ldr	r3, [pc, #156]	; (80092b4 <_strtod_l+0x594>)
 8009216:	460a      	mov	r2, r1
 8009218:	400b      	ands	r3, r1
 800921a:	4927      	ldr	r1, [pc, #156]	; (80092b8 <_strtod_l+0x598>)
 800921c:	428b      	cmp	r3, r1
 800921e:	4680      	mov	r8, r0
 8009220:	d8be      	bhi.n	80091a0 <_strtod_l+0x480>
 8009222:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009226:	428b      	cmp	r3, r1
 8009228:	bf86      	itte	hi
 800922a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 80092bc <_strtod_l+0x59c>
 800922e:	f04f 38ff 	movhi.w	r8, #4294967295
 8009232:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8009236:	2300      	movs	r3, #0
 8009238:	9304      	str	r3, [sp, #16]
 800923a:	e07b      	b.n	8009334 <_strtod_l+0x614>
 800923c:	07ea      	lsls	r2, r5, #31
 800923e:	d505      	bpl.n	800924c <_strtod_l+0x52c>
 8009240:	9b04      	ldr	r3, [sp, #16]
 8009242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009246:	f7f7 f9f7 	bl	8000638 <__aeabi_dmul>
 800924a:	2301      	movs	r3, #1
 800924c:	9a04      	ldr	r2, [sp, #16]
 800924e:	3208      	adds	r2, #8
 8009250:	f10a 0a01 	add.w	sl, sl, #1
 8009254:	106d      	asrs	r5, r5, #1
 8009256:	9204      	str	r2, [sp, #16]
 8009258:	e7cc      	b.n	80091f4 <_strtod_l+0x4d4>
 800925a:	d0ec      	beq.n	8009236 <_strtod_l+0x516>
 800925c:	426d      	negs	r5, r5
 800925e:	f015 020f 	ands.w	r2, r5, #15
 8009262:	d00a      	beq.n	800927a <_strtod_l+0x55a>
 8009264:	4b11      	ldr	r3, [pc, #68]	; (80092ac <_strtod_l+0x58c>)
 8009266:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800926a:	4640      	mov	r0, r8
 800926c:	4649      	mov	r1, r9
 800926e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009272:	f7f7 fb0b 	bl	800088c <__aeabi_ddiv>
 8009276:	4680      	mov	r8, r0
 8009278:	4689      	mov	r9, r1
 800927a:	112d      	asrs	r5, r5, #4
 800927c:	d0db      	beq.n	8009236 <_strtod_l+0x516>
 800927e:	2d1f      	cmp	r5, #31
 8009280:	dd1e      	ble.n	80092c0 <_strtod_l+0x5a0>
 8009282:	2500      	movs	r5, #0
 8009284:	46ab      	mov	fp, r5
 8009286:	9509      	str	r5, [sp, #36]	; 0x24
 8009288:	9505      	str	r5, [sp, #20]
 800928a:	2322      	movs	r3, #34	; 0x22
 800928c:	f04f 0800 	mov.w	r8, #0
 8009290:	f04f 0900 	mov.w	r9, #0
 8009294:	6023      	str	r3, [r4, #0]
 8009296:	e78d      	b.n	80091b4 <_strtod_l+0x494>
 8009298:	0800d216 	.word	0x0800d216
 800929c:	0800d0cc 	.word	0x0800d0cc
 80092a0:	0800d20e 	.word	0x0800d20e
 80092a4:	0800d248 	.word	0x0800d248
 80092a8:	0800d4d8 	.word	0x0800d4d8
 80092ac:	0800d3b8 	.word	0x0800d3b8
 80092b0:	0800d390 	.word	0x0800d390
 80092b4:	7ff00000 	.word	0x7ff00000
 80092b8:	7ca00000 	.word	0x7ca00000
 80092bc:	7fefffff 	.word	0x7fefffff
 80092c0:	f015 0310 	ands.w	r3, r5, #16
 80092c4:	bf18      	it	ne
 80092c6:	236a      	movne	r3, #106	; 0x6a
 80092c8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800966c <_strtod_l+0x94c>
 80092cc:	9304      	str	r3, [sp, #16]
 80092ce:	4640      	mov	r0, r8
 80092d0:	4649      	mov	r1, r9
 80092d2:	2300      	movs	r3, #0
 80092d4:	07ea      	lsls	r2, r5, #31
 80092d6:	d504      	bpl.n	80092e2 <_strtod_l+0x5c2>
 80092d8:	e9da 2300 	ldrd	r2, r3, [sl]
 80092dc:	f7f7 f9ac 	bl	8000638 <__aeabi_dmul>
 80092e0:	2301      	movs	r3, #1
 80092e2:	106d      	asrs	r5, r5, #1
 80092e4:	f10a 0a08 	add.w	sl, sl, #8
 80092e8:	d1f4      	bne.n	80092d4 <_strtod_l+0x5b4>
 80092ea:	b10b      	cbz	r3, 80092f0 <_strtod_l+0x5d0>
 80092ec:	4680      	mov	r8, r0
 80092ee:	4689      	mov	r9, r1
 80092f0:	9b04      	ldr	r3, [sp, #16]
 80092f2:	b1bb      	cbz	r3, 8009324 <_strtod_l+0x604>
 80092f4:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80092f8:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	4649      	mov	r1, r9
 8009300:	dd10      	ble.n	8009324 <_strtod_l+0x604>
 8009302:	2b1f      	cmp	r3, #31
 8009304:	f340 811e 	ble.w	8009544 <_strtod_l+0x824>
 8009308:	2b34      	cmp	r3, #52	; 0x34
 800930a:	bfde      	ittt	le
 800930c:	f04f 33ff 	movle.w	r3, #4294967295
 8009310:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009314:	4093      	lslle	r3, r2
 8009316:	f04f 0800 	mov.w	r8, #0
 800931a:	bfcc      	ite	gt
 800931c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8009320:	ea03 0901 	andle.w	r9, r3, r1
 8009324:	2200      	movs	r2, #0
 8009326:	2300      	movs	r3, #0
 8009328:	4640      	mov	r0, r8
 800932a:	4649      	mov	r1, r9
 800932c:	f7f7 fbec 	bl	8000b08 <__aeabi_dcmpeq>
 8009330:	2800      	cmp	r0, #0
 8009332:	d1a6      	bne.n	8009282 <_strtod_l+0x562>
 8009334:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009336:	9300      	str	r3, [sp, #0]
 8009338:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800933a:	4633      	mov	r3, r6
 800933c:	465a      	mov	r2, fp
 800933e:	4620      	mov	r0, r4
 8009340:	f002 fce2 	bl	800bd08 <__s2b>
 8009344:	9009      	str	r0, [sp, #36]	; 0x24
 8009346:	2800      	cmp	r0, #0
 8009348:	f43f af2a 	beq.w	80091a0 <_strtod_l+0x480>
 800934c:	9a08      	ldr	r2, [sp, #32]
 800934e:	9b05      	ldr	r3, [sp, #20]
 8009350:	2a00      	cmp	r2, #0
 8009352:	eba3 0307 	sub.w	r3, r3, r7
 8009356:	bfa8      	it	ge
 8009358:	2300      	movge	r3, #0
 800935a:	930c      	str	r3, [sp, #48]	; 0x30
 800935c:	2500      	movs	r5, #0
 800935e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009362:	9312      	str	r3, [sp, #72]	; 0x48
 8009364:	46ab      	mov	fp, r5
 8009366:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009368:	4620      	mov	r0, r4
 800936a:	6859      	ldr	r1, [r3, #4]
 800936c:	f002 fc24 	bl	800bbb8 <_Balloc>
 8009370:	9005      	str	r0, [sp, #20]
 8009372:	2800      	cmp	r0, #0
 8009374:	f43f af18 	beq.w	80091a8 <_strtod_l+0x488>
 8009378:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800937a:	691a      	ldr	r2, [r3, #16]
 800937c:	3202      	adds	r2, #2
 800937e:	f103 010c 	add.w	r1, r3, #12
 8009382:	0092      	lsls	r2, r2, #2
 8009384:	300c      	adds	r0, #12
 8009386:	f001 f91c 	bl	800a5c2 <memcpy>
 800938a:	ec49 8b10 	vmov	d0, r8, r9
 800938e:	aa18      	add	r2, sp, #96	; 0x60
 8009390:	a917      	add	r1, sp, #92	; 0x5c
 8009392:	4620      	mov	r0, r4
 8009394:	f002 ffec 	bl	800c370 <__d2b>
 8009398:	ec49 8b18 	vmov	d8, r8, r9
 800939c:	9016      	str	r0, [sp, #88]	; 0x58
 800939e:	2800      	cmp	r0, #0
 80093a0:	f43f af02 	beq.w	80091a8 <_strtod_l+0x488>
 80093a4:	2101      	movs	r1, #1
 80093a6:	4620      	mov	r0, r4
 80093a8:	f002 fd46 	bl	800be38 <__i2b>
 80093ac:	4683      	mov	fp, r0
 80093ae:	2800      	cmp	r0, #0
 80093b0:	f43f aefa 	beq.w	80091a8 <_strtod_l+0x488>
 80093b4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80093b6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80093b8:	2e00      	cmp	r6, #0
 80093ba:	bfab      	itete	ge
 80093bc:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 80093be:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80093c0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80093c2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80093c6:	bfac      	ite	ge
 80093c8:	eb06 0a03 	addge.w	sl, r6, r3
 80093cc:	1b9f      	sublt	r7, r3, r6
 80093ce:	9b04      	ldr	r3, [sp, #16]
 80093d0:	1af6      	subs	r6, r6, r3
 80093d2:	4416      	add	r6, r2
 80093d4:	4ba0      	ldr	r3, [pc, #640]	; (8009658 <_strtod_l+0x938>)
 80093d6:	3e01      	subs	r6, #1
 80093d8:	429e      	cmp	r6, r3
 80093da:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80093de:	f280 80c4 	bge.w	800956a <_strtod_l+0x84a>
 80093e2:	1b9b      	subs	r3, r3, r6
 80093e4:	2b1f      	cmp	r3, #31
 80093e6:	eba2 0203 	sub.w	r2, r2, r3
 80093ea:	f04f 0101 	mov.w	r1, #1
 80093ee:	f300 80b0 	bgt.w	8009552 <_strtod_l+0x832>
 80093f2:	fa01 f303 	lsl.w	r3, r1, r3
 80093f6:	930e      	str	r3, [sp, #56]	; 0x38
 80093f8:	2300      	movs	r3, #0
 80093fa:	930d      	str	r3, [sp, #52]	; 0x34
 80093fc:	eb0a 0602 	add.w	r6, sl, r2
 8009400:	9b04      	ldr	r3, [sp, #16]
 8009402:	45b2      	cmp	sl, r6
 8009404:	4417      	add	r7, r2
 8009406:	441f      	add	r7, r3
 8009408:	4653      	mov	r3, sl
 800940a:	bfa8      	it	ge
 800940c:	4633      	movge	r3, r6
 800940e:	42bb      	cmp	r3, r7
 8009410:	bfa8      	it	ge
 8009412:	463b      	movge	r3, r7
 8009414:	2b00      	cmp	r3, #0
 8009416:	bfc2      	ittt	gt
 8009418:	1af6      	subgt	r6, r6, r3
 800941a:	1aff      	subgt	r7, r7, r3
 800941c:	ebaa 0a03 	subgt.w	sl, sl, r3
 8009420:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009422:	2b00      	cmp	r3, #0
 8009424:	dd17      	ble.n	8009456 <_strtod_l+0x736>
 8009426:	4659      	mov	r1, fp
 8009428:	461a      	mov	r2, r3
 800942a:	4620      	mov	r0, r4
 800942c:	f002 fdc4 	bl	800bfb8 <__pow5mult>
 8009430:	4683      	mov	fp, r0
 8009432:	2800      	cmp	r0, #0
 8009434:	f43f aeb8 	beq.w	80091a8 <_strtod_l+0x488>
 8009438:	4601      	mov	r1, r0
 800943a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800943c:	4620      	mov	r0, r4
 800943e:	f002 fd11 	bl	800be64 <__multiply>
 8009442:	900b      	str	r0, [sp, #44]	; 0x2c
 8009444:	2800      	cmp	r0, #0
 8009446:	f43f aeaf 	beq.w	80091a8 <_strtod_l+0x488>
 800944a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800944c:	4620      	mov	r0, r4
 800944e:	f002 fbf3 	bl	800bc38 <_Bfree>
 8009452:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009454:	9316      	str	r3, [sp, #88]	; 0x58
 8009456:	2e00      	cmp	r6, #0
 8009458:	f300 808c 	bgt.w	8009574 <_strtod_l+0x854>
 800945c:	9b08      	ldr	r3, [sp, #32]
 800945e:	2b00      	cmp	r3, #0
 8009460:	dd08      	ble.n	8009474 <_strtod_l+0x754>
 8009462:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009464:	9905      	ldr	r1, [sp, #20]
 8009466:	4620      	mov	r0, r4
 8009468:	f002 fda6 	bl	800bfb8 <__pow5mult>
 800946c:	9005      	str	r0, [sp, #20]
 800946e:	2800      	cmp	r0, #0
 8009470:	f43f ae9a 	beq.w	80091a8 <_strtod_l+0x488>
 8009474:	2f00      	cmp	r7, #0
 8009476:	dd08      	ble.n	800948a <_strtod_l+0x76a>
 8009478:	9905      	ldr	r1, [sp, #20]
 800947a:	463a      	mov	r2, r7
 800947c:	4620      	mov	r0, r4
 800947e:	f002 fdf5 	bl	800c06c <__lshift>
 8009482:	9005      	str	r0, [sp, #20]
 8009484:	2800      	cmp	r0, #0
 8009486:	f43f ae8f 	beq.w	80091a8 <_strtod_l+0x488>
 800948a:	f1ba 0f00 	cmp.w	sl, #0
 800948e:	dd08      	ble.n	80094a2 <_strtod_l+0x782>
 8009490:	4659      	mov	r1, fp
 8009492:	4652      	mov	r2, sl
 8009494:	4620      	mov	r0, r4
 8009496:	f002 fde9 	bl	800c06c <__lshift>
 800949a:	4683      	mov	fp, r0
 800949c:	2800      	cmp	r0, #0
 800949e:	f43f ae83 	beq.w	80091a8 <_strtod_l+0x488>
 80094a2:	9a05      	ldr	r2, [sp, #20]
 80094a4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80094a6:	4620      	mov	r0, r4
 80094a8:	f002 fe68 	bl	800c17c <__mdiff>
 80094ac:	4605      	mov	r5, r0
 80094ae:	2800      	cmp	r0, #0
 80094b0:	f43f ae7a 	beq.w	80091a8 <_strtod_l+0x488>
 80094b4:	68c3      	ldr	r3, [r0, #12]
 80094b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80094b8:	2300      	movs	r3, #0
 80094ba:	60c3      	str	r3, [r0, #12]
 80094bc:	4659      	mov	r1, fp
 80094be:	f002 fe41 	bl	800c144 <__mcmp>
 80094c2:	2800      	cmp	r0, #0
 80094c4:	da60      	bge.n	8009588 <_strtod_l+0x868>
 80094c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094c8:	ea53 0308 	orrs.w	r3, r3, r8
 80094cc:	f040 8084 	bne.w	80095d8 <_strtod_l+0x8b8>
 80094d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d17f      	bne.n	80095d8 <_strtod_l+0x8b8>
 80094d8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80094dc:	0d1b      	lsrs	r3, r3, #20
 80094de:	051b      	lsls	r3, r3, #20
 80094e0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80094e4:	d978      	bls.n	80095d8 <_strtod_l+0x8b8>
 80094e6:	696b      	ldr	r3, [r5, #20]
 80094e8:	b913      	cbnz	r3, 80094f0 <_strtod_l+0x7d0>
 80094ea:	692b      	ldr	r3, [r5, #16]
 80094ec:	2b01      	cmp	r3, #1
 80094ee:	dd73      	ble.n	80095d8 <_strtod_l+0x8b8>
 80094f0:	4629      	mov	r1, r5
 80094f2:	2201      	movs	r2, #1
 80094f4:	4620      	mov	r0, r4
 80094f6:	f002 fdb9 	bl	800c06c <__lshift>
 80094fa:	4659      	mov	r1, fp
 80094fc:	4605      	mov	r5, r0
 80094fe:	f002 fe21 	bl	800c144 <__mcmp>
 8009502:	2800      	cmp	r0, #0
 8009504:	dd68      	ble.n	80095d8 <_strtod_l+0x8b8>
 8009506:	9904      	ldr	r1, [sp, #16]
 8009508:	4a54      	ldr	r2, [pc, #336]	; (800965c <_strtod_l+0x93c>)
 800950a:	464b      	mov	r3, r9
 800950c:	2900      	cmp	r1, #0
 800950e:	f000 8084 	beq.w	800961a <_strtod_l+0x8fa>
 8009512:	ea02 0109 	and.w	r1, r2, r9
 8009516:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800951a:	dc7e      	bgt.n	800961a <_strtod_l+0x8fa>
 800951c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009520:	f77f aeb3 	ble.w	800928a <_strtod_l+0x56a>
 8009524:	4b4e      	ldr	r3, [pc, #312]	; (8009660 <_strtod_l+0x940>)
 8009526:	4640      	mov	r0, r8
 8009528:	4649      	mov	r1, r9
 800952a:	2200      	movs	r2, #0
 800952c:	f7f7 f884 	bl	8000638 <__aeabi_dmul>
 8009530:	4b4a      	ldr	r3, [pc, #296]	; (800965c <_strtod_l+0x93c>)
 8009532:	400b      	ands	r3, r1
 8009534:	4680      	mov	r8, r0
 8009536:	4689      	mov	r9, r1
 8009538:	2b00      	cmp	r3, #0
 800953a:	f47f ae3f 	bne.w	80091bc <_strtod_l+0x49c>
 800953e:	2322      	movs	r3, #34	; 0x22
 8009540:	6023      	str	r3, [r4, #0]
 8009542:	e63b      	b.n	80091bc <_strtod_l+0x49c>
 8009544:	f04f 32ff 	mov.w	r2, #4294967295
 8009548:	fa02 f303 	lsl.w	r3, r2, r3
 800954c:	ea03 0808 	and.w	r8, r3, r8
 8009550:	e6e8      	b.n	8009324 <_strtod_l+0x604>
 8009552:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8009556:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800955a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800955e:	36e2      	adds	r6, #226	; 0xe2
 8009560:	fa01 f306 	lsl.w	r3, r1, r6
 8009564:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8009568:	e748      	b.n	80093fc <_strtod_l+0x6dc>
 800956a:	2100      	movs	r1, #0
 800956c:	2301      	movs	r3, #1
 800956e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8009572:	e743      	b.n	80093fc <_strtod_l+0x6dc>
 8009574:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009576:	4632      	mov	r2, r6
 8009578:	4620      	mov	r0, r4
 800957a:	f002 fd77 	bl	800c06c <__lshift>
 800957e:	9016      	str	r0, [sp, #88]	; 0x58
 8009580:	2800      	cmp	r0, #0
 8009582:	f47f af6b 	bne.w	800945c <_strtod_l+0x73c>
 8009586:	e60f      	b.n	80091a8 <_strtod_l+0x488>
 8009588:	46ca      	mov	sl, r9
 800958a:	d171      	bne.n	8009670 <_strtod_l+0x950>
 800958c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800958e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009592:	b352      	cbz	r2, 80095ea <_strtod_l+0x8ca>
 8009594:	4a33      	ldr	r2, [pc, #204]	; (8009664 <_strtod_l+0x944>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d12a      	bne.n	80095f0 <_strtod_l+0x8d0>
 800959a:	9b04      	ldr	r3, [sp, #16]
 800959c:	4641      	mov	r1, r8
 800959e:	b1fb      	cbz	r3, 80095e0 <_strtod_l+0x8c0>
 80095a0:	4b2e      	ldr	r3, [pc, #184]	; (800965c <_strtod_l+0x93c>)
 80095a2:	ea09 0303 	and.w	r3, r9, r3
 80095a6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80095aa:	f04f 32ff 	mov.w	r2, #4294967295
 80095ae:	d81a      	bhi.n	80095e6 <_strtod_l+0x8c6>
 80095b0:	0d1b      	lsrs	r3, r3, #20
 80095b2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80095b6:	fa02 f303 	lsl.w	r3, r2, r3
 80095ba:	4299      	cmp	r1, r3
 80095bc:	d118      	bne.n	80095f0 <_strtod_l+0x8d0>
 80095be:	4b2a      	ldr	r3, [pc, #168]	; (8009668 <_strtod_l+0x948>)
 80095c0:	459a      	cmp	sl, r3
 80095c2:	d102      	bne.n	80095ca <_strtod_l+0x8aa>
 80095c4:	3101      	adds	r1, #1
 80095c6:	f43f adef 	beq.w	80091a8 <_strtod_l+0x488>
 80095ca:	4b24      	ldr	r3, [pc, #144]	; (800965c <_strtod_l+0x93c>)
 80095cc:	ea0a 0303 	and.w	r3, sl, r3
 80095d0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80095d4:	f04f 0800 	mov.w	r8, #0
 80095d8:	9b04      	ldr	r3, [sp, #16]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d1a2      	bne.n	8009524 <_strtod_l+0x804>
 80095de:	e5ed      	b.n	80091bc <_strtod_l+0x49c>
 80095e0:	f04f 33ff 	mov.w	r3, #4294967295
 80095e4:	e7e9      	b.n	80095ba <_strtod_l+0x89a>
 80095e6:	4613      	mov	r3, r2
 80095e8:	e7e7      	b.n	80095ba <_strtod_l+0x89a>
 80095ea:	ea53 0308 	orrs.w	r3, r3, r8
 80095ee:	d08a      	beq.n	8009506 <_strtod_l+0x7e6>
 80095f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80095f2:	b1e3      	cbz	r3, 800962e <_strtod_l+0x90e>
 80095f4:	ea13 0f0a 	tst.w	r3, sl
 80095f8:	d0ee      	beq.n	80095d8 <_strtod_l+0x8b8>
 80095fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095fc:	9a04      	ldr	r2, [sp, #16]
 80095fe:	4640      	mov	r0, r8
 8009600:	4649      	mov	r1, r9
 8009602:	b1c3      	cbz	r3, 8009636 <_strtod_l+0x916>
 8009604:	f7ff fb6d 	bl	8008ce2 <sulp>
 8009608:	4602      	mov	r2, r0
 800960a:	460b      	mov	r3, r1
 800960c:	ec51 0b18 	vmov	r0, r1, d8
 8009610:	f7f6 fe5c 	bl	80002cc <__adddf3>
 8009614:	4680      	mov	r8, r0
 8009616:	4689      	mov	r9, r1
 8009618:	e7de      	b.n	80095d8 <_strtod_l+0x8b8>
 800961a:	4013      	ands	r3, r2
 800961c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009620:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8009624:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8009628:	f04f 38ff 	mov.w	r8, #4294967295
 800962c:	e7d4      	b.n	80095d8 <_strtod_l+0x8b8>
 800962e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009630:	ea13 0f08 	tst.w	r3, r8
 8009634:	e7e0      	b.n	80095f8 <_strtod_l+0x8d8>
 8009636:	f7ff fb54 	bl	8008ce2 <sulp>
 800963a:	4602      	mov	r2, r0
 800963c:	460b      	mov	r3, r1
 800963e:	ec51 0b18 	vmov	r0, r1, d8
 8009642:	f7f6 fe41 	bl	80002c8 <__aeabi_dsub>
 8009646:	2200      	movs	r2, #0
 8009648:	2300      	movs	r3, #0
 800964a:	4680      	mov	r8, r0
 800964c:	4689      	mov	r9, r1
 800964e:	f7f7 fa5b 	bl	8000b08 <__aeabi_dcmpeq>
 8009652:	2800      	cmp	r0, #0
 8009654:	d0c0      	beq.n	80095d8 <_strtod_l+0x8b8>
 8009656:	e618      	b.n	800928a <_strtod_l+0x56a>
 8009658:	fffffc02 	.word	0xfffffc02
 800965c:	7ff00000 	.word	0x7ff00000
 8009660:	39500000 	.word	0x39500000
 8009664:	000fffff 	.word	0x000fffff
 8009668:	7fefffff 	.word	0x7fefffff
 800966c:	0800d0e0 	.word	0x0800d0e0
 8009670:	4659      	mov	r1, fp
 8009672:	4628      	mov	r0, r5
 8009674:	f002 fed6 	bl	800c424 <__ratio>
 8009678:	ec57 6b10 	vmov	r6, r7, d0
 800967c:	ee10 0a10 	vmov	r0, s0
 8009680:	2200      	movs	r2, #0
 8009682:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009686:	4639      	mov	r1, r7
 8009688:	f7f7 fa52 	bl	8000b30 <__aeabi_dcmple>
 800968c:	2800      	cmp	r0, #0
 800968e:	d071      	beq.n	8009774 <_strtod_l+0xa54>
 8009690:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009692:	2b00      	cmp	r3, #0
 8009694:	d17c      	bne.n	8009790 <_strtod_l+0xa70>
 8009696:	f1b8 0f00 	cmp.w	r8, #0
 800969a:	d15a      	bne.n	8009752 <_strtod_l+0xa32>
 800969c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d15d      	bne.n	8009760 <_strtod_l+0xa40>
 80096a4:	4b90      	ldr	r3, [pc, #576]	; (80098e8 <_strtod_l+0xbc8>)
 80096a6:	2200      	movs	r2, #0
 80096a8:	4630      	mov	r0, r6
 80096aa:	4639      	mov	r1, r7
 80096ac:	f7f7 fa36 	bl	8000b1c <__aeabi_dcmplt>
 80096b0:	2800      	cmp	r0, #0
 80096b2:	d15c      	bne.n	800976e <_strtod_l+0xa4e>
 80096b4:	4630      	mov	r0, r6
 80096b6:	4639      	mov	r1, r7
 80096b8:	4b8c      	ldr	r3, [pc, #560]	; (80098ec <_strtod_l+0xbcc>)
 80096ba:	2200      	movs	r2, #0
 80096bc:	f7f6 ffbc 	bl	8000638 <__aeabi_dmul>
 80096c0:	4606      	mov	r6, r0
 80096c2:	460f      	mov	r7, r1
 80096c4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80096c8:	9606      	str	r6, [sp, #24]
 80096ca:	9307      	str	r3, [sp, #28]
 80096cc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80096d0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80096d4:	4b86      	ldr	r3, [pc, #536]	; (80098f0 <_strtod_l+0xbd0>)
 80096d6:	ea0a 0303 	and.w	r3, sl, r3
 80096da:	930d      	str	r3, [sp, #52]	; 0x34
 80096dc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80096de:	4b85      	ldr	r3, [pc, #532]	; (80098f4 <_strtod_l+0xbd4>)
 80096e0:	429a      	cmp	r2, r3
 80096e2:	f040 8090 	bne.w	8009806 <_strtod_l+0xae6>
 80096e6:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 80096ea:	ec49 8b10 	vmov	d0, r8, r9
 80096ee:	f002 fdcf 	bl	800c290 <__ulp>
 80096f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80096f6:	ec51 0b10 	vmov	r0, r1, d0
 80096fa:	f7f6 ff9d 	bl	8000638 <__aeabi_dmul>
 80096fe:	4642      	mov	r2, r8
 8009700:	464b      	mov	r3, r9
 8009702:	f7f6 fde3 	bl	80002cc <__adddf3>
 8009706:	460b      	mov	r3, r1
 8009708:	4979      	ldr	r1, [pc, #484]	; (80098f0 <_strtod_l+0xbd0>)
 800970a:	4a7b      	ldr	r2, [pc, #492]	; (80098f8 <_strtod_l+0xbd8>)
 800970c:	4019      	ands	r1, r3
 800970e:	4291      	cmp	r1, r2
 8009710:	4680      	mov	r8, r0
 8009712:	d944      	bls.n	800979e <_strtod_l+0xa7e>
 8009714:	ee18 2a90 	vmov	r2, s17
 8009718:	4b78      	ldr	r3, [pc, #480]	; (80098fc <_strtod_l+0xbdc>)
 800971a:	429a      	cmp	r2, r3
 800971c:	d104      	bne.n	8009728 <_strtod_l+0xa08>
 800971e:	ee18 3a10 	vmov	r3, s16
 8009722:	3301      	adds	r3, #1
 8009724:	f43f ad40 	beq.w	80091a8 <_strtod_l+0x488>
 8009728:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80098fc <_strtod_l+0xbdc>
 800972c:	f04f 38ff 	mov.w	r8, #4294967295
 8009730:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009732:	4620      	mov	r0, r4
 8009734:	f002 fa80 	bl	800bc38 <_Bfree>
 8009738:	9905      	ldr	r1, [sp, #20]
 800973a:	4620      	mov	r0, r4
 800973c:	f002 fa7c 	bl	800bc38 <_Bfree>
 8009740:	4659      	mov	r1, fp
 8009742:	4620      	mov	r0, r4
 8009744:	f002 fa78 	bl	800bc38 <_Bfree>
 8009748:	4629      	mov	r1, r5
 800974a:	4620      	mov	r0, r4
 800974c:	f002 fa74 	bl	800bc38 <_Bfree>
 8009750:	e609      	b.n	8009366 <_strtod_l+0x646>
 8009752:	f1b8 0f01 	cmp.w	r8, #1
 8009756:	d103      	bne.n	8009760 <_strtod_l+0xa40>
 8009758:	f1b9 0f00 	cmp.w	r9, #0
 800975c:	f43f ad95 	beq.w	800928a <_strtod_l+0x56a>
 8009760:	ed9f 7b55 	vldr	d7, [pc, #340]	; 80098b8 <_strtod_l+0xb98>
 8009764:	4f60      	ldr	r7, [pc, #384]	; (80098e8 <_strtod_l+0xbc8>)
 8009766:	ed8d 7b06 	vstr	d7, [sp, #24]
 800976a:	2600      	movs	r6, #0
 800976c:	e7ae      	b.n	80096cc <_strtod_l+0x9ac>
 800976e:	4f5f      	ldr	r7, [pc, #380]	; (80098ec <_strtod_l+0xbcc>)
 8009770:	2600      	movs	r6, #0
 8009772:	e7a7      	b.n	80096c4 <_strtod_l+0x9a4>
 8009774:	4b5d      	ldr	r3, [pc, #372]	; (80098ec <_strtod_l+0xbcc>)
 8009776:	4630      	mov	r0, r6
 8009778:	4639      	mov	r1, r7
 800977a:	2200      	movs	r2, #0
 800977c:	f7f6 ff5c 	bl	8000638 <__aeabi_dmul>
 8009780:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009782:	4606      	mov	r6, r0
 8009784:	460f      	mov	r7, r1
 8009786:	2b00      	cmp	r3, #0
 8009788:	d09c      	beq.n	80096c4 <_strtod_l+0x9a4>
 800978a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800978e:	e79d      	b.n	80096cc <_strtod_l+0x9ac>
 8009790:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80098c0 <_strtod_l+0xba0>
 8009794:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009798:	ec57 6b17 	vmov	r6, r7, d7
 800979c:	e796      	b.n	80096cc <_strtod_l+0x9ac>
 800979e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80097a2:	9b04      	ldr	r3, [sp, #16]
 80097a4:	46ca      	mov	sl, r9
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d1c2      	bne.n	8009730 <_strtod_l+0xa10>
 80097aa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80097ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80097b0:	0d1b      	lsrs	r3, r3, #20
 80097b2:	051b      	lsls	r3, r3, #20
 80097b4:	429a      	cmp	r2, r3
 80097b6:	d1bb      	bne.n	8009730 <_strtod_l+0xa10>
 80097b8:	4630      	mov	r0, r6
 80097ba:	4639      	mov	r1, r7
 80097bc:	f7f7 fa9c 	bl	8000cf8 <__aeabi_d2lz>
 80097c0:	f7f6 ff0c 	bl	80005dc <__aeabi_l2d>
 80097c4:	4602      	mov	r2, r0
 80097c6:	460b      	mov	r3, r1
 80097c8:	4630      	mov	r0, r6
 80097ca:	4639      	mov	r1, r7
 80097cc:	f7f6 fd7c 	bl	80002c8 <__aeabi_dsub>
 80097d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80097d2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80097d6:	ea43 0308 	orr.w	r3, r3, r8
 80097da:	4313      	orrs	r3, r2
 80097dc:	4606      	mov	r6, r0
 80097de:	460f      	mov	r7, r1
 80097e0:	d054      	beq.n	800988c <_strtod_l+0xb6c>
 80097e2:	a339      	add	r3, pc, #228	; (adr r3, 80098c8 <_strtod_l+0xba8>)
 80097e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097e8:	f7f7 f998 	bl	8000b1c <__aeabi_dcmplt>
 80097ec:	2800      	cmp	r0, #0
 80097ee:	f47f ace5 	bne.w	80091bc <_strtod_l+0x49c>
 80097f2:	a337      	add	r3, pc, #220	; (adr r3, 80098d0 <_strtod_l+0xbb0>)
 80097f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097f8:	4630      	mov	r0, r6
 80097fa:	4639      	mov	r1, r7
 80097fc:	f7f7 f9ac 	bl	8000b58 <__aeabi_dcmpgt>
 8009800:	2800      	cmp	r0, #0
 8009802:	d095      	beq.n	8009730 <_strtod_l+0xa10>
 8009804:	e4da      	b.n	80091bc <_strtod_l+0x49c>
 8009806:	9b04      	ldr	r3, [sp, #16]
 8009808:	b333      	cbz	r3, 8009858 <_strtod_l+0xb38>
 800980a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800980c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009810:	d822      	bhi.n	8009858 <_strtod_l+0xb38>
 8009812:	a331      	add	r3, pc, #196	; (adr r3, 80098d8 <_strtod_l+0xbb8>)
 8009814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009818:	4630      	mov	r0, r6
 800981a:	4639      	mov	r1, r7
 800981c:	f7f7 f988 	bl	8000b30 <__aeabi_dcmple>
 8009820:	b1a0      	cbz	r0, 800984c <_strtod_l+0xb2c>
 8009822:	4639      	mov	r1, r7
 8009824:	4630      	mov	r0, r6
 8009826:	f7f7 f9df 	bl	8000be8 <__aeabi_d2uiz>
 800982a:	2801      	cmp	r0, #1
 800982c:	bf38      	it	cc
 800982e:	2001      	movcc	r0, #1
 8009830:	f7f6 fe88 	bl	8000544 <__aeabi_ui2d>
 8009834:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009836:	4606      	mov	r6, r0
 8009838:	460f      	mov	r7, r1
 800983a:	bb23      	cbnz	r3, 8009886 <_strtod_l+0xb66>
 800983c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009840:	9010      	str	r0, [sp, #64]	; 0x40
 8009842:	9311      	str	r3, [sp, #68]	; 0x44
 8009844:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009848:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800984c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800984e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009850:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009854:	1a9b      	subs	r3, r3, r2
 8009856:	930f      	str	r3, [sp, #60]	; 0x3c
 8009858:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800985c:	eeb0 0a48 	vmov.f32	s0, s16
 8009860:	eef0 0a68 	vmov.f32	s1, s17
 8009864:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009868:	f002 fd12 	bl	800c290 <__ulp>
 800986c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009870:	ec53 2b10 	vmov	r2, r3, d0
 8009874:	f7f6 fee0 	bl	8000638 <__aeabi_dmul>
 8009878:	ec53 2b18 	vmov	r2, r3, d8
 800987c:	f7f6 fd26 	bl	80002cc <__adddf3>
 8009880:	4680      	mov	r8, r0
 8009882:	4689      	mov	r9, r1
 8009884:	e78d      	b.n	80097a2 <_strtod_l+0xa82>
 8009886:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800988a:	e7db      	b.n	8009844 <_strtod_l+0xb24>
 800988c:	a314      	add	r3, pc, #80	; (adr r3, 80098e0 <_strtod_l+0xbc0>)
 800988e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009892:	f7f7 f943 	bl	8000b1c <__aeabi_dcmplt>
 8009896:	e7b3      	b.n	8009800 <_strtod_l+0xae0>
 8009898:	2300      	movs	r3, #0
 800989a:	930a      	str	r3, [sp, #40]	; 0x28
 800989c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800989e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80098a0:	6013      	str	r3, [r2, #0]
 80098a2:	f7ff ba7c 	b.w	8008d9e <_strtod_l+0x7e>
 80098a6:	2a65      	cmp	r2, #101	; 0x65
 80098a8:	f43f ab75 	beq.w	8008f96 <_strtod_l+0x276>
 80098ac:	2a45      	cmp	r2, #69	; 0x45
 80098ae:	f43f ab72 	beq.w	8008f96 <_strtod_l+0x276>
 80098b2:	2301      	movs	r3, #1
 80098b4:	f7ff bbaa 	b.w	800900c <_strtod_l+0x2ec>
 80098b8:	00000000 	.word	0x00000000
 80098bc:	bff00000 	.word	0xbff00000
 80098c0:	00000000 	.word	0x00000000
 80098c4:	3ff00000 	.word	0x3ff00000
 80098c8:	94a03595 	.word	0x94a03595
 80098cc:	3fdfffff 	.word	0x3fdfffff
 80098d0:	35afe535 	.word	0x35afe535
 80098d4:	3fe00000 	.word	0x3fe00000
 80098d8:	ffc00000 	.word	0xffc00000
 80098dc:	41dfffff 	.word	0x41dfffff
 80098e0:	94a03595 	.word	0x94a03595
 80098e4:	3fcfffff 	.word	0x3fcfffff
 80098e8:	3ff00000 	.word	0x3ff00000
 80098ec:	3fe00000 	.word	0x3fe00000
 80098f0:	7ff00000 	.word	0x7ff00000
 80098f4:	7fe00000 	.word	0x7fe00000
 80098f8:	7c9fffff 	.word	0x7c9fffff
 80098fc:	7fefffff 	.word	0x7fefffff

08009900 <strtod>:
 8009900:	460a      	mov	r2, r1
 8009902:	4601      	mov	r1, r0
 8009904:	4802      	ldr	r0, [pc, #8]	; (8009910 <strtod+0x10>)
 8009906:	4b03      	ldr	r3, [pc, #12]	; (8009914 <strtod+0x14>)
 8009908:	6800      	ldr	r0, [r0, #0]
 800990a:	f7ff ba09 	b.w	8008d20 <_strtod_l>
 800990e:	bf00      	nop
 8009910:	2000024c 	.word	0x2000024c
 8009914:	20000094 	.word	0x20000094

08009918 <__cvt>:
 8009918:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800991c:	ec55 4b10 	vmov	r4, r5, d0
 8009920:	2d00      	cmp	r5, #0
 8009922:	460e      	mov	r6, r1
 8009924:	4619      	mov	r1, r3
 8009926:	462b      	mov	r3, r5
 8009928:	bfbb      	ittet	lt
 800992a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800992e:	461d      	movlt	r5, r3
 8009930:	2300      	movge	r3, #0
 8009932:	232d      	movlt	r3, #45	; 0x2d
 8009934:	700b      	strb	r3, [r1, #0]
 8009936:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009938:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800993c:	4691      	mov	r9, r2
 800993e:	f023 0820 	bic.w	r8, r3, #32
 8009942:	bfbc      	itt	lt
 8009944:	4622      	movlt	r2, r4
 8009946:	4614      	movlt	r4, r2
 8009948:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800994c:	d005      	beq.n	800995a <__cvt+0x42>
 800994e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009952:	d100      	bne.n	8009956 <__cvt+0x3e>
 8009954:	3601      	adds	r6, #1
 8009956:	2102      	movs	r1, #2
 8009958:	e000      	b.n	800995c <__cvt+0x44>
 800995a:	2103      	movs	r1, #3
 800995c:	ab03      	add	r3, sp, #12
 800995e:	9301      	str	r3, [sp, #4]
 8009960:	ab02      	add	r3, sp, #8
 8009962:	9300      	str	r3, [sp, #0]
 8009964:	ec45 4b10 	vmov	d0, r4, r5
 8009968:	4653      	mov	r3, sl
 800996a:	4632      	mov	r2, r6
 800996c:	f000 fec8 	bl	800a700 <_dtoa_r>
 8009970:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009974:	4607      	mov	r7, r0
 8009976:	d102      	bne.n	800997e <__cvt+0x66>
 8009978:	f019 0f01 	tst.w	r9, #1
 800997c:	d022      	beq.n	80099c4 <__cvt+0xac>
 800997e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009982:	eb07 0906 	add.w	r9, r7, r6
 8009986:	d110      	bne.n	80099aa <__cvt+0x92>
 8009988:	783b      	ldrb	r3, [r7, #0]
 800998a:	2b30      	cmp	r3, #48	; 0x30
 800998c:	d10a      	bne.n	80099a4 <__cvt+0x8c>
 800998e:	2200      	movs	r2, #0
 8009990:	2300      	movs	r3, #0
 8009992:	4620      	mov	r0, r4
 8009994:	4629      	mov	r1, r5
 8009996:	f7f7 f8b7 	bl	8000b08 <__aeabi_dcmpeq>
 800999a:	b918      	cbnz	r0, 80099a4 <__cvt+0x8c>
 800999c:	f1c6 0601 	rsb	r6, r6, #1
 80099a0:	f8ca 6000 	str.w	r6, [sl]
 80099a4:	f8da 3000 	ldr.w	r3, [sl]
 80099a8:	4499      	add	r9, r3
 80099aa:	2200      	movs	r2, #0
 80099ac:	2300      	movs	r3, #0
 80099ae:	4620      	mov	r0, r4
 80099b0:	4629      	mov	r1, r5
 80099b2:	f7f7 f8a9 	bl	8000b08 <__aeabi_dcmpeq>
 80099b6:	b108      	cbz	r0, 80099bc <__cvt+0xa4>
 80099b8:	f8cd 900c 	str.w	r9, [sp, #12]
 80099bc:	2230      	movs	r2, #48	; 0x30
 80099be:	9b03      	ldr	r3, [sp, #12]
 80099c0:	454b      	cmp	r3, r9
 80099c2:	d307      	bcc.n	80099d4 <__cvt+0xbc>
 80099c4:	9b03      	ldr	r3, [sp, #12]
 80099c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80099c8:	1bdb      	subs	r3, r3, r7
 80099ca:	4638      	mov	r0, r7
 80099cc:	6013      	str	r3, [r2, #0]
 80099ce:	b004      	add	sp, #16
 80099d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099d4:	1c59      	adds	r1, r3, #1
 80099d6:	9103      	str	r1, [sp, #12]
 80099d8:	701a      	strb	r2, [r3, #0]
 80099da:	e7f0      	b.n	80099be <__cvt+0xa6>

080099dc <__exponent>:
 80099dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80099de:	4603      	mov	r3, r0
 80099e0:	2900      	cmp	r1, #0
 80099e2:	bfb8      	it	lt
 80099e4:	4249      	neglt	r1, r1
 80099e6:	f803 2b02 	strb.w	r2, [r3], #2
 80099ea:	bfb4      	ite	lt
 80099ec:	222d      	movlt	r2, #45	; 0x2d
 80099ee:	222b      	movge	r2, #43	; 0x2b
 80099f0:	2909      	cmp	r1, #9
 80099f2:	7042      	strb	r2, [r0, #1]
 80099f4:	dd2a      	ble.n	8009a4c <__exponent+0x70>
 80099f6:	f10d 0207 	add.w	r2, sp, #7
 80099fa:	4617      	mov	r7, r2
 80099fc:	260a      	movs	r6, #10
 80099fe:	4694      	mov	ip, r2
 8009a00:	fb91 f5f6 	sdiv	r5, r1, r6
 8009a04:	fb06 1415 	mls	r4, r6, r5, r1
 8009a08:	3430      	adds	r4, #48	; 0x30
 8009a0a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8009a0e:	460c      	mov	r4, r1
 8009a10:	2c63      	cmp	r4, #99	; 0x63
 8009a12:	f102 32ff 	add.w	r2, r2, #4294967295
 8009a16:	4629      	mov	r1, r5
 8009a18:	dcf1      	bgt.n	80099fe <__exponent+0x22>
 8009a1a:	3130      	adds	r1, #48	; 0x30
 8009a1c:	f1ac 0402 	sub.w	r4, ip, #2
 8009a20:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009a24:	1c41      	adds	r1, r0, #1
 8009a26:	4622      	mov	r2, r4
 8009a28:	42ba      	cmp	r2, r7
 8009a2a:	d30a      	bcc.n	8009a42 <__exponent+0x66>
 8009a2c:	f10d 0209 	add.w	r2, sp, #9
 8009a30:	eba2 020c 	sub.w	r2, r2, ip
 8009a34:	42bc      	cmp	r4, r7
 8009a36:	bf88      	it	hi
 8009a38:	2200      	movhi	r2, #0
 8009a3a:	4413      	add	r3, r2
 8009a3c:	1a18      	subs	r0, r3, r0
 8009a3e:	b003      	add	sp, #12
 8009a40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a42:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009a46:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009a4a:	e7ed      	b.n	8009a28 <__exponent+0x4c>
 8009a4c:	2330      	movs	r3, #48	; 0x30
 8009a4e:	3130      	adds	r1, #48	; 0x30
 8009a50:	7083      	strb	r3, [r0, #2]
 8009a52:	70c1      	strb	r1, [r0, #3]
 8009a54:	1d03      	adds	r3, r0, #4
 8009a56:	e7f1      	b.n	8009a3c <__exponent+0x60>

08009a58 <_printf_float>:
 8009a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a5c:	ed2d 8b02 	vpush	{d8}
 8009a60:	b08d      	sub	sp, #52	; 0x34
 8009a62:	460c      	mov	r4, r1
 8009a64:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009a68:	4616      	mov	r6, r2
 8009a6a:	461f      	mov	r7, r3
 8009a6c:	4605      	mov	r5, r0
 8009a6e:	f000 fd31 	bl	800a4d4 <_localeconv_r>
 8009a72:	f8d0 a000 	ldr.w	sl, [r0]
 8009a76:	4650      	mov	r0, sl
 8009a78:	f7f6 fc1a 	bl	80002b0 <strlen>
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	930a      	str	r3, [sp, #40]	; 0x28
 8009a80:	6823      	ldr	r3, [r4, #0]
 8009a82:	9305      	str	r3, [sp, #20]
 8009a84:	f8d8 3000 	ldr.w	r3, [r8]
 8009a88:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009a8c:	3307      	adds	r3, #7
 8009a8e:	f023 0307 	bic.w	r3, r3, #7
 8009a92:	f103 0208 	add.w	r2, r3, #8
 8009a96:	f8c8 2000 	str.w	r2, [r8]
 8009a9a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009a9e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009aa2:	9307      	str	r3, [sp, #28]
 8009aa4:	f8cd 8018 	str.w	r8, [sp, #24]
 8009aa8:	ee08 0a10 	vmov	s16, r0
 8009aac:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8009ab0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009ab4:	4b9e      	ldr	r3, [pc, #632]	; (8009d30 <_printf_float+0x2d8>)
 8009ab6:	f04f 32ff 	mov.w	r2, #4294967295
 8009aba:	f7f7 f857 	bl	8000b6c <__aeabi_dcmpun>
 8009abe:	bb88      	cbnz	r0, 8009b24 <_printf_float+0xcc>
 8009ac0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009ac4:	4b9a      	ldr	r3, [pc, #616]	; (8009d30 <_printf_float+0x2d8>)
 8009ac6:	f04f 32ff 	mov.w	r2, #4294967295
 8009aca:	f7f7 f831 	bl	8000b30 <__aeabi_dcmple>
 8009ace:	bb48      	cbnz	r0, 8009b24 <_printf_float+0xcc>
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	4640      	mov	r0, r8
 8009ad6:	4649      	mov	r1, r9
 8009ad8:	f7f7 f820 	bl	8000b1c <__aeabi_dcmplt>
 8009adc:	b110      	cbz	r0, 8009ae4 <_printf_float+0x8c>
 8009ade:	232d      	movs	r3, #45	; 0x2d
 8009ae0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ae4:	4a93      	ldr	r2, [pc, #588]	; (8009d34 <_printf_float+0x2dc>)
 8009ae6:	4b94      	ldr	r3, [pc, #592]	; (8009d38 <_printf_float+0x2e0>)
 8009ae8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009aec:	bf94      	ite	ls
 8009aee:	4690      	movls	r8, r2
 8009af0:	4698      	movhi	r8, r3
 8009af2:	2303      	movs	r3, #3
 8009af4:	6123      	str	r3, [r4, #16]
 8009af6:	9b05      	ldr	r3, [sp, #20]
 8009af8:	f023 0304 	bic.w	r3, r3, #4
 8009afc:	6023      	str	r3, [r4, #0]
 8009afe:	f04f 0900 	mov.w	r9, #0
 8009b02:	9700      	str	r7, [sp, #0]
 8009b04:	4633      	mov	r3, r6
 8009b06:	aa0b      	add	r2, sp, #44	; 0x2c
 8009b08:	4621      	mov	r1, r4
 8009b0a:	4628      	mov	r0, r5
 8009b0c:	f000 f9da 	bl	8009ec4 <_printf_common>
 8009b10:	3001      	adds	r0, #1
 8009b12:	f040 8090 	bne.w	8009c36 <_printf_float+0x1de>
 8009b16:	f04f 30ff 	mov.w	r0, #4294967295
 8009b1a:	b00d      	add	sp, #52	; 0x34
 8009b1c:	ecbd 8b02 	vpop	{d8}
 8009b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b24:	4642      	mov	r2, r8
 8009b26:	464b      	mov	r3, r9
 8009b28:	4640      	mov	r0, r8
 8009b2a:	4649      	mov	r1, r9
 8009b2c:	f7f7 f81e 	bl	8000b6c <__aeabi_dcmpun>
 8009b30:	b140      	cbz	r0, 8009b44 <_printf_float+0xec>
 8009b32:	464b      	mov	r3, r9
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	bfbc      	itt	lt
 8009b38:	232d      	movlt	r3, #45	; 0x2d
 8009b3a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009b3e:	4a7f      	ldr	r2, [pc, #508]	; (8009d3c <_printf_float+0x2e4>)
 8009b40:	4b7f      	ldr	r3, [pc, #508]	; (8009d40 <_printf_float+0x2e8>)
 8009b42:	e7d1      	b.n	8009ae8 <_printf_float+0x90>
 8009b44:	6863      	ldr	r3, [r4, #4]
 8009b46:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009b4a:	9206      	str	r2, [sp, #24]
 8009b4c:	1c5a      	adds	r2, r3, #1
 8009b4e:	d13f      	bne.n	8009bd0 <_printf_float+0x178>
 8009b50:	2306      	movs	r3, #6
 8009b52:	6063      	str	r3, [r4, #4]
 8009b54:	9b05      	ldr	r3, [sp, #20]
 8009b56:	6861      	ldr	r1, [r4, #4]
 8009b58:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	9303      	str	r3, [sp, #12]
 8009b60:	ab0a      	add	r3, sp, #40	; 0x28
 8009b62:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009b66:	ab09      	add	r3, sp, #36	; 0x24
 8009b68:	ec49 8b10 	vmov	d0, r8, r9
 8009b6c:	9300      	str	r3, [sp, #0]
 8009b6e:	6022      	str	r2, [r4, #0]
 8009b70:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009b74:	4628      	mov	r0, r5
 8009b76:	f7ff fecf 	bl	8009918 <__cvt>
 8009b7a:	9b06      	ldr	r3, [sp, #24]
 8009b7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009b7e:	2b47      	cmp	r3, #71	; 0x47
 8009b80:	4680      	mov	r8, r0
 8009b82:	d108      	bne.n	8009b96 <_printf_float+0x13e>
 8009b84:	1cc8      	adds	r0, r1, #3
 8009b86:	db02      	blt.n	8009b8e <_printf_float+0x136>
 8009b88:	6863      	ldr	r3, [r4, #4]
 8009b8a:	4299      	cmp	r1, r3
 8009b8c:	dd41      	ble.n	8009c12 <_printf_float+0x1ba>
 8009b8e:	f1ab 0302 	sub.w	r3, fp, #2
 8009b92:	fa5f fb83 	uxtb.w	fp, r3
 8009b96:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009b9a:	d820      	bhi.n	8009bde <_printf_float+0x186>
 8009b9c:	3901      	subs	r1, #1
 8009b9e:	465a      	mov	r2, fp
 8009ba0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009ba4:	9109      	str	r1, [sp, #36]	; 0x24
 8009ba6:	f7ff ff19 	bl	80099dc <__exponent>
 8009baa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009bac:	1813      	adds	r3, r2, r0
 8009bae:	2a01      	cmp	r2, #1
 8009bb0:	4681      	mov	r9, r0
 8009bb2:	6123      	str	r3, [r4, #16]
 8009bb4:	dc02      	bgt.n	8009bbc <_printf_float+0x164>
 8009bb6:	6822      	ldr	r2, [r4, #0]
 8009bb8:	07d2      	lsls	r2, r2, #31
 8009bba:	d501      	bpl.n	8009bc0 <_printf_float+0x168>
 8009bbc:	3301      	adds	r3, #1
 8009bbe:	6123      	str	r3, [r4, #16]
 8009bc0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d09c      	beq.n	8009b02 <_printf_float+0xaa>
 8009bc8:	232d      	movs	r3, #45	; 0x2d
 8009bca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009bce:	e798      	b.n	8009b02 <_printf_float+0xaa>
 8009bd0:	9a06      	ldr	r2, [sp, #24]
 8009bd2:	2a47      	cmp	r2, #71	; 0x47
 8009bd4:	d1be      	bne.n	8009b54 <_printf_float+0xfc>
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d1bc      	bne.n	8009b54 <_printf_float+0xfc>
 8009bda:	2301      	movs	r3, #1
 8009bdc:	e7b9      	b.n	8009b52 <_printf_float+0xfa>
 8009bde:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009be2:	d118      	bne.n	8009c16 <_printf_float+0x1be>
 8009be4:	2900      	cmp	r1, #0
 8009be6:	6863      	ldr	r3, [r4, #4]
 8009be8:	dd0b      	ble.n	8009c02 <_printf_float+0x1aa>
 8009bea:	6121      	str	r1, [r4, #16]
 8009bec:	b913      	cbnz	r3, 8009bf4 <_printf_float+0x19c>
 8009bee:	6822      	ldr	r2, [r4, #0]
 8009bf0:	07d0      	lsls	r0, r2, #31
 8009bf2:	d502      	bpl.n	8009bfa <_printf_float+0x1a2>
 8009bf4:	3301      	adds	r3, #1
 8009bf6:	440b      	add	r3, r1
 8009bf8:	6123      	str	r3, [r4, #16]
 8009bfa:	65a1      	str	r1, [r4, #88]	; 0x58
 8009bfc:	f04f 0900 	mov.w	r9, #0
 8009c00:	e7de      	b.n	8009bc0 <_printf_float+0x168>
 8009c02:	b913      	cbnz	r3, 8009c0a <_printf_float+0x1b2>
 8009c04:	6822      	ldr	r2, [r4, #0]
 8009c06:	07d2      	lsls	r2, r2, #31
 8009c08:	d501      	bpl.n	8009c0e <_printf_float+0x1b6>
 8009c0a:	3302      	adds	r3, #2
 8009c0c:	e7f4      	b.n	8009bf8 <_printf_float+0x1a0>
 8009c0e:	2301      	movs	r3, #1
 8009c10:	e7f2      	b.n	8009bf8 <_printf_float+0x1a0>
 8009c12:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009c16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c18:	4299      	cmp	r1, r3
 8009c1a:	db05      	blt.n	8009c28 <_printf_float+0x1d0>
 8009c1c:	6823      	ldr	r3, [r4, #0]
 8009c1e:	6121      	str	r1, [r4, #16]
 8009c20:	07d8      	lsls	r0, r3, #31
 8009c22:	d5ea      	bpl.n	8009bfa <_printf_float+0x1a2>
 8009c24:	1c4b      	adds	r3, r1, #1
 8009c26:	e7e7      	b.n	8009bf8 <_printf_float+0x1a0>
 8009c28:	2900      	cmp	r1, #0
 8009c2a:	bfd4      	ite	le
 8009c2c:	f1c1 0202 	rsble	r2, r1, #2
 8009c30:	2201      	movgt	r2, #1
 8009c32:	4413      	add	r3, r2
 8009c34:	e7e0      	b.n	8009bf8 <_printf_float+0x1a0>
 8009c36:	6823      	ldr	r3, [r4, #0]
 8009c38:	055a      	lsls	r2, r3, #21
 8009c3a:	d407      	bmi.n	8009c4c <_printf_float+0x1f4>
 8009c3c:	6923      	ldr	r3, [r4, #16]
 8009c3e:	4642      	mov	r2, r8
 8009c40:	4631      	mov	r1, r6
 8009c42:	4628      	mov	r0, r5
 8009c44:	47b8      	blx	r7
 8009c46:	3001      	adds	r0, #1
 8009c48:	d12c      	bne.n	8009ca4 <_printf_float+0x24c>
 8009c4a:	e764      	b.n	8009b16 <_printf_float+0xbe>
 8009c4c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009c50:	f240 80e0 	bls.w	8009e14 <_printf_float+0x3bc>
 8009c54:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009c58:	2200      	movs	r2, #0
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	f7f6 ff54 	bl	8000b08 <__aeabi_dcmpeq>
 8009c60:	2800      	cmp	r0, #0
 8009c62:	d034      	beq.n	8009cce <_printf_float+0x276>
 8009c64:	4a37      	ldr	r2, [pc, #220]	; (8009d44 <_printf_float+0x2ec>)
 8009c66:	2301      	movs	r3, #1
 8009c68:	4631      	mov	r1, r6
 8009c6a:	4628      	mov	r0, r5
 8009c6c:	47b8      	blx	r7
 8009c6e:	3001      	adds	r0, #1
 8009c70:	f43f af51 	beq.w	8009b16 <_printf_float+0xbe>
 8009c74:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009c78:	429a      	cmp	r2, r3
 8009c7a:	db02      	blt.n	8009c82 <_printf_float+0x22a>
 8009c7c:	6823      	ldr	r3, [r4, #0]
 8009c7e:	07d8      	lsls	r0, r3, #31
 8009c80:	d510      	bpl.n	8009ca4 <_printf_float+0x24c>
 8009c82:	ee18 3a10 	vmov	r3, s16
 8009c86:	4652      	mov	r2, sl
 8009c88:	4631      	mov	r1, r6
 8009c8a:	4628      	mov	r0, r5
 8009c8c:	47b8      	blx	r7
 8009c8e:	3001      	adds	r0, #1
 8009c90:	f43f af41 	beq.w	8009b16 <_printf_float+0xbe>
 8009c94:	f04f 0800 	mov.w	r8, #0
 8009c98:	f104 091a 	add.w	r9, r4, #26
 8009c9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c9e:	3b01      	subs	r3, #1
 8009ca0:	4543      	cmp	r3, r8
 8009ca2:	dc09      	bgt.n	8009cb8 <_printf_float+0x260>
 8009ca4:	6823      	ldr	r3, [r4, #0]
 8009ca6:	079b      	lsls	r3, r3, #30
 8009ca8:	f100 8107 	bmi.w	8009eba <_printf_float+0x462>
 8009cac:	68e0      	ldr	r0, [r4, #12]
 8009cae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009cb0:	4298      	cmp	r0, r3
 8009cb2:	bfb8      	it	lt
 8009cb4:	4618      	movlt	r0, r3
 8009cb6:	e730      	b.n	8009b1a <_printf_float+0xc2>
 8009cb8:	2301      	movs	r3, #1
 8009cba:	464a      	mov	r2, r9
 8009cbc:	4631      	mov	r1, r6
 8009cbe:	4628      	mov	r0, r5
 8009cc0:	47b8      	blx	r7
 8009cc2:	3001      	adds	r0, #1
 8009cc4:	f43f af27 	beq.w	8009b16 <_printf_float+0xbe>
 8009cc8:	f108 0801 	add.w	r8, r8, #1
 8009ccc:	e7e6      	b.n	8009c9c <_printf_float+0x244>
 8009cce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	dc39      	bgt.n	8009d48 <_printf_float+0x2f0>
 8009cd4:	4a1b      	ldr	r2, [pc, #108]	; (8009d44 <_printf_float+0x2ec>)
 8009cd6:	2301      	movs	r3, #1
 8009cd8:	4631      	mov	r1, r6
 8009cda:	4628      	mov	r0, r5
 8009cdc:	47b8      	blx	r7
 8009cde:	3001      	adds	r0, #1
 8009ce0:	f43f af19 	beq.w	8009b16 <_printf_float+0xbe>
 8009ce4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009ce8:	4313      	orrs	r3, r2
 8009cea:	d102      	bne.n	8009cf2 <_printf_float+0x29a>
 8009cec:	6823      	ldr	r3, [r4, #0]
 8009cee:	07d9      	lsls	r1, r3, #31
 8009cf0:	d5d8      	bpl.n	8009ca4 <_printf_float+0x24c>
 8009cf2:	ee18 3a10 	vmov	r3, s16
 8009cf6:	4652      	mov	r2, sl
 8009cf8:	4631      	mov	r1, r6
 8009cfa:	4628      	mov	r0, r5
 8009cfc:	47b8      	blx	r7
 8009cfe:	3001      	adds	r0, #1
 8009d00:	f43f af09 	beq.w	8009b16 <_printf_float+0xbe>
 8009d04:	f04f 0900 	mov.w	r9, #0
 8009d08:	f104 0a1a 	add.w	sl, r4, #26
 8009d0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d0e:	425b      	negs	r3, r3
 8009d10:	454b      	cmp	r3, r9
 8009d12:	dc01      	bgt.n	8009d18 <_printf_float+0x2c0>
 8009d14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d16:	e792      	b.n	8009c3e <_printf_float+0x1e6>
 8009d18:	2301      	movs	r3, #1
 8009d1a:	4652      	mov	r2, sl
 8009d1c:	4631      	mov	r1, r6
 8009d1e:	4628      	mov	r0, r5
 8009d20:	47b8      	blx	r7
 8009d22:	3001      	adds	r0, #1
 8009d24:	f43f aef7 	beq.w	8009b16 <_printf_float+0xbe>
 8009d28:	f109 0901 	add.w	r9, r9, #1
 8009d2c:	e7ee      	b.n	8009d0c <_printf_float+0x2b4>
 8009d2e:	bf00      	nop
 8009d30:	7fefffff 	.word	0x7fefffff
 8009d34:	0800d209 	.word	0x0800d209
 8009d38:	0800d20d 	.word	0x0800d20d
 8009d3c:	0800d211 	.word	0x0800d211
 8009d40:	0800d215 	.word	0x0800d215
 8009d44:	0800d219 	.word	0x0800d219
 8009d48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d4a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009d4c:	429a      	cmp	r2, r3
 8009d4e:	bfa8      	it	ge
 8009d50:	461a      	movge	r2, r3
 8009d52:	2a00      	cmp	r2, #0
 8009d54:	4691      	mov	r9, r2
 8009d56:	dc37      	bgt.n	8009dc8 <_printf_float+0x370>
 8009d58:	f04f 0b00 	mov.w	fp, #0
 8009d5c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d60:	f104 021a 	add.w	r2, r4, #26
 8009d64:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009d66:	9305      	str	r3, [sp, #20]
 8009d68:	eba3 0309 	sub.w	r3, r3, r9
 8009d6c:	455b      	cmp	r3, fp
 8009d6e:	dc33      	bgt.n	8009dd8 <_printf_float+0x380>
 8009d70:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009d74:	429a      	cmp	r2, r3
 8009d76:	db3b      	blt.n	8009df0 <_printf_float+0x398>
 8009d78:	6823      	ldr	r3, [r4, #0]
 8009d7a:	07da      	lsls	r2, r3, #31
 8009d7c:	d438      	bmi.n	8009df0 <_printf_float+0x398>
 8009d7e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009d82:	eba2 0903 	sub.w	r9, r2, r3
 8009d86:	9b05      	ldr	r3, [sp, #20]
 8009d88:	1ad2      	subs	r2, r2, r3
 8009d8a:	4591      	cmp	r9, r2
 8009d8c:	bfa8      	it	ge
 8009d8e:	4691      	movge	r9, r2
 8009d90:	f1b9 0f00 	cmp.w	r9, #0
 8009d94:	dc35      	bgt.n	8009e02 <_printf_float+0x3aa>
 8009d96:	f04f 0800 	mov.w	r8, #0
 8009d9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d9e:	f104 0a1a 	add.w	sl, r4, #26
 8009da2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009da6:	1a9b      	subs	r3, r3, r2
 8009da8:	eba3 0309 	sub.w	r3, r3, r9
 8009dac:	4543      	cmp	r3, r8
 8009dae:	f77f af79 	ble.w	8009ca4 <_printf_float+0x24c>
 8009db2:	2301      	movs	r3, #1
 8009db4:	4652      	mov	r2, sl
 8009db6:	4631      	mov	r1, r6
 8009db8:	4628      	mov	r0, r5
 8009dba:	47b8      	blx	r7
 8009dbc:	3001      	adds	r0, #1
 8009dbe:	f43f aeaa 	beq.w	8009b16 <_printf_float+0xbe>
 8009dc2:	f108 0801 	add.w	r8, r8, #1
 8009dc6:	e7ec      	b.n	8009da2 <_printf_float+0x34a>
 8009dc8:	4613      	mov	r3, r2
 8009dca:	4631      	mov	r1, r6
 8009dcc:	4642      	mov	r2, r8
 8009dce:	4628      	mov	r0, r5
 8009dd0:	47b8      	blx	r7
 8009dd2:	3001      	adds	r0, #1
 8009dd4:	d1c0      	bne.n	8009d58 <_printf_float+0x300>
 8009dd6:	e69e      	b.n	8009b16 <_printf_float+0xbe>
 8009dd8:	2301      	movs	r3, #1
 8009dda:	4631      	mov	r1, r6
 8009ddc:	4628      	mov	r0, r5
 8009dde:	9205      	str	r2, [sp, #20]
 8009de0:	47b8      	blx	r7
 8009de2:	3001      	adds	r0, #1
 8009de4:	f43f ae97 	beq.w	8009b16 <_printf_float+0xbe>
 8009de8:	9a05      	ldr	r2, [sp, #20]
 8009dea:	f10b 0b01 	add.w	fp, fp, #1
 8009dee:	e7b9      	b.n	8009d64 <_printf_float+0x30c>
 8009df0:	ee18 3a10 	vmov	r3, s16
 8009df4:	4652      	mov	r2, sl
 8009df6:	4631      	mov	r1, r6
 8009df8:	4628      	mov	r0, r5
 8009dfa:	47b8      	blx	r7
 8009dfc:	3001      	adds	r0, #1
 8009dfe:	d1be      	bne.n	8009d7e <_printf_float+0x326>
 8009e00:	e689      	b.n	8009b16 <_printf_float+0xbe>
 8009e02:	9a05      	ldr	r2, [sp, #20]
 8009e04:	464b      	mov	r3, r9
 8009e06:	4442      	add	r2, r8
 8009e08:	4631      	mov	r1, r6
 8009e0a:	4628      	mov	r0, r5
 8009e0c:	47b8      	blx	r7
 8009e0e:	3001      	adds	r0, #1
 8009e10:	d1c1      	bne.n	8009d96 <_printf_float+0x33e>
 8009e12:	e680      	b.n	8009b16 <_printf_float+0xbe>
 8009e14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009e16:	2a01      	cmp	r2, #1
 8009e18:	dc01      	bgt.n	8009e1e <_printf_float+0x3c6>
 8009e1a:	07db      	lsls	r3, r3, #31
 8009e1c:	d53a      	bpl.n	8009e94 <_printf_float+0x43c>
 8009e1e:	2301      	movs	r3, #1
 8009e20:	4642      	mov	r2, r8
 8009e22:	4631      	mov	r1, r6
 8009e24:	4628      	mov	r0, r5
 8009e26:	47b8      	blx	r7
 8009e28:	3001      	adds	r0, #1
 8009e2a:	f43f ae74 	beq.w	8009b16 <_printf_float+0xbe>
 8009e2e:	ee18 3a10 	vmov	r3, s16
 8009e32:	4652      	mov	r2, sl
 8009e34:	4631      	mov	r1, r6
 8009e36:	4628      	mov	r0, r5
 8009e38:	47b8      	blx	r7
 8009e3a:	3001      	adds	r0, #1
 8009e3c:	f43f ae6b 	beq.w	8009b16 <_printf_float+0xbe>
 8009e40:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009e44:	2200      	movs	r2, #0
 8009e46:	2300      	movs	r3, #0
 8009e48:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009e4c:	f7f6 fe5c 	bl	8000b08 <__aeabi_dcmpeq>
 8009e50:	b9d8      	cbnz	r0, 8009e8a <_printf_float+0x432>
 8009e52:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009e56:	f108 0201 	add.w	r2, r8, #1
 8009e5a:	4631      	mov	r1, r6
 8009e5c:	4628      	mov	r0, r5
 8009e5e:	47b8      	blx	r7
 8009e60:	3001      	adds	r0, #1
 8009e62:	d10e      	bne.n	8009e82 <_printf_float+0x42a>
 8009e64:	e657      	b.n	8009b16 <_printf_float+0xbe>
 8009e66:	2301      	movs	r3, #1
 8009e68:	4652      	mov	r2, sl
 8009e6a:	4631      	mov	r1, r6
 8009e6c:	4628      	mov	r0, r5
 8009e6e:	47b8      	blx	r7
 8009e70:	3001      	adds	r0, #1
 8009e72:	f43f ae50 	beq.w	8009b16 <_printf_float+0xbe>
 8009e76:	f108 0801 	add.w	r8, r8, #1
 8009e7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e7c:	3b01      	subs	r3, #1
 8009e7e:	4543      	cmp	r3, r8
 8009e80:	dcf1      	bgt.n	8009e66 <_printf_float+0x40e>
 8009e82:	464b      	mov	r3, r9
 8009e84:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009e88:	e6da      	b.n	8009c40 <_printf_float+0x1e8>
 8009e8a:	f04f 0800 	mov.w	r8, #0
 8009e8e:	f104 0a1a 	add.w	sl, r4, #26
 8009e92:	e7f2      	b.n	8009e7a <_printf_float+0x422>
 8009e94:	2301      	movs	r3, #1
 8009e96:	4642      	mov	r2, r8
 8009e98:	e7df      	b.n	8009e5a <_printf_float+0x402>
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	464a      	mov	r2, r9
 8009e9e:	4631      	mov	r1, r6
 8009ea0:	4628      	mov	r0, r5
 8009ea2:	47b8      	blx	r7
 8009ea4:	3001      	adds	r0, #1
 8009ea6:	f43f ae36 	beq.w	8009b16 <_printf_float+0xbe>
 8009eaa:	f108 0801 	add.w	r8, r8, #1
 8009eae:	68e3      	ldr	r3, [r4, #12]
 8009eb0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009eb2:	1a5b      	subs	r3, r3, r1
 8009eb4:	4543      	cmp	r3, r8
 8009eb6:	dcf0      	bgt.n	8009e9a <_printf_float+0x442>
 8009eb8:	e6f8      	b.n	8009cac <_printf_float+0x254>
 8009eba:	f04f 0800 	mov.w	r8, #0
 8009ebe:	f104 0919 	add.w	r9, r4, #25
 8009ec2:	e7f4      	b.n	8009eae <_printf_float+0x456>

08009ec4 <_printf_common>:
 8009ec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ec8:	4616      	mov	r6, r2
 8009eca:	4699      	mov	r9, r3
 8009ecc:	688a      	ldr	r2, [r1, #8]
 8009ece:	690b      	ldr	r3, [r1, #16]
 8009ed0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009ed4:	4293      	cmp	r3, r2
 8009ed6:	bfb8      	it	lt
 8009ed8:	4613      	movlt	r3, r2
 8009eda:	6033      	str	r3, [r6, #0]
 8009edc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009ee0:	4607      	mov	r7, r0
 8009ee2:	460c      	mov	r4, r1
 8009ee4:	b10a      	cbz	r2, 8009eea <_printf_common+0x26>
 8009ee6:	3301      	adds	r3, #1
 8009ee8:	6033      	str	r3, [r6, #0]
 8009eea:	6823      	ldr	r3, [r4, #0]
 8009eec:	0699      	lsls	r1, r3, #26
 8009eee:	bf42      	ittt	mi
 8009ef0:	6833      	ldrmi	r3, [r6, #0]
 8009ef2:	3302      	addmi	r3, #2
 8009ef4:	6033      	strmi	r3, [r6, #0]
 8009ef6:	6825      	ldr	r5, [r4, #0]
 8009ef8:	f015 0506 	ands.w	r5, r5, #6
 8009efc:	d106      	bne.n	8009f0c <_printf_common+0x48>
 8009efe:	f104 0a19 	add.w	sl, r4, #25
 8009f02:	68e3      	ldr	r3, [r4, #12]
 8009f04:	6832      	ldr	r2, [r6, #0]
 8009f06:	1a9b      	subs	r3, r3, r2
 8009f08:	42ab      	cmp	r3, r5
 8009f0a:	dc26      	bgt.n	8009f5a <_printf_common+0x96>
 8009f0c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009f10:	1e13      	subs	r3, r2, #0
 8009f12:	6822      	ldr	r2, [r4, #0]
 8009f14:	bf18      	it	ne
 8009f16:	2301      	movne	r3, #1
 8009f18:	0692      	lsls	r2, r2, #26
 8009f1a:	d42b      	bmi.n	8009f74 <_printf_common+0xb0>
 8009f1c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009f20:	4649      	mov	r1, r9
 8009f22:	4638      	mov	r0, r7
 8009f24:	47c0      	blx	r8
 8009f26:	3001      	adds	r0, #1
 8009f28:	d01e      	beq.n	8009f68 <_printf_common+0xa4>
 8009f2a:	6823      	ldr	r3, [r4, #0]
 8009f2c:	6922      	ldr	r2, [r4, #16]
 8009f2e:	f003 0306 	and.w	r3, r3, #6
 8009f32:	2b04      	cmp	r3, #4
 8009f34:	bf02      	ittt	eq
 8009f36:	68e5      	ldreq	r5, [r4, #12]
 8009f38:	6833      	ldreq	r3, [r6, #0]
 8009f3a:	1aed      	subeq	r5, r5, r3
 8009f3c:	68a3      	ldr	r3, [r4, #8]
 8009f3e:	bf0c      	ite	eq
 8009f40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009f44:	2500      	movne	r5, #0
 8009f46:	4293      	cmp	r3, r2
 8009f48:	bfc4      	itt	gt
 8009f4a:	1a9b      	subgt	r3, r3, r2
 8009f4c:	18ed      	addgt	r5, r5, r3
 8009f4e:	2600      	movs	r6, #0
 8009f50:	341a      	adds	r4, #26
 8009f52:	42b5      	cmp	r5, r6
 8009f54:	d11a      	bne.n	8009f8c <_printf_common+0xc8>
 8009f56:	2000      	movs	r0, #0
 8009f58:	e008      	b.n	8009f6c <_printf_common+0xa8>
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	4652      	mov	r2, sl
 8009f5e:	4649      	mov	r1, r9
 8009f60:	4638      	mov	r0, r7
 8009f62:	47c0      	blx	r8
 8009f64:	3001      	adds	r0, #1
 8009f66:	d103      	bne.n	8009f70 <_printf_common+0xac>
 8009f68:	f04f 30ff 	mov.w	r0, #4294967295
 8009f6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f70:	3501      	adds	r5, #1
 8009f72:	e7c6      	b.n	8009f02 <_printf_common+0x3e>
 8009f74:	18e1      	adds	r1, r4, r3
 8009f76:	1c5a      	adds	r2, r3, #1
 8009f78:	2030      	movs	r0, #48	; 0x30
 8009f7a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009f7e:	4422      	add	r2, r4
 8009f80:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009f84:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009f88:	3302      	adds	r3, #2
 8009f8a:	e7c7      	b.n	8009f1c <_printf_common+0x58>
 8009f8c:	2301      	movs	r3, #1
 8009f8e:	4622      	mov	r2, r4
 8009f90:	4649      	mov	r1, r9
 8009f92:	4638      	mov	r0, r7
 8009f94:	47c0      	blx	r8
 8009f96:	3001      	adds	r0, #1
 8009f98:	d0e6      	beq.n	8009f68 <_printf_common+0xa4>
 8009f9a:	3601      	adds	r6, #1
 8009f9c:	e7d9      	b.n	8009f52 <_printf_common+0x8e>
	...

08009fa0 <_printf_i>:
 8009fa0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009fa4:	7e0f      	ldrb	r7, [r1, #24]
 8009fa6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009fa8:	2f78      	cmp	r7, #120	; 0x78
 8009faa:	4691      	mov	r9, r2
 8009fac:	4680      	mov	r8, r0
 8009fae:	460c      	mov	r4, r1
 8009fb0:	469a      	mov	sl, r3
 8009fb2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009fb6:	d807      	bhi.n	8009fc8 <_printf_i+0x28>
 8009fb8:	2f62      	cmp	r7, #98	; 0x62
 8009fba:	d80a      	bhi.n	8009fd2 <_printf_i+0x32>
 8009fbc:	2f00      	cmp	r7, #0
 8009fbe:	f000 80d4 	beq.w	800a16a <_printf_i+0x1ca>
 8009fc2:	2f58      	cmp	r7, #88	; 0x58
 8009fc4:	f000 80c0 	beq.w	800a148 <_printf_i+0x1a8>
 8009fc8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009fcc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009fd0:	e03a      	b.n	800a048 <_printf_i+0xa8>
 8009fd2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009fd6:	2b15      	cmp	r3, #21
 8009fd8:	d8f6      	bhi.n	8009fc8 <_printf_i+0x28>
 8009fda:	a101      	add	r1, pc, #4	; (adr r1, 8009fe0 <_printf_i+0x40>)
 8009fdc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009fe0:	0800a039 	.word	0x0800a039
 8009fe4:	0800a04d 	.word	0x0800a04d
 8009fe8:	08009fc9 	.word	0x08009fc9
 8009fec:	08009fc9 	.word	0x08009fc9
 8009ff0:	08009fc9 	.word	0x08009fc9
 8009ff4:	08009fc9 	.word	0x08009fc9
 8009ff8:	0800a04d 	.word	0x0800a04d
 8009ffc:	08009fc9 	.word	0x08009fc9
 800a000:	08009fc9 	.word	0x08009fc9
 800a004:	08009fc9 	.word	0x08009fc9
 800a008:	08009fc9 	.word	0x08009fc9
 800a00c:	0800a151 	.word	0x0800a151
 800a010:	0800a079 	.word	0x0800a079
 800a014:	0800a10b 	.word	0x0800a10b
 800a018:	08009fc9 	.word	0x08009fc9
 800a01c:	08009fc9 	.word	0x08009fc9
 800a020:	0800a173 	.word	0x0800a173
 800a024:	08009fc9 	.word	0x08009fc9
 800a028:	0800a079 	.word	0x0800a079
 800a02c:	08009fc9 	.word	0x08009fc9
 800a030:	08009fc9 	.word	0x08009fc9
 800a034:	0800a113 	.word	0x0800a113
 800a038:	682b      	ldr	r3, [r5, #0]
 800a03a:	1d1a      	adds	r2, r3, #4
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	602a      	str	r2, [r5, #0]
 800a040:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a044:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a048:	2301      	movs	r3, #1
 800a04a:	e09f      	b.n	800a18c <_printf_i+0x1ec>
 800a04c:	6820      	ldr	r0, [r4, #0]
 800a04e:	682b      	ldr	r3, [r5, #0]
 800a050:	0607      	lsls	r7, r0, #24
 800a052:	f103 0104 	add.w	r1, r3, #4
 800a056:	6029      	str	r1, [r5, #0]
 800a058:	d501      	bpl.n	800a05e <_printf_i+0xbe>
 800a05a:	681e      	ldr	r6, [r3, #0]
 800a05c:	e003      	b.n	800a066 <_printf_i+0xc6>
 800a05e:	0646      	lsls	r6, r0, #25
 800a060:	d5fb      	bpl.n	800a05a <_printf_i+0xba>
 800a062:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a066:	2e00      	cmp	r6, #0
 800a068:	da03      	bge.n	800a072 <_printf_i+0xd2>
 800a06a:	232d      	movs	r3, #45	; 0x2d
 800a06c:	4276      	negs	r6, r6
 800a06e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a072:	485a      	ldr	r0, [pc, #360]	; (800a1dc <_printf_i+0x23c>)
 800a074:	230a      	movs	r3, #10
 800a076:	e012      	b.n	800a09e <_printf_i+0xfe>
 800a078:	682b      	ldr	r3, [r5, #0]
 800a07a:	6820      	ldr	r0, [r4, #0]
 800a07c:	1d19      	adds	r1, r3, #4
 800a07e:	6029      	str	r1, [r5, #0]
 800a080:	0605      	lsls	r5, r0, #24
 800a082:	d501      	bpl.n	800a088 <_printf_i+0xe8>
 800a084:	681e      	ldr	r6, [r3, #0]
 800a086:	e002      	b.n	800a08e <_printf_i+0xee>
 800a088:	0641      	lsls	r1, r0, #25
 800a08a:	d5fb      	bpl.n	800a084 <_printf_i+0xe4>
 800a08c:	881e      	ldrh	r6, [r3, #0]
 800a08e:	4853      	ldr	r0, [pc, #332]	; (800a1dc <_printf_i+0x23c>)
 800a090:	2f6f      	cmp	r7, #111	; 0x6f
 800a092:	bf0c      	ite	eq
 800a094:	2308      	moveq	r3, #8
 800a096:	230a      	movne	r3, #10
 800a098:	2100      	movs	r1, #0
 800a09a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a09e:	6865      	ldr	r5, [r4, #4]
 800a0a0:	60a5      	str	r5, [r4, #8]
 800a0a2:	2d00      	cmp	r5, #0
 800a0a4:	bfa2      	ittt	ge
 800a0a6:	6821      	ldrge	r1, [r4, #0]
 800a0a8:	f021 0104 	bicge.w	r1, r1, #4
 800a0ac:	6021      	strge	r1, [r4, #0]
 800a0ae:	b90e      	cbnz	r6, 800a0b4 <_printf_i+0x114>
 800a0b0:	2d00      	cmp	r5, #0
 800a0b2:	d04b      	beq.n	800a14c <_printf_i+0x1ac>
 800a0b4:	4615      	mov	r5, r2
 800a0b6:	fbb6 f1f3 	udiv	r1, r6, r3
 800a0ba:	fb03 6711 	mls	r7, r3, r1, r6
 800a0be:	5dc7      	ldrb	r7, [r0, r7]
 800a0c0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a0c4:	4637      	mov	r7, r6
 800a0c6:	42bb      	cmp	r3, r7
 800a0c8:	460e      	mov	r6, r1
 800a0ca:	d9f4      	bls.n	800a0b6 <_printf_i+0x116>
 800a0cc:	2b08      	cmp	r3, #8
 800a0ce:	d10b      	bne.n	800a0e8 <_printf_i+0x148>
 800a0d0:	6823      	ldr	r3, [r4, #0]
 800a0d2:	07de      	lsls	r6, r3, #31
 800a0d4:	d508      	bpl.n	800a0e8 <_printf_i+0x148>
 800a0d6:	6923      	ldr	r3, [r4, #16]
 800a0d8:	6861      	ldr	r1, [r4, #4]
 800a0da:	4299      	cmp	r1, r3
 800a0dc:	bfde      	ittt	le
 800a0de:	2330      	movle	r3, #48	; 0x30
 800a0e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a0e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a0e8:	1b52      	subs	r2, r2, r5
 800a0ea:	6122      	str	r2, [r4, #16]
 800a0ec:	f8cd a000 	str.w	sl, [sp]
 800a0f0:	464b      	mov	r3, r9
 800a0f2:	aa03      	add	r2, sp, #12
 800a0f4:	4621      	mov	r1, r4
 800a0f6:	4640      	mov	r0, r8
 800a0f8:	f7ff fee4 	bl	8009ec4 <_printf_common>
 800a0fc:	3001      	adds	r0, #1
 800a0fe:	d14a      	bne.n	800a196 <_printf_i+0x1f6>
 800a100:	f04f 30ff 	mov.w	r0, #4294967295
 800a104:	b004      	add	sp, #16
 800a106:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a10a:	6823      	ldr	r3, [r4, #0]
 800a10c:	f043 0320 	orr.w	r3, r3, #32
 800a110:	6023      	str	r3, [r4, #0]
 800a112:	4833      	ldr	r0, [pc, #204]	; (800a1e0 <_printf_i+0x240>)
 800a114:	2778      	movs	r7, #120	; 0x78
 800a116:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a11a:	6823      	ldr	r3, [r4, #0]
 800a11c:	6829      	ldr	r1, [r5, #0]
 800a11e:	061f      	lsls	r7, r3, #24
 800a120:	f851 6b04 	ldr.w	r6, [r1], #4
 800a124:	d402      	bmi.n	800a12c <_printf_i+0x18c>
 800a126:	065f      	lsls	r7, r3, #25
 800a128:	bf48      	it	mi
 800a12a:	b2b6      	uxthmi	r6, r6
 800a12c:	07df      	lsls	r7, r3, #31
 800a12e:	bf48      	it	mi
 800a130:	f043 0320 	orrmi.w	r3, r3, #32
 800a134:	6029      	str	r1, [r5, #0]
 800a136:	bf48      	it	mi
 800a138:	6023      	strmi	r3, [r4, #0]
 800a13a:	b91e      	cbnz	r6, 800a144 <_printf_i+0x1a4>
 800a13c:	6823      	ldr	r3, [r4, #0]
 800a13e:	f023 0320 	bic.w	r3, r3, #32
 800a142:	6023      	str	r3, [r4, #0]
 800a144:	2310      	movs	r3, #16
 800a146:	e7a7      	b.n	800a098 <_printf_i+0xf8>
 800a148:	4824      	ldr	r0, [pc, #144]	; (800a1dc <_printf_i+0x23c>)
 800a14a:	e7e4      	b.n	800a116 <_printf_i+0x176>
 800a14c:	4615      	mov	r5, r2
 800a14e:	e7bd      	b.n	800a0cc <_printf_i+0x12c>
 800a150:	682b      	ldr	r3, [r5, #0]
 800a152:	6826      	ldr	r6, [r4, #0]
 800a154:	6961      	ldr	r1, [r4, #20]
 800a156:	1d18      	adds	r0, r3, #4
 800a158:	6028      	str	r0, [r5, #0]
 800a15a:	0635      	lsls	r5, r6, #24
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	d501      	bpl.n	800a164 <_printf_i+0x1c4>
 800a160:	6019      	str	r1, [r3, #0]
 800a162:	e002      	b.n	800a16a <_printf_i+0x1ca>
 800a164:	0670      	lsls	r0, r6, #25
 800a166:	d5fb      	bpl.n	800a160 <_printf_i+0x1c0>
 800a168:	8019      	strh	r1, [r3, #0]
 800a16a:	2300      	movs	r3, #0
 800a16c:	6123      	str	r3, [r4, #16]
 800a16e:	4615      	mov	r5, r2
 800a170:	e7bc      	b.n	800a0ec <_printf_i+0x14c>
 800a172:	682b      	ldr	r3, [r5, #0]
 800a174:	1d1a      	adds	r2, r3, #4
 800a176:	602a      	str	r2, [r5, #0]
 800a178:	681d      	ldr	r5, [r3, #0]
 800a17a:	6862      	ldr	r2, [r4, #4]
 800a17c:	2100      	movs	r1, #0
 800a17e:	4628      	mov	r0, r5
 800a180:	f7f6 f846 	bl	8000210 <memchr>
 800a184:	b108      	cbz	r0, 800a18a <_printf_i+0x1ea>
 800a186:	1b40      	subs	r0, r0, r5
 800a188:	6060      	str	r0, [r4, #4]
 800a18a:	6863      	ldr	r3, [r4, #4]
 800a18c:	6123      	str	r3, [r4, #16]
 800a18e:	2300      	movs	r3, #0
 800a190:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a194:	e7aa      	b.n	800a0ec <_printf_i+0x14c>
 800a196:	6923      	ldr	r3, [r4, #16]
 800a198:	462a      	mov	r2, r5
 800a19a:	4649      	mov	r1, r9
 800a19c:	4640      	mov	r0, r8
 800a19e:	47d0      	blx	sl
 800a1a0:	3001      	adds	r0, #1
 800a1a2:	d0ad      	beq.n	800a100 <_printf_i+0x160>
 800a1a4:	6823      	ldr	r3, [r4, #0]
 800a1a6:	079b      	lsls	r3, r3, #30
 800a1a8:	d413      	bmi.n	800a1d2 <_printf_i+0x232>
 800a1aa:	68e0      	ldr	r0, [r4, #12]
 800a1ac:	9b03      	ldr	r3, [sp, #12]
 800a1ae:	4298      	cmp	r0, r3
 800a1b0:	bfb8      	it	lt
 800a1b2:	4618      	movlt	r0, r3
 800a1b4:	e7a6      	b.n	800a104 <_printf_i+0x164>
 800a1b6:	2301      	movs	r3, #1
 800a1b8:	4632      	mov	r2, r6
 800a1ba:	4649      	mov	r1, r9
 800a1bc:	4640      	mov	r0, r8
 800a1be:	47d0      	blx	sl
 800a1c0:	3001      	adds	r0, #1
 800a1c2:	d09d      	beq.n	800a100 <_printf_i+0x160>
 800a1c4:	3501      	adds	r5, #1
 800a1c6:	68e3      	ldr	r3, [r4, #12]
 800a1c8:	9903      	ldr	r1, [sp, #12]
 800a1ca:	1a5b      	subs	r3, r3, r1
 800a1cc:	42ab      	cmp	r3, r5
 800a1ce:	dcf2      	bgt.n	800a1b6 <_printf_i+0x216>
 800a1d0:	e7eb      	b.n	800a1aa <_printf_i+0x20a>
 800a1d2:	2500      	movs	r5, #0
 800a1d4:	f104 0619 	add.w	r6, r4, #25
 800a1d8:	e7f5      	b.n	800a1c6 <_printf_i+0x226>
 800a1da:	bf00      	nop
 800a1dc:	0800d21b 	.word	0x0800d21b
 800a1e0:	0800d22c 	.word	0x0800d22c

0800a1e4 <std>:
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	b510      	push	{r4, lr}
 800a1e8:	4604      	mov	r4, r0
 800a1ea:	e9c0 3300 	strd	r3, r3, [r0]
 800a1ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a1f2:	6083      	str	r3, [r0, #8]
 800a1f4:	8181      	strh	r1, [r0, #12]
 800a1f6:	6643      	str	r3, [r0, #100]	; 0x64
 800a1f8:	81c2      	strh	r2, [r0, #14]
 800a1fa:	6183      	str	r3, [r0, #24]
 800a1fc:	4619      	mov	r1, r3
 800a1fe:	2208      	movs	r2, #8
 800a200:	305c      	adds	r0, #92	; 0x5c
 800a202:	f000 f94d 	bl	800a4a0 <memset>
 800a206:	4b0d      	ldr	r3, [pc, #52]	; (800a23c <std+0x58>)
 800a208:	6263      	str	r3, [r4, #36]	; 0x24
 800a20a:	4b0d      	ldr	r3, [pc, #52]	; (800a240 <std+0x5c>)
 800a20c:	62a3      	str	r3, [r4, #40]	; 0x28
 800a20e:	4b0d      	ldr	r3, [pc, #52]	; (800a244 <std+0x60>)
 800a210:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a212:	4b0d      	ldr	r3, [pc, #52]	; (800a248 <std+0x64>)
 800a214:	6323      	str	r3, [r4, #48]	; 0x30
 800a216:	4b0d      	ldr	r3, [pc, #52]	; (800a24c <std+0x68>)
 800a218:	6224      	str	r4, [r4, #32]
 800a21a:	429c      	cmp	r4, r3
 800a21c:	d006      	beq.n	800a22c <std+0x48>
 800a21e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800a222:	4294      	cmp	r4, r2
 800a224:	d002      	beq.n	800a22c <std+0x48>
 800a226:	33d0      	adds	r3, #208	; 0xd0
 800a228:	429c      	cmp	r4, r3
 800a22a:	d105      	bne.n	800a238 <std+0x54>
 800a22c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a230:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a234:	f000 b9c2 	b.w	800a5bc <__retarget_lock_init_recursive>
 800a238:	bd10      	pop	{r4, pc}
 800a23a:	bf00      	nop
 800a23c:	0800a3a9 	.word	0x0800a3a9
 800a240:	0800a3cb 	.word	0x0800a3cb
 800a244:	0800a403 	.word	0x0800a403
 800a248:	0800a427 	.word	0x0800a427
 800a24c:	2000055c 	.word	0x2000055c

0800a250 <stdio_exit_handler>:
 800a250:	4a02      	ldr	r2, [pc, #8]	; (800a25c <stdio_exit_handler+0xc>)
 800a252:	4903      	ldr	r1, [pc, #12]	; (800a260 <stdio_exit_handler+0x10>)
 800a254:	4803      	ldr	r0, [pc, #12]	; (800a264 <stdio_exit_handler+0x14>)
 800a256:	f000 b869 	b.w	800a32c <_fwalk_sglue>
 800a25a:	bf00      	nop
 800a25c:	20000088 	.word	0x20000088
 800a260:	0800c8e9 	.word	0x0800c8e9
 800a264:	20000200 	.word	0x20000200

0800a268 <cleanup_stdio>:
 800a268:	6841      	ldr	r1, [r0, #4]
 800a26a:	4b0c      	ldr	r3, [pc, #48]	; (800a29c <cleanup_stdio+0x34>)
 800a26c:	4299      	cmp	r1, r3
 800a26e:	b510      	push	{r4, lr}
 800a270:	4604      	mov	r4, r0
 800a272:	d001      	beq.n	800a278 <cleanup_stdio+0x10>
 800a274:	f002 fb38 	bl	800c8e8 <_fflush_r>
 800a278:	68a1      	ldr	r1, [r4, #8]
 800a27a:	4b09      	ldr	r3, [pc, #36]	; (800a2a0 <cleanup_stdio+0x38>)
 800a27c:	4299      	cmp	r1, r3
 800a27e:	d002      	beq.n	800a286 <cleanup_stdio+0x1e>
 800a280:	4620      	mov	r0, r4
 800a282:	f002 fb31 	bl	800c8e8 <_fflush_r>
 800a286:	68e1      	ldr	r1, [r4, #12]
 800a288:	4b06      	ldr	r3, [pc, #24]	; (800a2a4 <cleanup_stdio+0x3c>)
 800a28a:	4299      	cmp	r1, r3
 800a28c:	d004      	beq.n	800a298 <cleanup_stdio+0x30>
 800a28e:	4620      	mov	r0, r4
 800a290:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a294:	f002 bb28 	b.w	800c8e8 <_fflush_r>
 800a298:	bd10      	pop	{r4, pc}
 800a29a:	bf00      	nop
 800a29c:	2000055c 	.word	0x2000055c
 800a2a0:	200005c4 	.word	0x200005c4
 800a2a4:	2000062c 	.word	0x2000062c

0800a2a8 <global_stdio_init.part.0>:
 800a2a8:	b510      	push	{r4, lr}
 800a2aa:	4b0b      	ldr	r3, [pc, #44]	; (800a2d8 <global_stdio_init.part.0+0x30>)
 800a2ac:	4c0b      	ldr	r4, [pc, #44]	; (800a2dc <global_stdio_init.part.0+0x34>)
 800a2ae:	4a0c      	ldr	r2, [pc, #48]	; (800a2e0 <global_stdio_init.part.0+0x38>)
 800a2b0:	601a      	str	r2, [r3, #0]
 800a2b2:	4620      	mov	r0, r4
 800a2b4:	2200      	movs	r2, #0
 800a2b6:	2104      	movs	r1, #4
 800a2b8:	f7ff ff94 	bl	800a1e4 <std>
 800a2bc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a2c0:	2201      	movs	r2, #1
 800a2c2:	2109      	movs	r1, #9
 800a2c4:	f7ff ff8e 	bl	800a1e4 <std>
 800a2c8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a2cc:	2202      	movs	r2, #2
 800a2ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2d2:	2112      	movs	r1, #18
 800a2d4:	f7ff bf86 	b.w	800a1e4 <std>
 800a2d8:	20000694 	.word	0x20000694
 800a2dc:	2000055c 	.word	0x2000055c
 800a2e0:	0800a251 	.word	0x0800a251

0800a2e4 <__sfp_lock_acquire>:
 800a2e4:	4801      	ldr	r0, [pc, #4]	; (800a2ec <__sfp_lock_acquire+0x8>)
 800a2e6:	f000 b96a 	b.w	800a5be <__retarget_lock_acquire_recursive>
 800a2ea:	bf00      	nop
 800a2ec:	2000069d 	.word	0x2000069d

0800a2f0 <__sfp_lock_release>:
 800a2f0:	4801      	ldr	r0, [pc, #4]	; (800a2f8 <__sfp_lock_release+0x8>)
 800a2f2:	f000 b965 	b.w	800a5c0 <__retarget_lock_release_recursive>
 800a2f6:	bf00      	nop
 800a2f8:	2000069d 	.word	0x2000069d

0800a2fc <__sinit>:
 800a2fc:	b510      	push	{r4, lr}
 800a2fe:	4604      	mov	r4, r0
 800a300:	f7ff fff0 	bl	800a2e4 <__sfp_lock_acquire>
 800a304:	6a23      	ldr	r3, [r4, #32]
 800a306:	b11b      	cbz	r3, 800a310 <__sinit+0x14>
 800a308:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a30c:	f7ff bff0 	b.w	800a2f0 <__sfp_lock_release>
 800a310:	4b04      	ldr	r3, [pc, #16]	; (800a324 <__sinit+0x28>)
 800a312:	6223      	str	r3, [r4, #32]
 800a314:	4b04      	ldr	r3, [pc, #16]	; (800a328 <__sinit+0x2c>)
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d1f5      	bne.n	800a308 <__sinit+0xc>
 800a31c:	f7ff ffc4 	bl	800a2a8 <global_stdio_init.part.0>
 800a320:	e7f2      	b.n	800a308 <__sinit+0xc>
 800a322:	bf00      	nop
 800a324:	0800a269 	.word	0x0800a269
 800a328:	20000694 	.word	0x20000694

0800a32c <_fwalk_sglue>:
 800a32c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a330:	4607      	mov	r7, r0
 800a332:	4688      	mov	r8, r1
 800a334:	4614      	mov	r4, r2
 800a336:	2600      	movs	r6, #0
 800a338:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a33c:	f1b9 0901 	subs.w	r9, r9, #1
 800a340:	d505      	bpl.n	800a34e <_fwalk_sglue+0x22>
 800a342:	6824      	ldr	r4, [r4, #0]
 800a344:	2c00      	cmp	r4, #0
 800a346:	d1f7      	bne.n	800a338 <_fwalk_sglue+0xc>
 800a348:	4630      	mov	r0, r6
 800a34a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a34e:	89ab      	ldrh	r3, [r5, #12]
 800a350:	2b01      	cmp	r3, #1
 800a352:	d907      	bls.n	800a364 <_fwalk_sglue+0x38>
 800a354:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a358:	3301      	adds	r3, #1
 800a35a:	d003      	beq.n	800a364 <_fwalk_sglue+0x38>
 800a35c:	4629      	mov	r1, r5
 800a35e:	4638      	mov	r0, r7
 800a360:	47c0      	blx	r8
 800a362:	4306      	orrs	r6, r0
 800a364:	3568      	adds	r5, #104	; 0x68
 800a366:	e7e9      	b.n	800a33c <_fwalk_sglue+0x10>

0800a368 <siprintf>:
 800a368:	b40e      	push	{r1, r2, r3}
 800a36a:	b500      	push	{lr}
 800a36c:	b09c      	sub	sp, #112	; 0x70
 800a36e:	ab1d      	add	r3, sp, #116	; 0x74
 800a370:	9002      	str	r0, [sp, #8]
 800a372:	9006      	str	r0, [sp, #24]
 800a374:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a378:	4809      	ldr	r0, [pc, #36]	; (800a3a0 <siprintf+0x38>)
 800a37a:	9107      	str	r1, [sp, #28]
 800a37c:	9104      	str	r1, [sp, #16]
 800a37e:	4909      	ldr	r1, [pc, #36]	; (800a3a4 <siprintf+0x3c>)
 800a380:	f853 2b04 	ldr.w	r2, [r3], #4
 800a384:	9105      	str	r1, [sp, #20]
 800a386:	6800      	ldr	r0, [r0, #0]
 800a388:	9301      	str	r3, [sp, #4]
 800a38a:	a902      	add	r1, sp, #8
 800a38c:	f002 f928 	bl	800c5e0 <_svfiprintf_r>
 800a390:	9b02      	ldr	r3, [sp, #8]
 800a392:	2200      	movs	r2, #0
 800a394:	701a      	strb	r2, [r3, #0]
 800a396:	b01c      	add	sp, #112	; 0x70
 800a398:	f85d eb04 	ldr.w	lr, [sp], #4
 800a39c:	b003      	add	sp, #12
 800a39e:	4770      	bx	lr
 800a3a0:	2000024c 	.word	0x2000024c
 800a3a4:	ffff0208 	.word	0xffff0208

0800a3a8 <__sread>:
 800a3a8:	b510      	push	{r4, lr}
 800a3aa:	460c      	mov	r4, r1
 800a3ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3b0:	f000 f8b6 	bl	800a520 <_read_r>
 800a3b4:	2800      	cmp	r0, #0
 800a3b6:	bfab      	itete	ge
 800a3b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a3ba:	89a3      	ldrhlt	r3, [r4, #12]
 800a3bc:	181b      	addge	r3, r3, r0
 800a3be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a3c2:	bfac      	ite	ge
 800a3c4:	6563      	strge	r3, [r4, #84]	; 0x54
 800a3c6:	81a3      	strhlt	r3, [r4, #12]
 800a3c8:	bd10      	pop	{r4, pc}

0800a3ca <__swrite>:
 800a3ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3ce:	461f      	mov	r7, r3
 800a3d0:	898b      	ldrh	r3, [r1, #12]
 800a3d2:	05db      	lsls	r3, r3, #23
 800a3d4:	4605      	mov	r5, r0
 800a3d6:	460c      	mov	r4, r1
 800a3d8:	4616      	mov	r6, r2
 800a3da:	d505      	bpl.n	800a3e8 <__swrite+0x1e>
 800a3dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3e0:	2302      	movs	r3, #2
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	f000 f88a 	bl	800a4fc <_lseek_r>
 800a3e8:	89a3      	ldrh	r3, [r4, #12]
 800a3ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a3ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a3f2:	81a3      	strh	r3, [r4, #12]
 800a3f4:	4632      	mov	r2, r6
 800a3f6:	463b      	mov	r3, r7
 800a3f8:	4628      	mov	r0, r5
 800a3fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a3fe:	f000 b8a1 	b.w	800a544 <_write_r>

0800a402 <__sseek>:
 800a402:	b510      	push	{r4, lr}
 800a404:	460c      	mov	r4, r1
 800a406:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a40a:	f000 f877 	bl	800a4fc <_lseek_r>
 800a40e:	1c43      	adds	r3, r0, #1
 800a410:	89a3      	ldrh	r3, [r4, #12]
 800a412:	bf15      	itete	ne
 800a414:	6560      	strne	r0, [r4, #84]	; 0x54
 800a416:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a41a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a41e:	81a3      	strheq	r3, [r4, #12]
 800a420:	bf18      	it	ne
 800a422:	81a3      	strhne	r3, [r4, #12]
 800a424:	bd10      	pop	{r4, pc}

0800a426 <__sclose>:
 800a426:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a42a:	f000 b857 	b.w	800a4dc <_close_r>

0800a42e <_vsniprintf_r>:
 800a42e:	b530      	push	{r4, r5, lr}
 800a430:	4614      	mov	r4, r2
 800a432:	2c00      	cmp	r4, #0
 800a434:	b09b      	sub	sp, #108	; 0x6c
 800a436:	4605      	mov	r5, r0
 800a438:	461a      	mov	r2, r3
 800a43a:	da05      	bge.n	800a448 <_vsniprintf_r+0x1a>
 800a43c:	238b      	movs	r3, #139	; 0x8b
 800a43e:	6003      	str	r3, [r0, #0]
 800a440:	f04f 30ff 	mov.w	r0, #4294967295
 800a444:	b01b      	add	sp, #108	; 0x6c
 800a446:	bd30      	pop	{r4, r5, pc}
 800a448:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a44c:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a450:	bf14      	ite	ne
 800a452:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a456:	4623      	moveq	r3, r4
 800a458:	9302      	str	r3, [sp, #8]
 800a45a:	9305      	str	r3, [sp, #20]
 800a45c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a460:	9100      	str	r1, [sp, #0]
 800a462:	9104      	str	r1, [sp, #16]
 800a464:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a468:	4669      	mov	r1, sp
 800a46a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a46c:	f002 f8b8 	bl	800c5e0 <_svfiprintf_r>
 800a470:	1c43      	adds	r3, r0, #1
 800a472:	bfbc      	itt	lt
 800a474:	238b      	movlt	r3, #139	; 0x8b
 800a476:	602b      	strlt	r3, [r5, #0]
 800a478:	2c00      	cmp	r4, #0
 800a47a:	d0e3      	beq.n	800a444 <_vsniprintf_r+0x16>
 800a47c:	9b00      	ldr	r3, [sp, #0]
 800a47e:	2200      	movs	r2, #0
 800a480:	701a      	strb	r2, [r3, #0]
 800a482:	e7df      	b.n	800a444 <_vsniprintf_r+0x16>

0800a484 <vsniprintf>:
 800a484:	b507      	push	{r0, r1, r2, lr}
 800a486:	9300      	str	r3, [sp, #0]
 800a488:	4613      	mov	r3, r2
 800a48a:	460a      	mov	r2, r1
 800a48c:	4601      	mov	r1, r0
 800a48e:	4803      	ldr	r0, [pc, #12]	; (800a49c <vsniprintf+0x18>)
 800a490:	6800      	ldr	r0, [r0, #0]
 800a492:	f7ff ffcc 	bl	800a42e <_vsniprintf_r>
 800a496:	b003      	add	sp, #12
 800a498:	f85d fb04 	ldr.w	pc, [sp], #4
 800a49c:	2000024c 	.word	0x2000024c

0800a4a0 <memset>:
 800a4a0:	4402      	add	r2, r0
 800a4a2:	4603      	mov	r3, r0
 800a4a4:	4293      	cmp	r3, r2
 800a4a6:	d100      	bne.n	800a4aa <memset+0xa>
 800a4a8:	4770      	bx	lr
 800a4aa:	f803 1b01 	strb.w	r1, [r3], #1
 800a4ae:	e7f9      	b.n	800a4a4 <memset+0x4>

0800a4b0 <strncmp>:
 800a4b0:	b510      	push	{r4, lr}
 800a4b2:	b16a      	cbz	r2, 800a4d0 <strncmp+0x20>
 800a4b4:	3901      	subs	r1, #1
 800a4b6:	1884      	adds	r4, r0, r2
 800a4b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a4bc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a4c0:	429a      	cmp	r2, r3
 800a4c2:	d103      	bne.n	800a4cc <strncmp+0x1c>
 800a4c4:	42a0      	cmp	r0, r4
 800a4c6:	d001      	beq.n	800a4cc <strncmp+0x1c>
 800a4c8:	2a00      	cmp	r2, #0
 800a4ca:	d1f5      	bne.n	800a4b8 <strncmp+0x8>
 800a4cc:	1ad0      	subs	r0, r2, r3
 800a4ce:	bd10      	pop	{r4, pc}
 800a4d0:	4610      	mov	r0, r2
 800a4d2:	e7fc      	b.n	800a4ce <strncmp+0x1e>

0800a4d4 <_localeconv_r>:
 800a4d4:	4800      	ldr	r0, [pc, #0]	; (800a4d8 <_localeconv_r+0x4>)
 800a4d6:	4770      	bx	lr
 800a4d8:	20000184 	.word	0x20000184

0800a4dc <_close_r>:
 800a4dc:	b538      	push	{r3, r4, r5, lr}
 800a4de:	4d06      	ldr	r5, [pc, #24]	; (800a4f8 <_close_r+0x1c>)
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	4604      	mov	r4, r0
 800a4e4:	4608      	mov	r0, r1
 800a4e6:	602b      	str	r3, [r5, #0]
 800a4e8:	f7f8 feaf 	bl	800324a <_close>
 800a4ec:	1c43      	adds	r3, r0, #1
 800a4ee:	d102      	bne.n	800a4f6 <_close_r+0x1a>
 800a4f0:	682b      	ldr	r3, [r5, #0]
 800a4f2:	b103      	cbz	r3, 800a4f6 <_close_r+0x1a>
 800a4f4:	6023      	str	r3, [r4, #0]
 800a4f6:	bd38      	pop	{r3, r4, r5, pc}
 800a4f8:	20000698 	.word	0x20000698

0800a4fc <_lseek_r>:
 800a4fc:	b538      	push	{r3, r4, r5, lr}
 800a4fe:	4d07      	ldr	r5, [pc, #28]	; (800a51c <_lseek_r+0x20>)
 800a500:	4604      	mov	r4, r0
 800a502:	4608      	mov	r0, r1
 800a504:	4611      	mov	r1, r2
 800a506:	2200      	movs	r2, #0
 800a508:	602a      	str	r2, [r5, #0]
 800a50a:	461a      	mov	r2, r3
 800a50c:	f7f8 fec4 	bl	8003298 <_lseek>
 800a510:	1c43      	adds	r3, r0, #1
 800a512:	d102      	bne.n	800a51a <_lseek_r+0x1e>
 800a514:	682b      	ldr	r3, [r5, #0]
 800a516:	b103      	cbz	r3, 800a51a <_lseek_r+0x1e>
 800a518:	6023      	str	r3, [r4, #0]
 800a51a:	bd38      	pop	{r3, r4, r5, pc}
 800a51c:	20000698 	.word	0x20000698

0800a520 <_read_r>:
 800a520:	b538      	push	{r3, r4, r5, lr}
 800a522:	4d07      	ldr	r5, [pc, #28]	; (800a540 <_read_r+0x20>)
 800a524:	4604      	mov	r4, r0
 800a526:	4608      	mov	r0, r1
 800a528:	4611      	mov	r1, r2
 800a52a:	2200      	movs	r2, #0
 800a52c:	602a      	str	r2, [r5, #0]
 800a52e:	461a      	mov	r2, r3
 800a530:	f7f8 fe52 	bl	80031d8 <_read>
 800a534:	1c43      	adds	r3, r0, #1
 800a536:	d102      	bne.n	800a53e <_read_r+0x1e>
 800a538:	682b      	ldr	r3, [r5, #0]
 800a53a:	b103      	cbz	r3, 800a53e <_read_r+0x1e>
 800a53c:	6023      	str	r3, [r4, #0]
 800a53e:	bd38      	pop	{r3, r4, r5, pc}
 800a540:	20000698 	.word	0x20000698

0800a544 <_write_r>:
 800a544:	b538      	push	{r3, r4, r5, lr}
 800a546:	4d07      	ldr	r5, [pc, #28]	; (800a564 <_write_r+0x20>)
 800a548:	4604      	mov	r4, r0
 800a54a:	4608      	mov	r0, r1
 800a54c:	4611      	mov	r1, r2
 800a54e:	2200      	movs	r2, #0
 800a550:	602a      	str	r2, [r5, #0]
 800a552:	461a      	mov	r2, r3
 800a554:	f7f8 fe5d 	bl	8003212 <_write>
 800a558:	1c43      	adds	r3, r0, #1
 800a55a:	d102      	bne.n	800a562 <_write_r+0x1e>
 800a55c:	682b      	ldr	r3, [r5, #0]
 800a55e:	b103      	cbz	r3, 800a562 <_write_r+0x1e>
 800a560:	6023      	str	r3, [r4, #0]
 800a562:	bd38      	pop	{r3, r4, r5, pc}
 800a564:	20000698 	.word	0x20000698

0800a568 <__errno>:
 800a568:	4b01      	ldr	r3, [pc, #4]	; (800a570 <__errno+0x8>)
 800a56a:	6818      	ldr	r0, [r3, #0]
 800a56c:	4770      	bx	lr
 800a56e:	bf00      	nop
 800a570:	2000024c 	.word	0x2000024c

0800a574 <__libc_init_array>:
 800a574:	b570      	push	{r4, r5, r6, lr}
 800a576:	4d0d      	ldr	r5, [pc, #52]	; (800a5ac <__libc_init_array+0x38>)
 800a578:	4c0d      	ldr	r4, [pc, #52]	; (800a5b0 <__libc_init_array+0x3c>)
 800a57a:	1b64      	subs	r4, r4, r5
 800a57c:	10a4      	asrs	r4, r4, #2
 800a57e:	2600      	movs	r6, #0
 800a580:	42a6      	cmp	r6, r4
 800a582:	d109      	bne.n	800a598 <__libc_init_array+0x24>
 800a584:	4d0b      	ldr	r5, [pc, #44]	; (800a5b4 <__libc_init_array+0x40>)
 800a586:	4c0c      	ldr	r4, [pc, #48]	; (800a5b8 <__libc_init_array+0x44>)
 800a588:	f002 fd26 	bl	800cfd8 <_init>
 800a58c:	1b64      	subs	r4, r4, r5
 800a58e:	10a4      	asrs	r4, r4, #2
 800a590:	2600      	movs	r6, #0
 800a592:	42a6      	cmp	r6, r4
 800a594:	d105      	bne.n	800a5a2 <__libc_init_array+0x2e>
 800a596:	bd70      	pop	{r4, r5, r6, pc}
 800a598:	f855 3b04 	ldr.w	r3, [r5], #4
 800a59c:	4798      	blx	r3
 800a59e:	3601      	adds	r6, #1
 800a5a0:	e7ee      	b.n	800a580 <__libc_init_array+0xc>
 800a5a2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5a6:	4798      	blx	r3
 800a5a8:	3601      	adds	r6, #1
 800a5aa:	e7f2      	b.n	800a592 <__libc_init_array+0x1e>
 800a5ac:	0800d4e4 	.word	0x0800d4e4
 800a5b0:	0800d4e4 	.word	0x0800d4e4
 800a5b4:	0800d4e4 	.word	0x0800d4e4
 800a5b8:	0800d4e8 	.word	0x0800d4e8

0800a5bc <__retarget_lock_init_recursive>:
 800a5bc:	4770      	bx	lr

0800a5be <__retarget_lock_acquire_recursive>:
 800a5be:	4770      	bx	lr

0800a5c0 <__retarget_lock_release_recursive>:
 800a5c0:	4770      	bx	lr

0800a5c2 <memcpy>:
 800a5c2:	440a      	add	r2, r1
 800a5c4:	4291      	cmp	r1, r2
 800a5c6:	f100 33ff 	add.w	r3, r0, #4294967295
 800a5ca:	d100      	bne.n	800a5ce <memcpy+0xc>
 800a5cc:	4770      	bx	lr
 800a5ce:	b510      	push	{r4, lr}
 800a5d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a5d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a5d8:	4291      	cmp	r1, r2
 800a5da:	d1f9      	bne.n	800a5d0 <memcpy+0xe>
 800a5dc:	bd10      	pop	{r4, pc}
	...

0800a5e0 <nan>:
 800a5e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a5e8 <nan+0x8>
 800a5e4:	4770      	bx	lr
 800a5e6:	bf00      	nop
 800a5e8:	00000000 	.word	0x00000000
 800a5ec:	7ff80000 	.word	0x7ff80000

0800a5f0 <quorem>:
 800a5f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5f4:	6903      	ldr	r3, [r0, #16]
 800a5f6:	690c      	ldr	r4, [r1, #16]
 800a5f8:	42a3      	cmp	r3, r4
 800a5fa:	4607      	mov	r7, r0
 800a5fc:	db7e      	blt.n	800a6fc <quorem+0x10c>
 800a5fe:	3c01      	subs	r4, #1
 800a600:	f101 0814 	add.w	r8, r1, #20
 800a604:	f100 0514 	add.w	r5, r0, #20
 800a608:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a60c:	9301      	str	r3, [sp, #4]
 800a60e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a612:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a616:	3301      	adds	r3, #1
 800a618:	429a      	cmp	r2, r3
 800a61a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a61e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a622:	fbb2 f6f3 	udiv	r6, r2, r3
 800a626:	d331      	bcc.n	800a68c <quorem+0x9c>
 800a628:	f04f 0e00 	mov.w	lr, #0
 800a62c:	4640      	mov	r0, r8
 800a62e:	46ac      	mov	ip, r5
 800a630:	46f2      	mov	sl, lr
 800a632:	f850 2b04 	ldr.w	r2, [r0], #4
 800a636:	b293      	uxth	r3, r2
 800a638:	fb06 e303 	mla	r3, r6, r3, lr
 800a63c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a640:	0c1a      	lsrs	r2, r3, #16
 800a642:	b29b      	uxth	r3, r3
 800a644:	ebaa 0303 	sub.w	r3, sl, r3
 800a648:	f8dc a000 	ldr.w	sl, [ip]
 800a64c:	fa13 f38a 	uxtah	r3, r3, sl
 800a650:	fb06 220e 	mla	r2, r6, lr, r2
 800a654:	9300      	str	r3, [sp, #0]
 800a656:	9b00      	ldr	r3, [sp, #0]
 800a658:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a65c:	b292      	uxth	r2, r2
 800a65e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a662:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a666:	f8bd 3000 	ldrh.w	r3, [sp]
 800a66a:	4581      	cmp	r9, r0
 800a66c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a670:	f84c 3b04 	str.w	r3, [ip], #4
 800a674:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a678:	d2db      	bcs.n	800a632 <quorem+0x42>
 800a67a:	f855 300b 	ldr.w	r3, [r5, fp]
 800a67e:	b92b      	cbnz	r3, 800a68c <quorem+0x9c>
 800a680:	9b01      	ldr	r3, [sp, #4]
 800a682:	3b04      	subs	r3, #4
 800a684:	429d      	cmp	r5, r3
 800a686:	461a      	mov	r2, r3
 800a688:	d32c      	bcc.n	800a6e4 <quorem+0xf4>
 800a68a:	613c      	str	r4, [r7, #16]
 800a68c:	4638      	mov	r0, r7
 800a68e:	f001 fd59 	bl	800c144 <__mcmp>
 800a692:	2800      	cmp	r0, #0
 800a694:	db22      	blt.n	800a6dc <quorem+0xec>
 800a696:	3601      	adds	r6, #1
 800a698:	4629      	mov	r1, r5
 800a69a:	2000      	movs	r0, #0
 800a69c:	f858 2b04 	ldr.w	r2, [r8], #4
 800a6a0:	f8d1 c000 	ldr.w	ip, [r1]
 800a6a4:	b293      	uxth	r3, r2
 800a6a6:	1ac3      	subs	r3, r0, r3
 800a6a8:	0c12      	lsrs	r2, r2, #16
 800a6aa:	fa13 f38c 	uxtah	r3, r3, ip
 800a6ae:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a6b2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a6b6:	b29b      	uxth	r3, r3
 800a6b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a6bc:	45c1      	cmp	r9, r8
 800a6be:	f841 3b04 	str.w	r3, [r1], #4
 800a6c2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a6c6:	d2e9      	bcs.n	800a69c <quorem+0xac>
 800a6c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a6cc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a6d0:	b922      	cbnz	r2, 800a6dc <quorem+0xec>
 800a6d2:	3b04      	subs	r3, #4
 800a6d4:	429d      	cmp	r5, r3
 800a6d6:	461a      	mov	r2, r3
 800a6d8:	d30a      	bcc.n	800a6f0 <quorem+0x100>
 800a6da:	613c      	str	r4, [r7, #16]
 800a6dc:	4630      	mov	r0, r6
 800a6de:	b003      	add	sp, #12
 800a6e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6e4:	6812      	ldr	r2, [r2, #0]
 800a6e6:	3b04      	subs	r3, #4
 800a6e8:	2a00      	cmp	r2, #0
 800a6ea:	d1ce      	bne.n	800a68a <quorem+0x9a>
 800a6ec:	3c01      	subs	r4, #1
 800a6ee:	e7c9      	b.n	800a684 <quorem+0x94>
 800a6f0:	6812      	ldr	r2, [r2, #0]
 800a6f2:	3b04      	subs	r3, #4
 800a6f4:	2a00      	cmp	r2, #0
 800a6f6:	d1f0      	bne.n	800a6da <quorem+0xea>
 800a6f8:	3c01      	subs	r4, #1
 800a6fa:	e7eb      	b.n	800a6d4 <quorem+0xe4>
 800a6fc:	2000      	movs	r0, #0
 800a6fe:	e7ee      	b.n	800a6de <quorem+0xee>

0800a700 <_dtoa_r>:
 800a700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a704:	ed2d 8b04 	vpush	{d8-d9}
 800a708:	69c5      	ldr	r5, [r0, #28]
 800a70a:	b093      	sub	sp, #76	; 0x4c
 800a70c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a710:	ec57 6b10 	vmov	r6, r7, d0
 800a714:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a718:	9107      	str	r1, [sp, #28]
 800a71a:	4604      	mov	r4, r0
 800a71c:	920a      	str	r2, [sp, #40]	; 0x28
 800a71e:	930d      	str	r3, [sp, #52]	; 0x34
 800a720:	b975      	cbnz	r5, 800a740 <_dtoa_r+0x40>
 800a722:	2010      	movs	r0, #16
 800a724:	f001 f982 	bl	800ba2c <malloc>
 800a728:	4602      	mov	r2, r0
 800a72a:	61e0      	str	r0, [r4, #28]
 800a72c:	b920      	cbnz	r0, 800a738 <_dtoa_r+0x38>
 800a72e:	4bae      	ldr	r3, [pc, #696]	; (800a9e8 <_dtoa_r+0x2e8>)
 800a730:	21ef      	movs	r1, #239	; 0xef
 800a732:	48ae      	ldr	r0, [pc, #696]	; (800a9ec <_dtoa_r+0x2ec>)
 800a734:	f002 f92a 	bl	800c98c <__assert_func>
 800a738:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a73c:	6005      	str	r5, [r0, #0]
 800a73e:	60c5      	str	r5, [r0, #12]
 800a740:	69e3      	ldr	r3, [r4, #28]
 800a742:	6819      	ldr	r1, [r3, #0]
 800a744:	b151      	cbz	r1, 800a75c <_dtoa_r+0x5c>
 800a746:	685a      	ldr	r2, [r3, #4]
 800a748:	604a      	str	r2, [r1, #4]
 800a74a:	2301      	movs	r3, #1
 800a74c:	4093      	lsls	r3, r2
 800a74e:	608b      	str	r3, [r1, #8]
 800a750:	4620      	mov	r0, r4
 800a752:	f001 fa71 	bl	800bc38 <_Bfree>
 800a756:	69e3      	ldr	r3, [r4, #28]
 800a758:	2200      	movs	r2, #0
 800a75a:	601a      	str	r2, [r3, #0]
 800a75c:	1e3b      	subs	r3, r7, #0
 800a75e:	bfbb      	ittet	lt
 800a760:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a764:	9303      	strlt	r3, [sp, #12]
 800a766:	2300      	movge	r3, #0
 800a768:	2201      	movlt	r2, #1
 800a76a:	bfac      	ite	ge
 800a76c:	f8c8 3000 	strge.w	r3, [r8]
 800a770:	f8c8 2000 	strlt.w	r2, [r8]
 800a774:	4b9e      	ldr	r3, [pc, #632]	; (800a9f0 <_dtoa_r+0x2f0>)
 800a776:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a77a:	ea33 0308 	bics.w	r3, r3, r8
 800a77e:	d11b      	bne.n	800a7b8 <_dtoa_r+0xb8>
 800a780:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a782:	f242 730f 	movw	r3, #9999	; 0x270f
 800a786:	6013      	str	r3, [r2, #0]
 800a788:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a78c:	4333      	orrs	r3, r6
 800a78e:	f000 8593 	beq.w	800b2b8 <_dtoa_r+0xbb8>
 800a792:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a794:	b963      	cbnz	r3, 800a7b0 <_dtoa_r+0xb0>
 800a796:	4b97      	ldr	r3, [pc, #604]	; (800a9f4 <_dtoa_r+0x2f4>)
 800a798:	e027      	b.n	800a7ea <_dtoa_r+0xea>
 800a79a:	4b97      	ldr	r3, [pc, #604]	; (800a9f8 <_dtoa_r+0x2f8>)
 800a79c:	9300      	str	r3, [sp, #0]
 800a79e:	3308      	adds	r3, #8
 800a7a0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a7a2:	6013      	str	r3, [r2, #0]
 800a7a4:	9800      	ldr	r0, [sp, #0]
 800a7a6:	b013      	add	sp, #76	; 0x4c
 800a7a8:	ecbd 8b04 	vpop	{d8-d9}
 800a7ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7b0:	4b90      	ldr	r3, [pc, #576]	; (800a9f4 <_dtoa_r+0x2f4>)
 800a7b2:	9300      	str	r3, [sp, #0]
 800a7b4:	3303      	adds	r3, #3
 800a7b6:	e7f3      	b.n	800a7a0 <_dtoa_r+0xa0>
 800a7b8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a7bc:	2200      	movs	r2, #0
 800a7be:	ec51 0b17 	vmov	r0, r1, d7
 800a7c2:	eeb0 8a47 	vmov.f32	s16, s14
 800a7c6:	eef0 8a67 	vmov.f32	s17, s15
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	f7f6 f99c 	bl	8000b08 <__aeabi_dcmpeq>
 800a7d0:	4681      	mov	r9, r0
 800a7d2:	b160      	cbz	r0, 800a7ee <_dtoa_r+0xee>
 800a7d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a7d6:	2301      	movs	r3, #1
 800a7d8:	6013      	str	r3, [r2, #0]
 800a7da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	f000 8568 	beq.w	800b2b2 <_dtoa_r+0xbb2>
 800a7e2:	4b86      	ldr	r3, [pc, #536]	; (800a9fc <_dtoa_r+0x2fc>)
 800a7e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a7e6:	6013      	str	r3, [r2, #0]
 800a7e8:	3b01      	subs	r3, #1
 800a7ea:	9300      	str	r3, [sp, #0]
 800a7ec:	e7da      	b.n	800a7a4 <_dtoa_r+0xa4>
 800a7ee:	aa10      	add	r2, sp, #64	; 0x40
 800a7f0:	a911      	add	r1, sp, #68	; 0x44
 800a7f2:	4620      	mov	r0, r4
 800a7f4:	eeb0 0a48 	vmov.f32	s0, s16
 800a7f8:	eef0 0a68 	vmov.f32	s1, s17
 800a7fc:	f001 fdb8 	bl	800c370 <__d2b>
 800a800:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a804:	4682      	mov	sl, r0
 800a806:	2d00      	cmp	r5, #0
 800a808:	d07f      	beq.n	800a90a <_dtoa_r+0x20a>
 800a80a:	ee18 3a90 	vmov	r3, s17
 800a80e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a812:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a816:	ec51 0b18 	vmov	r0, r1, d8
 800a81a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a81e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a822:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a826:	4619      	mov	r1, r3
 800a828:	2200      	movs	r2, #0
 800a82a:	4b75      	ldr	r3, [pc, #468]	; (800aa00 <_dtoa_r+0x300>)
 800a82c:	f7f5 fd4c 	bl	80002c8 <__aeabi_dsub>
 800a830:	a367      	add	r3, pc, #412	; (adr r3, 800a9d0 <_dtoa_r+0x2d0>)
 800a832:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a836:	f7f5 feff 	bl	8000638 <__aeabi_dmul>
 800a83a:	a367      	add	r3, pc, #412	; (adr r3, 800a9d8 <_dtoa_r+0x2d8>)
 800a83c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a840:	f7f5 fd44 	bl	80002cc <__adddf3>
 800a844:	4606      	mov	r6, r0
 800a846:	4628      	mov	r0, r5
 800a848:	460f      	mov	r7, r1
 800a84a:	f7f5 fe8b 	bl	8000564 <__aeabi_i2d>
 800a84e:	a364      	add	r3, pc, #400	; (adr r3, 800a9e0 <_dtoa_r+0x2e0>)
 800a850:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a854:	f7f5 fef0 	bl	8000638 <__aeabi_dmul>
 800a858:	4602      	mov	r2, r0
 800a85a:	460b      	mov	r3, r1
 800a85c:	4630      	mov	r0, r6
 800a85e:	4639      	mov	r1, r7
 800a860:	f7f5 fd34 	bl	80002cc <__adddf3>
 800a864:	4606      	mov	r6, r0
 800a866:	460f      	mov	r7, r1
 800a868:	f7f6 f996 	bl	8000b98 <__aeabi_d2iz>
 800a86c:	2200      	movs	r2, #0
 800a86e:	4683      	mov	fp, r0
 800a870:	2300      	movs	r3, #0
 800a872:	4630      	mov	r0, r6
 800a874:	4639      	mov	r1, r7
 800a876:	f7f6 f951 	bl	8000b1c <__aeabi_dcmplt>
 800a87a:	b148      	cbz	r0, 800a890 <_dtoa_r+0x190>
 800a87c:	4658      	mov	r0, fp
 800a87e:	f7f5 fe71 	bl	8000564 <__aeabi_i2d>
 800a882:	4632      	mov	r2, r6
 800a884:	463b      	mov	r3, r7
 800a886:	f7f6 f93f 	bl	8000b08 <__aeabi_dcmpeq>
 800a88a:	b908      	cbnz	r0, 800a890 <_dtoa_r+0x190>
 800a88c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a890:	f1bb 0f16 	cmp.w	fp, #22
 800a894:	d857      	bhi.n	800a946 <_dtoa_r+0x246>
 800a896:	4b5b      	ldr	r3, [pc, #364]	; (800aa04 <_dtoa_r+0x304>)
 800a898:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a89c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8a0:	ec51 0b18 	vmov	r0, r1, d8
 800a8a4:	f7f6 f93a 	bl	8000b1c <__aeabi_dcmplt>
 800a8a8:	2800      	cmp	r0, #0
 800a8aa:	d04e      	beq.n	800a94a <_dtoa_r+0x24a>
 800a8ac:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	930c      	str	r3, [sp, #48]	; 0x30
 800a8b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a8b6:	1b5b      	subs	r3, r3, r5
 800a8b8:	1e5a      	subs	r2, r3, #1
 800a8ba:	bf45      	ittet	mi
 800a8bc:	f1c3 0301 	rsbmi	r3, r3, #1
 800a8c0:	9305      	strmi	r3, [sp, #20]
 800a8c2:	2300      	movpl	r3, #0
 800a8c4:	2300      	movmi	r3, #0
 800a8c6:	9206      	str	r2, [sp, #24]
 800a8c8:	bf54      	ite	pl
 800a8ca:	9305      	strpl	r3, [sp, #20]
 800a8cc:	9306      	strmi	r3, [sp, #24]
 800a8ce:	f1bb 0f00 	cmp.w	fp, #0
 800a8d2:	db3c      	blt.n	800a94e <_dtoa_r+0x24e>
 800a8d4:	9b06      	ldr	r3, [sp, #24]
 800a8d6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a8da:	445b      	add	r3, fp
 800a8dc:	9306      	str	r3, [sp, #24]
 800a8de:	2300      	movs	r3, #0
 800a8e0:	9308      	str	r3, [sp, #32]
 800a8e2:	9b07      	ldr	r3, [sp, #28]
 800a8e4:	2b09      	cmp	r3, #9
 800a8e6:	d868      	bhi.n	800a9ba <_dtoa_r+0x2ba>
 800a8e8:	2b05      	cmp	r3, #5
 800a8ea:	bfc4      	itt	gt
 800a8ec:	3b04      	subgt	r3, #4
 800a8ee:	9307      	strgt	r3, [sp, #28]
 800a8f0:	9b07      	ldr	r3, [sp, #28]
 800a8f2:	f1a3 0302 	sub.w	r3, r3, #2
 800a8f6:	bfcc      	ite	gt
 800a8f8:	2500      	movgt	r5, #0
 800a8fa:	2501      	movle	r5, #1
 800a8fc:	2b03      	cmp	r3, #3
 800a8fe:	f200 8085 	bhi.w	800aa0c <_dtoa_r+0x30c>
 800a902:	e8df f003 	tbb	[pc, r3]
 800a906:	3b2e      	.short	0x3b2e
 800a908:	5839      	.short	0x5839
 800a90a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a90e:	441d      	add	r5, r3
 800a910:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a914:	2b20      	cmp	r3, #32
 800a916:	bfc1      	itttt	gt
 800a918:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a91c:	fa08 f803 	lslgt.w	r8, r8, r3
 800a920:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a924:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a928:	bfd6      	itet	le
 800a92a:	f1c3 0320 	rsble	r3, r3, #32
 800a92e:	ea48 0003 	orrgt.w	r0, r8, r3
 800a932:	fa06 f003 	lslle.w	r0, r6, r3
 800a936:	f7f5 fe05 	bl	8000544 <__aeabi_ui2d>
 800a93a:	2201      	movs	r2, #1
 800a93c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a940:	3d01      	subs	r5, #1
 800a942:	920e      	str	r2, [sp, #56]	; 0x38
 800a944:	e76f      	b.n	800a826 <_dtoa_r+0x126>
 800a946:	2301      	movs	r3, #1
 800a948:	e7b3      	b.n	800a8b2 <_dtoa_r+0x1b2>
 800a94a:	900c      	str	r0, [sp, #48]	; 0x30
 800a94c:	e7b2      	b.n	800a8b4 <_dtoa_r+0x1b4>
 800a94e:	9b05      	ldr	r3, [sp, #20]
 800a950:	eba3 030b 	sub.w	r3, r3, fp
 800a954:	9305      	str	r3, [sp, #20]
 800a956:	f1cb 0300 	rsb	r3, fp, #0
 800a95a:	9308      	str	r3, [sp, #32]
 800a95c:	2300      	movs	r3, #0
 800a95e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a960:	e7bf      	b.n	800a8e2 <_dtoa_r+0x1e2>
 800a962:	2300      	movs	r3, #0
 800a964:	9309      	str	r3, [sp, #36]	; 0x24
 800a966:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a968:	2b00      	cmp	r3, #0
 800a96a:	dc52      	bgt.n	800aa12 <_dtoa_r+0x312>
 800a96c:	2301      	movs	r3, #1
 800a96e:	9301      	str	r3, [sp, #4]
 800a970:	9304      	str	r3, [sp, #16]
 800a972:	461a      	mov	r2, r3
 800a974:	920a      	str	r2, [sp, #40]	; 0x28
 800a976:	e00b      	b.n	800a990 <_dtoa_r+0x290>
 800a978:	2301      	movs	r3, #1
 800a97a:	e7f3      	b.n	800a964 <_dtoa_r+0x264>
 800a97c:	2300      	movs	r3, #0
 800a97e:	9309      	str	r3, [sp, #36]	; 0x24
 800a980:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a982:	445b      	add	r3, fp
 800a984:	9301      	str	r3, [sp, #4]
 800a986:	3301      	adds	r3, #1
 800a988:	2b01      	cmp	r3, #1
 800a98a:	9304      	str	r3, [sp, #16]
 800a98c:	bfb8      	it	lt
 800a98e:	2301      	movlt	r3, #1
 800a990:	69e0      	ldr	r0, [r4, #28]
 800a992:	2100      	movs	r1, #0
 800a994:	2204      	movs	r2, #4
 800a996:	f102 0614 	add.w	r6, r2, #20
 800a99a:	429e      	cmp	r6, r3
 800a99c:	d93d      	bls.n	800aa1a <_dtoa_r+0x31a>
 800a99e:	6041      	str	r1, [r0, #4]
 800a9a0:	4620      	mov	r0, r4
 800a9a2:	f001 f909 	bl	800bbb8 <_Balloc>
 800a9a6:	9000      	str	r0, [sp, #0]
 800a9a8:	2800      	cmp	r0, #0
 800a9aa:	d139      	bne.n	800aa20 <_dtoa_r+0x320>
 800a9ac:	4b16      	ldr	r3, [pc, #88]	; (800aa08 <_dtoa_r+0x308>)
 800a9ae:	4602      	mov	r2, r0
 800a9b0:	f240 11af 	movw	r1, #431	; 0x1af
 800a9b4:	e6bd      	b.n	800a732 <_dtoa_r+0x32>
 800a9b6:	2301      	movs	r3, #1
 800a9b8:	e7e1      	b.n	800a97e <_dtoa_r+0x27e>
 800a9ba:	2501      	movs	r5, #1
 800a9bc:	2300      	movs	r3, #0
 800a9be:	9307      	str	r3, [sp, #28]
 800a9c0:	9509      	str	r5, [sp, #36]	; 0x24
 800a9c2:	f04f 33ff 	mov.w	r3, #4294967295
 800a9c6:	9301      	str	r3, [sp, #4]
 800a9c8:	9304      	str	r3, [sp, #16]
 800a9ca:	2200      	movs	r2, #0
 800a9cc:	2312      	movs	r3, #18
 800a9ce:	e7d1      	b.n	800a974 <_dtoa_r+0x274>
 800a9d0:	636f4361 	.word	0x636f4361
 800a9d4:	3fd287a7 	.word	0x3fd287a7
 800a9d8:	8b60c8b3 	.word	0x8b60c8b3
 800a9dc:	3fc68a28 	.word	0x3fc68a28
 800a9e0:	509f79fb 	.word	0x509f79fb
 800a9e4:	3fd34413 	.word	0x3fd34413
 800a9e8:	0800d252 	.word	0x0800d252
 800a9ec:	0800d269 	.word	0x0800d269
 800a9f0:	7ff00000 	.word	0x7ff00000
 800a9f4:	0800d24e 	.word	0x0800d24e
 800a9f8:	0800d245 	.word	0x0800d245
 800a9fc:	0800d21a 	.word	0x0800d21a
 800aa00:	3ff80000 	.word	0x3ff80000
 800aa04:	0800d3b8 	.word	0x0800d3b8
 800aa08:	0800d2c1 	.word	0x0800d2c1
 800aa0c:	2301      	movs	r3, #1
 800aa0e:	9309      	str	r3, [sp, #36]	; 0x24
 800aa10:	e7d7      	b.n	800a9c2 <_dtoa_r+0x2c2>
 800aa12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa14:	9301      	str	r3, [sp, #4]
 800aa16:	9304      	str	r3, [sp, #16]
 800aa18:	e7ba      	b.n	800a990 <_dtoa_r+0x290>
 800aa1a:	3101      	adds	r1, #1
 800aa1c:	0052      	lsls	r2, r2, #1
 800aa1e:	e7ba      	b.n	800a996 <_dtoa_r+0x296>
 800aa20:	69e3      	ldr	r3, [r4, #28]
 800aa22:	9a00      	ldr	r2, [sp, #0]
 800aa24:	601a      	str	r2, [r3, #0]
 800aa26:	9b04      	ldr	r3, [sp, #16]
 800aa28:	2b0e      	cmp	r3, #14
 800aa2a:	f200 80a8 	bhi.w	800ab7e <_dtoa_r+0x47e>
 800aa2e:	2d00      	cmp	r5, #0
 800aa30:	f000 80a5 	beq.w	800ab7e <_dtoa_r+0x47e>
 800aa34:	f1bb 0f00 	cmp.w	fp, #0
 800aa38:	dd38      	ble.n	800aaac <_dtoa_r+0x3ac>
 800aa3a:	4bc0      	ldr	r3, [pc, #768]	; (800ad3c <_dtoa_r+0x63c>)
 800aa3c:	f00b 020f 	and.w	r2, fp, #15
 800aa40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa44:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800aa48:	e9d3 6700 	ldrd	r6, r7, [r3]
 800aa4c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800aa50:	d019      	beq.n	800aa86 <_dtoa_r+0x386>
 800aa52:	4bbb      	ldr	r3, [pc, #748]	; (800ad40 <_dtoa_r+0x640>)
 800aa54:	ec51 0b18 	vmov	r0, r1, d8
 800aa58:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aa5c:	f7f5 ff16 	bl	800088c <__aeabi_ddiv>
 800aa60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa64:	f008 080f 	and.w	r8, r8, #15
 800aa68:	2503      	movs	r5, #3
 800aa6a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800ad40 <_dtoa_r+0x640>
 800aa6e:	f1b8 0f00 	cmp.w	r8, #0
 800aa72:	d10a      	bne.n	800aa8a <_dtoa_r+0x38a>
 800aa74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa78:	4632      	mov	r2, r6
 800aa7a:	463b      	mov	r3, r7
 800aa7c:	f7f5 ff06 	bl	800088c <__aeabi_ddiv>
 800aa80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa84:	e02b      	b.n	800aade <_dtoa_r+0x3de>
 800aa86:	2502      	movs	r5, #2
 800aa88:	e7ef      	b.n	800aa6a <_dtoa_r+0x36a>
 800aa8a:	f018 0f01 	tst.w	r8, #1
 800aa8e:	d008      	beq.n	800aaa2 <_dtoa_r+0x3a2>
 800aa90:	4630      	mov	r0, r6
 800aa92:	4639      	mov	r1, r7
 800aa94:	e9d9 2300 	ldrd	r2, r3, [r9]
 800aa98:	f7f5 fdce 	bl	8000638 <__aeabi_dmul>
 800aa9c:	3501      	adds	r5, #1
 800aa9e:	4606      	mov	r6, r0
 800aaa0:	460f      	mov	r7, r1
 800aaa2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800aaa6:	f109 0908 	add.w	r9, r9, #8
 800aaaa:	e7e0      	b.n	800aa6e <_dtoa_r+0x36e>
 800aaac:	f000 809f 	beq.w	800abee <_dtoa_r+0x4ee>
 800aab0:	f1cb 0600 	rsb	r6, fp, #0
 800aab4:	4ba1      	ldr	r3, [pc, #644]	; (800ad3c <_dtoa_r+0x63c>)
 800aab6:	4fa2      	ldr	r7, [pc, #648]	; (800ad40 <_dtoa_r+0x640>)
 800aab8:	f006 020f 	and.w	r2, r6, #15
 800aabc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aac4:	ec51 0b18 	vmov	r0, r1, d8
 800aac8:	f7f5 fdb6 	bl	8000638 <__aeabi_dmul>
 800aacc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aad0:	1136      	asrs	r6, r6, #4
 800aad2:	2300      	movs	r3, #0
 800aad4:	2502      	movs	r5, #2
 800aad6:	2e00      	cmp	r6, #0
 800aad8:	d17e      	bne.n	800abd8 <_dtoa_r+0x4d8>
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d1d0      	bne.n	800aa80 <_dtoa_r+0x380>
 800aade:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aae0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	f000 8084 	beq.w	800abf2 <_dtoa_r+0x4f2>
 800aaea:	4b96      	ldr	r3, [pc, #600]	; (800ad44 <_dtoa_r+0x644>)
 800aaec:	2200      	movs	r2, #0
 800aaee:	4640      	mov	r0, r8
 800aaf0:	4649      	mov	r1, r9
 800aaf2:	f7f6 f813 	bl	8000b1c <__aeabi_dcmplt>
 800aaf6:	2800      	cmp	r0, #0
 800aaf8:	d07b      	beq.n	800abf2 <_dtoa_r+0x4f2>
 800aafa:	9b04      	ldr	r3, [sp, #16]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d078      	beq.n	800abf2 <_dtoa_r+0x4f2>
 800ab00:	9b01      	ldr	r3, [sp, #4]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	dd39      	ble.n	800ab7a <_dtoa_r+0x47a>
 800ab06:	4b90      	ldr	r3, [pc, #576]	; (800ad48 <_dtoa_r+0x648>)
 800ab08:	2200      	movs	r2, #0
 800ab0a:	4640      	mov	r0, r8
 800ab0c:	4649      	mov	r1, r9
 800ab0e:	f7f5 fd93 	bl	8000638 <__aeabi_dmul>
 800ab12:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab16:	9e01      	ldr	r6, [sp, #4]
 800ab18:	f10b 37ff 	add.w	r7, fp, #4294967295
 800ab1c:	3501      	adds	r5, #1
 800ab1e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ab22:	4628      	mov	r0, r5
 800ab24:	f7f5 fd1e 	bl	8000564 <__aeabi_i2d>
 800ab28:	4642      	mov	r2, r8
 800ab2a:	464b      	mov	r3, r9
 800ab2c:	f7f5 fd84 	bl	8000638 <__aeabi_dmul>
 800ab30:	4b86      	ldr	r3, [pc, #536]	; (800ad4c <_dtoa_r+0x64c>)
 800ab32:	2200      	movs	r2, #0
 800ab34:	f7f5 fbca 	bl	80002cc <__adddf3>
 800ab38:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800ab3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab40:	9303      	str	r3, [sp, #12]
 800ab42:	2e00      	cmp	r6, #0
 800ab44:	d158      	bne.n	800abf8 <_dtoa_r+0x4f8>
 800ab46:	4b82      	ldr	r3, [pc, #520]	; (800ad50 <_dtoa_r+0x650>)
 800ab48:	2200      	movs	r2, #0
 800ab4a:	4640      	mov	r0, r8
 800ab4c:	4649      	mov	r1, r9
 800ab4e:	f7f5 fbbb 	bl	80002c8 <__aeabi_dsub>
 800ab52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ab56:	4680      	mov	r8, r0
 800ab58:	4689      	mov	r9, r1
 800ab5a:	f7f5 fffd 	bl	8000b58 <__aeabi_dcmpgt>
 800ab5e:	2800      	cmp	r0, #0
 800ab60:	f040 8296 	bne.w	800b090 <_dtoa_r+0x990>
 800ab64:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800ab68:	4640      	mov	r0, r8
 800ab6a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ab6e:	4649      	mov	r1, r9
 800ab70:	f7f5 ffd4 	bl	8000b1c <__aeabi_dcmplt>
 800ab74:	2800      	cmp	r0, #0
 800ab76:	f040 8289 	bne.w	800b08c <_dtoa_r+0x98c>
 800ab7a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800ab7e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	f2c0 814e 	blt.w	800ae22 <_dtoa_r+0x722>
 800ab86:	f1bb 0f0e 	cmp.w	fp, #14
 800ab8a:	f300 814a 	bgt.w	800ae22 <_dtoa_r+0x722>
 800ab8e:	4b6b      	ldr	r3, [pc, #428]	; (800ad3c <_dtoa_r+0x63c>)
 800ab90:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ab94:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ab98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	f280 80dc 	bge.w	800ad58 <_dtoa_r+0x658>
 800aba0:	9b04      	ldr	r3, [sp, #16]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	f300 80d8 	bgt.w	800ad58 <_dtoa_r+0x658>
 800aba8:	f040 826f 	bne.w	800b08a <_dtoa_r+0x98a>
 800abac:	4b68      	ldr	r3, [pc, #416]	; (800ad50 <_dtoa_r+0x650>)
 800abae:	2200      	movs	r2, #0
 800abb0:	4640      	mov	r0, r8
 800abb2:	4649      	mov	r1, r9
 800abb4:	f7f5 fd40 	bl	8000638 <__aeabi_dmul>
 800abb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800abbc:	f7f5 ffc2 	bl	8000b44 <__aeabi_dcmpge>
 800abc0:	9e04      	ldr	r6, [sp, #16]
 800abc2:	4637      	mov	r7, r6
 800abc4:	2800      	cmp	r0, #0
 800abc6:	f040 8245 	bne.w	800b054 <_dtoa_r+0x954>
 800abca:	9d00      	ldr	r5, [sp, #0]
 800abcc:	2331      	movs	r3, #49	; 0x31
 800abce:	f805 3b01 	strb.w	r3, [r5], #1
 800abd2:	f10b 0b01 	add.w	fp, fp, #1
 800abd6:	e241      	b.n	800b05c <_dtoa_r+0x95c>
 800abd8:	07f2      	lsls	r2, r6, #31
 800abda:	d505      	bpl.n	800abe8 <_dtoa_r+0x4e8>
 800abdc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800abe0:	f7f5 fd2a 	bl	8000638 <__aeabi_dmul>
 800abe4:	3501      	adds	r5, #1
 800abe6:	2301      	movs	r3, #1
 800abe8:	1076      	asrs	r6, r6, #1
 800abea:	3708      	adds	r7, #8
 800abec:	e773      	b.n	800aad6 <_dtoa_r+0x3d6>
 800abee:	2502      	movs	r5, #2
 800abf0:	e775      	b.n	800aade <_dtoa_r+0x3de>
 800abf2:	9e04      	ldr	r6, [sp, #16]
 800abf4:	465f      	mov	r7, fp
 800abf6:	e792      	b.n	800ab1e <_dtoa_r+0x41e>
 800abf8:	9900      	ldr	r1, [sp, #0]
 800abfa:	4b50      	ldr	r3, [pc, #320]	; (800ad3c <_dtoa_r+0x63c>)
 800abfc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ac00:	4431      	add	r1, r6
 800ac02:	9102      	str	r1, [sp, #8]
 800ac04:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ac06:	eeb0 9a47 	vmov.f32	s18, s14
 800ac0a:	eef0 9a67 	vmov.f32	s19, s15
 800ac0e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ac12:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ac16:	2900      	cmp	r1, #0
 800ac18:	d044      	beq.n	800aca4 <_dtoa_r+0x5a4>
 800ac1a:	494e      	ldr	r1, [pc, #312]	; (800ad54 <_dtoa_r+0x654>)
 800ac1c:	2000      	movs	r0, #0
 800ac1e:	f7f5 fe35 	bl	800088c <__aeabi_ddiv>
 800ac22:	ec53 2b19 	vmov	r2, r3, d9
 800ac26:	f7f5 fb4f 	bl	80002c8 <__aeabi_dsub>
 800ac2a:	9d00      	ldr	r5, [sp, #0]
 800ac2c:	ec41 0b19 	vmov	d9, r0, r1
 800ac30:	4649      	mov	r1, r9
 800ac32:	4640      	mov	r0, r8
 800ac34:	f7f5 ffb0 	bl	8000b98 <__aeabi_d2iz>
 800ac38:	4606      	mov	r6, r0
 800ac3a:	f7f5 fc93 	bl	8000564 <__aeabi_i2d>
 800ac3e:	4602      	mov	r2, r0
 800ac40:	460b      	mov	r3, r1
 800ac42:	4640      	mov	r0, r8
 800ac44:	4649      	mov	r1, r9
 800ac46:	f7f5 fb3f 	bl	80002c8 <__aeabi_dsub>
 800ac4a:	3630      	adds	r6, #48	; 0x30
 800ac4c:	f805 6b01 	strb.w	r6, [r5], #1
 800ac50:	ec53 2b19 	vmov	r2, r3, d9
 800ac54:	4680      	mov	r8, r0
 800ac56:	4689      	mov	r9, r1
 800ac58:	f7f5 ff60 	bl	8000b1c <__aeabi_dcmplt>
 800ac5c:	2800      	cmp	r0, #0
 800ac5e:	d164      	bne.n	800ad2a <_dtoa_r+0x62a>
 800ac60:	4642      	mov	r2, r8
 800ac62:	464b      	mov	r3, r9
 800ac64:	4937      	ldr	r1, [pc, #220]	; (800ad44 <_dtoa_r+0x644>)
 800ac66:	2000      	movs	r0, #0
 800ac68:	f7f5 fb2e 	bl	80002c8 <__aeabi_dsub>
 800ac6c:	ec53 2b19 	vmov	r2, r3, d9
 800ac70:	f7f5 ff54 	bl	8000b1c <__aeabi_dcmplt>
 800ac74:	2800      	cmp	r0, #0
 800ac76:	f040 80b6 	bne.w	800ade6 <_dtoa_r+0x6e6>
 800ac7a:	9b02      	ldr	r3, [sp, #8]
 800ac7c:	429d      	cmp	r5, r3
 800ac7e:	f43f af7c 	beq.w	800ab7a <_dtoa_r+0x47a>
 800ac82:	4b31      	ldr	r3, [pc, #196]	; (800ad48 <_dtoa_r+0x648>)
 800ac84:	ec51 0b19 	vmov	r0, r1, d9
 800ac88:	2200      	movs	r2, #0
 800ac8a:	f7f5 fcd5 	bl	8000638 <__aeabi_dmul>
 800ac8e:	4b2e      	ldr	r3, [pc, #184]	; (800ad48 <_dtoa_r+0x648>)
 800ac90:	ec41 0b19 	vmov	d9, r0, r1
 800ac94:	2200      	movs	r2, #0
 800ac96:	4640      	mov	r0, r8
 800ac98:	4649      	mov	r1, r9
 800ac9a:	f7f5 fccd 	bl	8000638 <__aeabi_dmul>
 800ac9e:	4680      	mov	r8, r0
 800aca0:	4689      	mov	r9, r1
 800aca2:	e7c5      	b.n	800ac30 <_dtoa_r+0x530>
 800aca4:	ec51 0b17 	vmov	r0, r1, d7
 800aca8:	f7f5 fcc6 	bl	8000638 <__aeabi_dmul>
 800acac:	9b02      	ldr	r3, [sp, #8]
 800acae:	9d00      	ldr	r5, [sp, #0]
 800acb0:	930f      	str	r3, [sp, #60]	; 0x3c
 800acb2:	ec41 0b19 	vmov	d9, r0, r1
 800acb6:	4649      	mov	r1, r9
 800acb8:	4640      	mov	r0, r8
 800acba:	f7f5 ff6d 	bl	8000b98 <__aeabi_d2iz>
 800acbe:	4606      	mov	r6, r0
 800acc0:	f7f5 fc50 	bl	8000564 <__aeabi_i2d>
 800acc4:	3630      	adds	r6, #48	; 0x30
 800acc6:	4602      	mov	r2, r0
 800acc8:	460b      	mov	r3, r1
 800acca:	4640      	mov	r0, r8
 800accc:	4649      	mov	r1, r9
 800acce:	f7f5 fafb 	bl	80002c8 <__aeabi_dsub>
 800acd2:	f805 6b01 	strb.w	r6, [r5], #1
 800acd6:	9b02      	ldr	r3, [sp, #8]
 800acd8:	429d      	cmp	r5, r3
 800acda:	4680      	mov	r8, r0
 800acdc:	4689      	mov	r9, r1
 800acde:	f04f 0200 	mov.w	r2, #0
 800ace2:	d124      	bne.n	800ad2e <_dtoa_r+0x62e>
 800ace4:	4b1b      	ldr	r3, [pc, #108]	; (800ad54 <_dtoa_r+0x654>)
 800ace6:	ec51 0b19 	vmov	r0, r1, d9
 800acea:	f7f5 faef 	bl	80002cc <__adddf3>
 800acee:	4602      	mov	r2, r0
 800acf0:	460b      	mov	r3, r1
 800acf2:	4640      	mov	r0, r8
 800acf4:	4649      	mov	r1, r9
 800acf6:	f7f5 ff2f 	bl	8000b58 <__aeabi_dcmpgt>
 800acfa:	2800      	cmp	r0, #0
 800acfc:	d173      	bne.n	800ade6 <_dtoa_r+0x6e6>
 800acfe:	ec53 2b19 	vmov	r2, r3, d9
 800ad02:	4914      	ldr	r1, [pc, #80]	; (800ad54 <_dtoa_r+0x654>)
 800ad04:	2000      	movs	r0, #0
 800ad06:	f7f5 fadf 	bl	80002c8 <__aeabi_dsub>
 800ad0a:	4602      	mov	r2, r0
 800ad0c:	460b      	mov	r3, r1
 800ad0e:	4640      	mov	r0, r8
 800ad10:	4649      	mov	r1, r9
 800ad12:	f7f5 ff03 	bl	8000b1c <__aeabi_dcmplt>
 800ad16:	2800      	cmp	r0, #0
 800ad18:	f43f af2f 	beq.w	800ab7a <_dtoa_r+0x47a>
 800ad1c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ad1e:	1e6b      	subs	r3, r5, #1
 800ad20:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad22:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ad26:	2b30      	cmp	r3, #48	; 0x30
 800ad28:	d0f8      	beq.n	800ad1c <_dtoa_r+0x61c>
 800ad2a:	46bb      	mov	fp, r7
 800ad2c:	e04a      	b.n	800adc4 <_dtoa_r+0x6c4>
 800ad2e:	4b06      	ldr	r3, [pc, #24]	; (800ad48 <_dtoa_r+0x648>)
 800ad30:	f7f5 fc82 	bl	8000638 <__aeabi_dmul>
 800ad34:	4680      	mov	r8, r0
 800ad36:	4689      	mov	r9, r1
 800ad38:	e7bd      	b.n	800acb6 <_dtoa_r+0x5b6>
 800ad3a:	bf00      	nop
 800ad3c:	0800d3b8 	.word	0x0800d3b8
 800ad40:	0800d390 	.word	0x0800d390
 800ad44:	3ff00000 	.word	0x3ff00000
 800ad48:	40240000 	.word	0x40240000
 800ad4c:	401c0000 	.word	0x401c0000
 800ad50:	40140000 	.word	0x40140000
 800ad54:	3fe00000 	.word	0x3fe00000
 800ad58:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ad5c:	9d00      	ldr	r5, [sp, #0]
 800ad5e:	4642      	mov	r2, r8
 800ad60:	464b      	mov	r3, r9
 800ad62:	4630      	mov	r0, r6
 800ad64:	4639      	mov	r1, r7
 800ad66:	f7f5 fd91 	bl	800088c <__aeabi_ddiv>
 800ad6a:	f7f5 ff15 	bl	8000b98 <__aeabi_d2iz>
 800ad6e:	9001      	str	r0, [sp, #4]
 800ad70:	f7f5 fbf8 	bl	8000564 <__aeabi_i2d>
 800ad74:	4642      	mov	r2, r8
 800ad76:	464b      	mov	r3, r9
 800ad78:	f7f5 fc5e 	bl	8000638 <__aeabi_dmul>
 800ad7c:	4602      	mov	r2, r0
 800ad7e:	460b      	mov	r3, r1
 800ad80:	4630      	mov	r0, r6
 800ad82:	4639      	mov	r1, r7
 800ad84:	f7f5 faa0 	bl	80002c8 <__aeabi_dsub>
 800ad88:	9e01      	ldr	r6, [sp, #4]
 800ad8a:	9f04      	ldr	r7, [sp, #16]
 800ad8c:	3630      	adds	r6, #48	; 0x30
 800ad8e:	f805 6b01 	strb.w	r6, [r5], #1
 800ad92:	9e00      	ldr	r6, [sp, #0]
 800ad94:	1bae      	subs	r6, r5, r6
 800ad96:	42b7      	cmp	r7, r6
 800ad98:	4602      	mov	r2, r0
 800ad9a:	460b      	mov	r3, r1
 800ad9c:	d134      	bne.n	800ae08 <_dtoa_r+0x708>
 800ad9e:	f7f5 fa95 	bl	80002cc <__adddf3>
 800ada2:	4642      	mov	r2, r8
 800ada4:	464b      	mov	r3, r9
 800ada6:	4606      	mov	r6, r0
 800ada8:	460f      	mov	r7, r1
 800adaa:	f7f5 fed5 	bl	8000b58 <__aeabi_dcmpgt>
 800adae:	b9c8      	cbnz	r0, 800ade4 <_dtoa_r+0x6e4>
 800adb0:	4642      	mov	r2, r8
 800adb2:	464b      	mov	r3, r9
 800adb4:	4630      	mov	r0, r6
 800adb6:	4639      	mov	r1, r7
 800adb8:	f7f5 fea6 	bl	8000b08 <__aeabi_dcmpeq>
 800adbc:	b110      	cbz	r0, 800adc4 <_dtoa_r+0x6c4>
 800adbe:	9b01      	ldr	r3, [sp, #4]
 800adc0:	07db      	lsls	r3, r3, #31
 800adc2:	d40f      	bmi.n	800ade4 <_dtoa_r+0x6e4>
 800adc4:	4651      	mov	r1, sl
 800adc6:	4620      	mov	r0, r4
 800adc8:	f000 ff36 	bl	800bc38 <_Bfree>
 800adcc:	2300      	movs	r3, #0
 800adce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800add0:	702b      	strb	r3, [r5, #0]
 800add2:	f10b 0301 	add.w	r3, fp, #1
 800add6:	6013      	str	r3, [r2, #0]
 800add8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800adda:	2b00      	cmp	r3, #0
 800addc:	f43f ace2 	beq.w	800a7a4 <_dtoa_r+0xa4>
 800ade0:	601d      	str	r5, [r3, #0]
 800ade2:	e4df      	b.n	800a7a4 <_dtoa_r+0xa4>
 800ade4:	465f      	mov	r7, fp
 800ade6:	462b      	mov	r3, r5
 800ade8:	461d      	mov	r5, r3
 800adea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800adee:	2a39      	cmp	r2, #57	; 0x39
 800adf0:	d106      	bne.n	800ae00 <_dtoa_r+0x700>
 800adf2:	9a00      	ldr	r2, [sp, #0]
 800adf4:	429a      	cmp	r2, r3
 800adf6:	d1f7      	bne.n	800ade8 <_dtoa_r+0x6e8>
 800adf8:	9900      	ldr	r1, [sp, #0]
 800adfa:	2230      	movs	r2, #48	; 0x30
 800adfc:	3701      	adds	r7, #1
 800adfe:	700a      	strb	r2, [r1, #0]
 800ae00:	781a      	ldrb	r2, [r3, #0]
 800ae02:	3201      	adds	r2, #1
 800ae04:	701a      	strb	r2, [r3, #0]
 800ae06:	e790      	b.n	800ad2a <_dtoa_r+0x62a>
 800ae08:	4ba3      	ldr	r3, [pc, #652]	; (800b098 <_dtoa_r+0x998>)
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	f7f5 fc14 	bl	8000638 <__aeabi_dmul>
 800ae10:	2200      	movs	r2, #0
 800ae12:	2300      	movs	r3, #0
 800ae14:	4606      	mov	r6, r0
 800ae16:	460f      	mov	r7, r1
 800ae18:	f7f5 fe76 	bl	8000b08 <__aeabi_dcmpeq>
 800ae1c:	2800      	cmp	r0, #0
 800ae1e:	d09e      	beq.n	800ad5e <_dtoa_r+0x65e>
 800ae20:	e7d0      	b.n	800adc4 <_dtoa_r+0x6c4>
 800ae22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae24:	2a00      	cmp	r2, #0
 800ae26:	f000 80ca 	beq.w	800afbe <_dtoa_r+0x8be>
 800ae2a:	9a07      	ldr	r2, [sp, #28]
 800ae2c:	2a01      	cmp	r2, #1
 800ae2e:	f300 80ad 	bgt.w	800af8c <_dtoa_r+0x88c>
 800ae32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ae34:	2a00      	cmp	r2, #0
 800ae36:	f000 80a5 	beq.w	800af84 <_dtoa_r+0x884>
 800ae3a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ae3e:	9e08      	ldr	r6, [sp, #32]
 800ae40:	9d05      	ldr	r5, [sp, #20]
 800ae42:	9a05      	ldr	r2, [sp, #20]
 800ae44:	441a      	add	r2, r3
 800ae46:	9205      	str	r2, [sp, #20]
 800ae48:	9a06      	ldr	r2, [sp, #24]
 800ae4a:	2101      	movs	r1, #1
 800ae4c:	441a      	add	r2, r3
 800ae4e:	4620      	mov	r0, r4
 800ae50:	9206      	str	r2, [sp, #24]
 800ae52:	f000 fff1 	bl	800be38 <__i2b>
 800ae56:	4607      	mov	r7, r0
 800ae58:	b165      	cbz	r5, 800ae74 <_dtoa_r+0x774>
 800ae5a:	9b06      	ldr	r3, [sp, #24]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	dd09      	ble.n	800ae74 <_dtoa_r+0x774>
 800ae60:	42ab      	cmp	r3, r5
 800ae62:	9a05      	ldr	r2, [sp, #20]
 800ae64:	bfa8      	it	ge
 800ae66:	462b      	movge	r3, r5
 800ae68:	1ad2      	subs	r2, r2, r3
 800ae6a:	9205      	str	r2, [sp, #20]
 800ae6c:	9a06      	ldr	r2, [sp, #24]
 800ae6e:	1aed      	subs	r5, r5, r3
 800ae70:	1ad3      	subs	r3, r2, r3
 800ae72:	9306      	str	r3, [sp, #24]
 800ae74:	9b08      	ldr	r3, [sp, #32]
 800ae76:	b1f3      	cbz	r3, 800aeb6 <_dtoa_r+0x7b6>
 800ae78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	f000 80a3 	beq.w	800afc6 <_dtoa_r+0x8c6>
 800ae80:	2e00      	cmp	r6, #0
 800ae82:	dd10      	ble.n	800aea6 <_dtoa_r+0x7a6>
 800ae84:	4639      	mov	r1, r7
 800ae86:	4632      	mov	r2, r6
 800ae88:	4620      	mov	r0, r4
 800ae8a:	f001 f895 	bl	800bfb8 <__pow5mult>
 800ae8e:	4652      	mov	r2, sl
 800ae90:	4601      	mov	r1, r0
 800ae92:	4607      	mov	r7, r0
 800ae94:	4620      	mov	r0, r4
 800ae96:	f000 ffe5 	bl	800be64 <__multiply>
 800ae9a:	4651      	mov	r1, sl
 800ae9c:	4680      	mov	r8, r0
 800ae9e:	4620      	mov	r0, r4
 800aea0:	f000 feca 	bl	800bc38 <_Bfree>
 800aea4:	46c2      	mov	sl, r8
 800aea6:	9b08      	ldr	r3, [sp, #32]
 800aea8:	1b9a      	subs	r2, r3, r6
 800aeaa:	d004      	beq.n	800aeb6 <_dtoa_r+0x7b6>
 800aeac:	4651      	mov	r1, sl
 800aeae:	4620      	mov	r0, r4
 800aeb0:	f001 f882 	bl	800bfb8 <__pow5mult>
 800aeb4:	4682      	mov	sl, r0
 800aeb6:	2101      	movs	r1, #1
 800aeb8:	4620      	mov	r0, r4
 800aeba:	f000 ffbd 	bl	800be38 <__i2b>
 800aebe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	4606      	mov	r6, r0
 800aec4:	f340 8081 	ble.w	800afca <_dtoa_r+0x8ca>
 800aec8:	461a      	mov	r2, r3
 800aeca:	4601      	mov	r1, r0
 800aecc:	4620      	mov	r0, r4
 800aece:	f001 f873 	bl	800bfb8 <__pow5mult>
 800aed2:	9b07      	ldr	r3, [sp, #28]
 800aed4:	2b01      	cmp	r3, #1
 800aed6:	4606      	mov	r6, r0
 800aed8:	dd7a      	ble.n	800afd0 <_dtoa_r+0x8d0>
 800aeda:	f04f 0800 	mov.w	r8, #0
 800aede:	6933      	ldr	r3, [r6, #16]
 800aee0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800aee4:	6918      	ldr	r0, [r3, #16]
 800aee6:	f000 ff59 	bl	800bd9c <__hi0bits>
 800aeea:	f1c0 0020 	rsb	r0, r0, #32
 800aeee:	9b06      	ldr	r3, [sp, #24]
 800aef0:	4418      	add	r0, r3
 800aef2:	f010 001f 	ands.w	r0, r0, #31
 800aef6:	f000 8094 	beq.w	800b022 <_dtoa_r+0x922>
 800aefa:	f1c0 0320 	rsb	r3, r0, #32
 800aefe:	2b04      	cmp	r3, #4
 800af00:	f340 8085 	ble.w	800b00e <_dtoa_r+0x90e>
 800af04:	9b05      	ldr	r3, [sp, #20]
 800af06:	f1c0 001c 	rsb	r0, r0, #28
 800af0a:	4403      	add	r3, r0
 800af0c:	9305      	str	r3, [sp, #20]
 800af0e:	9b06      	ldr	r3, [sp, #24]
 800af10:	4403      	add	r3, r0
 800af12:	4405      	add	r5, r0
 800af14:	9306      	str	r3, [sp, #24]
 800af16:	9b05      	ldr	r3, [sp, #20]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	dd05      	ble.n	800af28 <_dtoa_r+0x828>
 800af1c:	4651      	mov	r1, sl
 800af1e:	461a      	mov	r2, r3
 800af20:	4620      	mov	r0, r4
 800af22:	f001 f8a3 	bl	800c06c <__lshift>
 800af26:	4682      	mov	sl, r0
 800af28:	9b06      	ldr	r3, [sp, #24]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	dd05      	ble.n	800af3a <_dtoa_r+0x83a>
 800af2e:	4631      	mov	r1, r6
 800af30:	461a      	mov	r2, r3
 800af32:	4620      	mov	r0, r4
 800af34:	f001 f89a 	bl	800c06c <__lshift>
 800af38:	4606      	mov	r6, r0
 800af3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d072      	beq.n	800b026 <_dtoa_r+0x926>
 800af40:	4631      	mov	r1, r6
 800af42:	4650      	mov	r0, sl
 800af44:	f001 f8fe 	bl	800c144 <__mcmp>
 800af48:	2800      	cmp	r0, #0
 800af4a:	da6c      	bge.n	800b026 <_dtoa_r+0x926>
 800af4c:	2300      	movs	r3, #0
 800af4e:	4651      	mov	r1, sl
 800af50:	220a      	movs	r2, #10
 800af52:	4620      	mov	r0, r4
 800af54:	f000 fe92 	bl	800bc7c <__multadd>
 800af58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af5a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800af5e:	4682      	mov	sl, r0
 800af60:	2b00      	cmp	r3, #0
 800af62:	f000 81b0 	beq.w	800b2c6 <_dtoa_r+0xbc6>
 800af66:	2300      	movs	r3, #0
 800af68:	4639      	mov	r1, r7
 800af6a:	220a      	movs	r2, #10
 800af6c:	4620      	mov	r0, r4
 800af6e:	f000 fe85 	bl	800bc7c <__multadd>
 800af72:	9b01      	ldr	r3, [sp, #4]
 800af74:	2b00      	cmp	r3, #0
 800af76:	4607      	mov	r7, r0
 800af78:	f300 8096 	bgt.w	800b0a8 <_dtoa_r+0x9a8>
 800af7c:	9b07      	ldr	r3, [sp, #28]
 800af7e:	2b02      	cmp	r3, #2
 800af80:	dc59      	bgt.n	800b036 <_dtoa_r+0x936>
 800af82:	e091      	b.n	800b0a8 <_dtoa_r+0x9a8>
 800af84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800af86:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800af8a:	e758      	b.n	800ae3e <_dtoa_r+0x73e>
 800af8c:	9b04      	ldr	r3, [sp, #16]
 800af8e:	1e5e      	subs	r6, r3, #1
 800af90:	9b08      	ldr	r3, [sp, #32]
 800af92:	42b3      	cmp	r3, r6
 800af94:	bfbf      	itttt	lt
 800af96:	9b08      	ldrlt	r3, [sp, #32]
 800af98:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800af9a:	9608      	strlt	r6, [sp, #32]
 800af9c:	1af3      	sublt	r3, r6, r3
 800af9e:	bfb4      	ite	lt
 800afa0:	18d2      	addlt	r2, r2, r3
 800afa2:	1b9e      	subge	r6, r3, r6
 800afa4:	9b04      	ldr	r3, [sp, #16]
 800afa6:	bfbc      	itt	lt
 800afa8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800afaa:	2600      	movlt	r6, #0
 800afac:	2b00      	cmp	r3, #0
 800afae:	bfb7      	itett	lt
 800afb0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800afb4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800afb8:	1a9d      	sublt	r5, r3, r2
 800afba:	2300      	movlt	r3, #0
 800afbc:	e741      	b.n	800ae42 <_dtoa_r+0x742>
 800afbe:	9e08      	ldr	r6, [sp, #32]
 800afc0:	9d05      	ldr	r5, [sp, #20]
 800afc2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800afc4:	e748      	b.n	800ae58 <_dtoa_r+0x758>
 800afc6:	9a08      	ldr	r2, [sp, #32]
 800afc8:	e770      	b.n	800aeac <_dtoa_r+0x7ac>
 800afca:	9b07      	ldr	r3, [sp, #28]
 800afcc:	2b01      	cmp	r3, #1
 800afce:	dc19      	bgt.n	800b004 <_dtoa_r+0x904>
 800afd0:	9b02      	ldr	r3, [sp, #8]
 800afd2:	b9bb      	cbnz	r3, 800b004 <_dtoa_r+0x904>
 800afd4:	9b03      	ldr	r3, [sp, #12]
 800afd6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800afda:	b99b      	cbnz	r3, 800b004 <_dtoa_r+0x904>
 800afdc:	9b03      	ldr	r3, [sp, #12]
 800afde:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800afe2:	0d1b      	lsrs	r3, r3, #20
 800afe4:	051b      	lsls	r3, r3, #20
 800afe6:	b183      	cbz	r3, 800b00a <_dtoa_r+0x90a>
 800afe8:	9b05      	ldr	r3, [sp, #20]
 800afea:	3301      	adds	r3, #1
 800afec:	9305      	str	r3, [sp, #20]
 800afee:	9b06      	ldr	r3, [sp, #24]
 800aff0:	3301      	adds	r3, #1
 800aff2:	9306      	str	r3, [sp, #24]
 800aff4:	f04f 0801 	mov.w	r8, #1
 800aff8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800affa:	2b00      	cmp	r3, #0
 800affc:	f47f af6f 	bne.w	800aede <_dtoa_r+0x7de>
 800b000:	2001      	movs	r0, #1
 800b002:	e774      	b.n	800aeee <_dtoa_r+0x7ee>
 800b004:	f04f 0800 	mov.w	r8, #0
 800b008:	e7f6      	b.n	800aff8 <_dtoa_r+0x8f8>
 800b00a:	4698      	mov	r8, r3
 800b00c:	e7f4      	b.n	800aff8 <_dtoa_r+0x8f8>
 800b00e:	d082      	beq.n	800af16 <_dtoa_r+0x816>
 800b010:	9a05      	ldr	r2, [sp, #20]
 800b012:	331c      	adds	r3, #28
 800b014:	441a      	add	r2, r3
 800b016:	9205      	str	r2, [sp, #20]
 800b018:	9a06      	ldr	r2, [sp, #24]
 800b01a:	441a      	add	r2, r3
 800b01c:	441d      	add	r5, r3
 800b01e:	9206      	str	r2, [sp, #24]
 800b020:	e779      	b.n	800af16 <_dtoa_r+0x816>
 800b022:	4603      	mov	r3, r0
 800b024:	e7f4      	b.n	800b010 <_dtoa_r+0x910>
 800b026:	9b04      	ldr	r3, [sp, #16]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	dc37      	bgt.n	800b09c <_dtoa_r+0x99c>
 800b02c:	9b07      	ldr	r3, [sp, #28]
 800b02e:	2b02      	cmp	r3, #2
 800b030:	dd34      	ble.n	800b09c <_dtoa_r+0x99c>
 800b032:	9b04      	ldr	r3, [sp, #16]
 800b034:	9301      	str	r3, [sp, #4]
 800b036:	9b01      	ldr	r3, [sp, #4]
 800b038:	b963      	cbnz	r3, 800b054 <_dtoa_r+0x954>
 800b03a:	4631      	mov	r1, r6
 800b03c:	2205      	movs	r2, #5
 800b03e:	4620      	mov	r0, r4
 800b040:	f000 fe1c 	bl	800bc7c <__multadd>
 800b044:	4601      	mov	r1, r0
 800b046:	4606      	mov	r6, r0
 800b048:	4650      	mov	r0, sl
 800b04a:	f001 f87b 	bl	800c144 <__mcmp>
 800b04e:	2800      	cmp	r0, #0
 800b050:	f73f adbb 	bgt.w	800abca <_dtoa_r+0x4ca>
 800b054:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b056:	9d00      	ldr	r5, [sp, #0]
 800b058:	ea6f 0b03 	mvn.w	fp, r3
 800b05c:	f04f 0800 	mov.w	r8, #0
 800b060:	4631      	mov	r1, r6
 800b062:	4620      	mov	r0, r4
 800b064:	f000 fde8 	bl	800bc38 <_Bfree>
 800b068:	2f00      	cmp	r7, #0
 800b06a:	f43f aeab 	beq.w	800adc4 <_dtoa_r+0x6c4>
 800b06e:	f1b8 0f00 	cmp.w	r8, #0
 800b072:	d005      	beq.n	800b080 <_dtoa_r+0x980>
 800b074:	45b8      	cmp	r8, r7
 800b076:	d003      	beq.n	800b080 <_dtoa_r+0x980>
 800b078:	4641      	mov	r1, r8
 800b07a:	4620      	mov	r0, r4
 800b07c:	f000 fddc 	bl	800bc38 <_Bfree>
 800b080:	4639      	mov	r1, r7
 800b082:	4620      	mov	r0, r4
 800b084:	f000 fdd8 	bl	800bc38 <_Bfree>
 800b088:	e69c      	b.n	800adc4 <_dtoa_r+0x6c4>
 800b08a:	2600      	movs	r6, #0
 800b08c:	4637      	mov	r7, r6
 800b08e:	e7e1      	b.n	800b054 <_dtoa_r+0x954>
 800b090:	46bb      	mov	fp, r7
 800b092:	4637      	mov	r7, r6
 800b094:	e599      	b.n	800abca <_dtoa_r+0x4ca>
 800b096:	bf00      	nop
 800b098:	40240000 	.word	0x40240000
 800b09c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	f000 80c8 	beq.w	800b234 <_dtoa_r+0xb34>
 800b0a4:	9b04      	ldr	r3, [sp, #16]
 800b0a6:	9301      	str	r3, [sp, #4]
 800b0a8:	2d00      	cmp	r5, #0
 800b0aa:	dd05      	ble.n	800b0b8 <_dtoa_r+0x9b8>
 800b0ac:	4639      	mov	r1, r7
 800b0ae:	462a      	mov	r2, r5
 800b0b0:	4620      	mov	r0, r4
 800b0b2:	f000 ffdb 	bl	800c06c <__lshift>
 800b0b6:	4607      	mov	r7, r0
 800b0b8:	f1b8 0f00 	cmp.w	r8, #0
 800b0bc:	d05b      	beq.n	800b176 <_dtoa_r+0xa76>
 800b0be:	6879      	ldr	r1, [r7, #4]
 800b0c0:	4620      	mov	r0, r4
 800b0c2:	f000 fd79 	bl	800bbb8 <_Balloc>
 800b0c6:	4605      	mov	r5, r0
 800b0c8:	b928      	cbnz	r0, 800b0d6 <_dtoa_r+0x9d6>
 800b0ca:	4b83      	ldr	r3, [pc, #524]	; (800b2d8 <_dtoa_r+0xbd8>)
 800b0cc:	4602      	mov	r2, r0
 800b0ce:	f240 21ef 	movw	r1, #751	; 0x2ef
 800b0d2:	f7ff bb2e 	b.w	800a732 <_dtoa_r+0x32>
 800b0d6:	693a      	ldr	r2, [r7, #16]
 800b0d8:	3202      	adds	r2, #2
 800b0da:	0092      	lsls	r2, r2, #2
 800b0dc:	f107 010c 	add.w	r1, r7, #12
 800b0e0:	300c      	adds	r0, #12
 800b0e2:	f7ff fa6e 	bl	800a5c2 <memcpy>
 800b0e6:	2201      	movs	r2, #1
 800b0e8:	4629      	mov	r1, r5
 800b0ea:	4620      	mov	r0, r4
 800b0ec:	f000 ffbe 	bl	800c06c <__lshift>
 800b0f0:	9b00      	ldr	r3, [sp, #0]
 800b0f2:	3301      	adds	r3, #1
 800b0f4:	9304      	str	r3, [sp, #16]
 800b0f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b0fa:	4413      	add	r3, r2
 800b0fc:	9308      	str	r3, [sp, #32]
 800b0fe:	9b02      	ldr	r3, [sp, #8]
 800b100:	f003 0301 	and.w	r3, r3, #1
 800b104:	46b8      	mov	r8, r7
 800b106:	9306      	str	r3, [sp, #24]
 800b108:	4607      	mov	r7, r0
 800b10a:	9b04      	ldr	r3, [sp, #16]
 800b10c:	4631      	mov	r1, r6
 800b10e:	3b01      	subs	r3, #1
 800b110:	4650      	mov	r0, sl
 800b112:	9301      	str	r3, [sp, #4]
 800b114:	f7ff fa6c 	bl	800a5f0 <quorem>
 800b118:	4641      	mov	r1, r8
 800b11a:	9002      	str	r0, [sp, #8]
 800b11c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b120:	4650      	mov	r0, sl
 800b122:	f001 f80f 	bl	800c144 <__mcmp>
 800b126:	463a      	mov	r2, r7
 800b128:	9005      	str	r0, [sp, #20]
 800b12a:	4631      	mov	r1, r6
 800b12c:	4620      	mov	r0, r4
 800b12e:	f001 f825 	bl	800c17c <__mdiff>
 800b132:	68c2      	ldr	r2, [r0, #12]
 800b134:	4605      	mov	r5, r0
 800b136:	bb02      	cbnz	r2, 800b17a <_dtoa_r+0xa7a>
 800b138:	4601      	mov	r1, r0
 800b13a:	4650      	mov	r0, sl
 800b13c:	f001 f802 	bl	800c144 <__mcmp>
 800b140:	4602      	mov	r2, r0
 800b142:	4629      	mov	r1, r5
 800b144:	4620      	mov	r0, r4
 800b146:	9209      	str	r2, [sp, #36]	; 0x24
 800b148:	f000 fd76 	bl	800bc38 <_Bfree>
 800b14c:	9b07      	ldr	r3, [sp, #28]
 800b14e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b150:	9d04      	ldr	r5, [sp, #16]
 800b152:	ea43 0102 	orr.w	r1, r3, r2
 800b156:	9b06      	ldr	r3, [sp, #24]
 800b158:	4319      	orrs	r1, r3
 800b15a:	d110      	bne.n	800b17e <_dtoa_r+0xa7e>
 800b15c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b160:	d029      	beq.n	800b1b6 <_dtoa_r+0xab6>
 800b162:	9b05      	ldr	r3, [sp, #20]
 800b164:	2b00      	cmp	r3, #0
 800b166:	dd02      	ble.n	800b16e <_dtoa_r+0xa6e>
 800b168:	9b02      	ldr	r3, [sp, #8]
 800b16a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800b16e:	9b01      	ldr	r3, [sp, #4]
 800b170:	f883 9000 	strb.w	r9, [r3]
 800b174:	e774      	b.n	800b060 <_dtoa_r+0x960>
 800b176:	4638      	mov	r0, r7
 800b178:	e7ba      	b.n	800b0f0 <_dtoa_r+0x9f0>
 800b17a:	2201      	movs	r2, #1
 800b17c:	e7e1      	b.n	800b142 <_dtoa_r+0xa42>
 800b17e:	9b05      	ldr	r3, [sp, #20]
 800b180:	2b00      	cmp	r3, #0
 800b182:	db04      	blt.n	800b18e <_dtoa_r+0xa8e>
 800b184:	9907      	ldr	r1, [sp, #28]
 800b186:	430b      	orrs	r3, r1
 800b188:	9906      	ldr	r1, [sp, #24]
 800b18a:	430b      	orrs	r3, r1
 800b18c:	d120      	bne.n	800b1d0 <_dtoa_r+0xad0>
 800b18e:	2a00      	cmp	r2, #0
 800b190:	dded      	ble.n	800b16e <_dtoa_r+0xa6e>
 800b192:	4651      	mov	r1, sl
 800b194:	2201      	movs	r2, #1
 800b196:	4620      	mov	r0, r4
 800b198:	f000 ff68 	bl	800c06c <__lshift>
 800b19c:	4631      	mov	r1, r6
 800b19e:	4682      	mov	sl, r0
 800b1a0:	f000 ffd0 	bl	800c144 <__mcmp>
 800b1a4:	2800      	cmp	r0, #0
 800b1a6:	dc03      	bgt.n	800b1b0 <_dtoa_r+0xab0>
 800b1a8:	d1e1      	bne.n	800b16e <_dtoa_r+0xa6e>
 800b1aa:	f019 0f01 	tst.w	r9, #1
 800b1ae:	d0de      	beq.n	800b16e <_dtoa_r+0xa6e>
 800b1b0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b1b4:	d1d8      	bne.n	800b168 <_dtoa_r+0xa68>
 800b1b6:	9a01      	ldr	r2, [sp, #4]
 800b1b8:	2339      	movs	r3, #57	; 0x39
 800b1ba:	7013      	strb	r3, [r2, #0]
 800b1bc:	462b      	mov	r3, r5
 800b1be:	461d      	mov	r5, r3
 800b1c0:	3b01      	subs	r3, #1
 800b1c2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b1c6:	2a39      	cmp	r2, #57	; 0x39
 800b1c8:	d06c      	beq.n	800b2a4 <_dtoa_r+0xba4>
 800b1ca:	3201      	adds	r2, #1
 800b1cc:	701a      	strb	r2, [r3, #0]
 800b1ce:	e747      	b.n	800b060 <_dtoa_r+0x960>
 800b1d0:	2a00      	cmp	r2, #0
 800b1d2:	dd07      	ble.n	800b1e4 <_dtoa_r+0xae4>
 800b1d4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b1d8:	d0ed      	beq.n	800b1b6 <_dtoa_r+0xab6>
 800b1da:	9a01      	ldr	r2, [sp, #4]
 800b1dc:	f109 0301 	add.w	r3, r9, #1
 800b1e0:	7013      	strb	r3, [r2, #0]
 800b1e2:	e73d      	b.n	800b060 <_dtoa_r+0x960>
 800b1e4:	9b04      	ldr	r3, [sp, #16]
 800b1e6:	9a08      	ldr	r2, [sp, #32]
 800b1e8:	f803 9c01 	strb.w	r9, [r3, #-1]
 800b1ec:	4293      	cmp	r3, r2
 800b1ee:	d043      	beq.n	800b278 <_dtoa_r+0xb78>
 800b1f0:	4651      	mov	r1, sl
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	220a      	movs	r2, #10
 800b1f6:	4620      	mov	r0, r4
 800b1f8:	f000 fd40 	bl	800bc7c <__multadd>
 800b1fc:	45b8      	cmp	r8, r7
 800b1fe:	4682      	mov	sl, r0
 800b200:	f04f 0300 	mov.w	r3, #0
 800b204:	f04f 020a 	mov.w	r2, #10
 800b208:	4641      	mov	r1, r8
 800b20a:	4620      	mov	r0, r4
 800b20c:	d107      	bne.n	800b21e <_dtoa_r+0xb1e>
 800b20e:	f000 fd35 	bl	800bc7c <__multadd>
 800b212:	4680      	mov	r8, r0
 800b214:	4607      	mov	r7, r0
 800b216:	9b04      	ldr	r3, [sp, #16]
 800b218:	3301      	adds	r3, #1
 800b21a:	9304      	str	r3, [sp, #16]
 800b21c:	e775      	b.n	800b10a <_dtoa_r+0xa0a>
 800b21e:	f000 fd2d 	bl	800bc7c <__multadd>
 800b222:	4639      	mov	r1, r7
 800b224:	4680      	mov	r8, r0
 800b226:	2300      	movs	r3, #0
 800b228:	220a      	movs	r2, #10
 800b22a:	4620      	mov	r0, r4
 800b22c:	f000 fd26 	bl	800bc7c <__multadd>
 800b230:	4607      	mov	r7, r0
 800b232:	e7f0      	b.n	800b216 <_dtoa_r+0xb16>
 800b234:	9b04      	ldr	r3, [sp, #16]
 800b236:	9301      	str	r3, [sp, #4]
 800b238:	9d00      	ldr	r5, [sp, #0]
 800b23a:	4631      	mov	r1, r6
 800b23c:	4650      	mov	r0, sl
 800b23e:	f7ff f9d7 	bl	800a5f0 <quorem>
 800b242:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b246:	9b00      	ldr	r3, [sp, #0]
 800b248:	f805 9b01 	strb.w	r9, [r5], #1
 800b24c:	1aea      	subs	r2, r5, r3
 800b24e:	9b01      	ldr	r3, [sp, #4]
 800b250:	4293      	cmp	r3, r2
 800b252:	dd07      	ble.n	800b264 <_dtoa_r+0xb64>
 800b254:	4651      	mov	r1, sl
 800b256:	2300      	movs	r3, #0
 800b258:	220a      	movs	r2, #10
 800b25a:	4620      	mov	r0, r4
 800b25c:	f000 fd0e 	bl	800bc7c <__multadd>
 800b260:	4682      	mov	sl, r0
 800b262:	e7ea      	b.n	800b23a <_dtoa_r+0xb3a>
 800b264:	9b01      	ldr	r3, [sp, #4]
 800b266:	2b00      	cmp	r3, #0
 800b268:	bfc8      	it	gt
 800b26a:	461d      	movgt	r5, r3
 800b26c:	9b00      	ldr	r3, [sp, #0]
 800b26e:	bfd8      	it	le
 800b270:	2501      	movle	r5, #1
 800b272:	441d      	add	r5, r3
 800b274:	f04f 0800 	mov.w	r8, #0
 800b278:	4651      	mov	r1, sl
 800b27a:	2201      	movs	r2, #1
 800b27c:	4620      	mov	r0, r4
 800b27e:	f000 fef5 	bl	800c06c <__lshift>
 800b282:	4631      	mov	r1, r6
 800b284:	4682      	mov	sl, r0
 800b286:	f000 ff5d 	bl	800c144 <__mcmp>
 800b28a:	2800      	cmp	r0, #0
 800b28c:	dc96      	bgt.n	800b1bc <_dtoa_r+0xabc>
 800b28e:	d102      	bne.n	800b296 <_dtoa_r+0xb96>
 800b290:	f019 0f01 	tst.w	r9, #1
 800b294:	d192      	bne.n	800b1bc <_dtoa_r+0xabc>
 800b296:	462b      	mov	r3, r5
 800b298:	461d      	mov	r5, r3
 800b29a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b29e:	2a30      	cmp	r2, #48	; 0x30
 800b2a0:	d0fa      	beq.n	800b298 <_dtoa_r+0xb98>
 800b2a2:	e6dd      	b.n	800b060 <_dtoa_r+0x960>
 800b2a4:	9a00      	ldr	r2, [sp, #0]
 800b2a6:	429a      	cmp	r2, r3
 800b2a8:	d189      	bne.n	800b1be <_dtoa_r+0xabe>
 800b2aa:	f10b 0b01 	add.w	fp, fp, #1
 800b2ae:	2331      	movs	r3, #49	; 0x31
 800b2b0:	e796      	b.n	800b1e0 <_dtoa_r+0xae0>
 800b2b2:	4b0a      	ldr	r3, [pc, #40]	; (800b2dc <_dtoa_r+0xbdc>)
 800b2b4:	f7ff ba99 	b.w	800a7ea <_dtoa_r+0xea>
 800b2b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	f47f aa6d 	bne.w	800a79a <_dtoa_r+0x9a>
 800b2c0:	4b07      	ldr	r3, [pc, #28]	; (800b2e0 <_dtoa_r+0xbe0>)
 800b2c2:	f7ff ba92 	b.w	800a7ea <_dtoa_r+0xea>
 800b2c6:	9b01      	ldr	r3, [sp, #4]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	dcb5      	bgt.n	800b238 <_dtoa_r+0xb38>
 800b2cc:	9b07      	ldr	r3, [sp, #28]
 800b2ce:	2b02      	cmp	r3, #2
 800b2d0:	f73f aeb1 	bgt.w	800b036 <_dtoa_r+0x936>
 800b2d4:	e7b0      	b.n	800b238 <_dtoa_r+0xb38>
 800b2d6:	bf00      	nop
 800b2d8:	0800d2c1 	.word	0x0800d2c1
 800b2dc:	0800d219 	.word	0x0800d219
 800b2e0:	0800d245 	.word	0x0800d245

0800b2e4 <_free_r>:
 800b2e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b2e6:	2900      	cmp	r1, #0
 800b2e8:	d044      	beq.n	800b374 <_free_r+0x90>
 800b2ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b2ee:	9001      	str	r0, [sp, #4]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	f1a1 0404 	sub.w	r4, r1, #4
 800b2f6:	bfb8      	it	lt
 800b2f8:	18e4      	addlt	r4, r4, r3
 800b2fa:	f000 fc51 	bl	800bba0 <__malloc_lock>
 800b2fe:	4a1e      	ldr	r2, [pc, #120]	; (800b378 <_free_r+0x94>)
 800b300:	9801      	ldr	r0, [sp, #4]
 800b302:	6813      	ldr	r3, [r2, #0]
 800b304:	b933      	cbnz	r3, 800b314 <_free_r+0x30>
 800b306:	6063      	str	r3, [r4, #4]
 800b308:	6014      	str	r4, [r2, #0]
 800b30a:	b003      	add	sp, #12
 800b30c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b310:	f000 bc4c 	b.w	800bbac <__malloc_unlock>
 800b314:	42a3      	cmp	r3, r4
 800b316:	d908      	bls.n	800b32a <_free_r+0x46>
 800b318:	6825      	ldr	r5, [r4, #0]
 800b31a:	1961      	adds	r1, r4, r5
 800b31c:	428b      	cmp	r3, r1
 800b31e:	bf01      	itttt	eq
 800b320:	6819      	ldreq	r1, [r3, #0]
 800b322:	685b      	ldreq	r3, [r3, #4]
 800b324:	1949      	addeq	r1, r1, r5
 800b326:	6021      	streq	r1, [r4, #0]
 800b328:	e7ed      	b.n	800b306 <_free_r+0x22>
 800b32a:	461a      	mov	r2, r3
 800b32c:	685b      	ldr	r3, [r3, #4]
 800b32e:	b10b      	cbz	r3, 800b334 <_free_r+0x50>
 800b330:	42a3      	cmp	r3, r4
 800b332:	d9fa      	bls.n	800b32a <_free_r+0x46>
 800b334:	6811      	ldr	r1, [r2, #0]
 800b336:	1855      	adds	r5, r2, r1
 800b338:	42a5      	cmp	r5, r4
 800b33a:	d10b      	bne.n	800b354 <_free_r+0x70>
 800b33c:	6824      	ldr	r4, [r4, #0]
 800b33e:	4421      	add	r1, r4
 800b340:	1854      	adds	r4, r2, r1
 800b342:	42a3      	cmp	r3, r4
 800b344:	6011      	str	r1, [r2, #0]
 800b346:	d1e0      	bne.n	800b30a <_free_r+0x26>
 800b348:	681c      	ldr	r4, [r3, #0]
 800b34a:	685b      	ldr	r3, [r3, #4]
 800b34c:	6053      	str	r3, [r2, #4]
 800b34e:	440c      	add	r4, r1
 800b350:	6014      	str	r4, [r2, #0]
 800b352:	e7da      	b.n	800b30a <_free_r+0x26>
 800b354:	d902      	bls.n	800b35c <_free_r+0x78>
 800b356:	230c      	movs	r3, #12
 800b358:	6003      	str	r3, [r0, #0]
 800b35a:	e7d6      	b.n	800b30a <_free_r+0x26>
 800b35c:	6825      	ldr	r5, [r4, #0]
 800b35e:	1961      	adds	r1, r4, r5
 800b360:	428b      	cmp	r3, r1
 800b362:	bf04      	itt	eq
 800b364:	6819      	ldreq	r1, [r3, #0]
 800b366:	685b      	ldreq	r3, [r3, #4]
 800b368:	6063      	str	r3, [r4, #4]
 800b36a:	bf04      	itt	eq
 800b36c:	1949      	addeq	r1, r1, r5
 800b36e:	6021      	streq	r1, [r4, #0]
 800b370:	6054      	str	r4, [r2, #4]
 800b372:	e7ca      	b.n	800b30a <_free_r+0x26>
 800b374:	b003      	add	sp, #12
 800b376:	bd30      	pop	{r4, r5, pc}
 800b378:	200006a0 	.word	0x200006a0

0800b37c <rshift>:
 800b37c:	6903      	ldr	r3, [r0, #16]
 800b37e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b382:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b386:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b38a:	f100 0414 	add.w	r4, r0, #20
 800b38e:	dd45      	ble.n	800b41c <rshift+0xa0>
 800b390:	f011 011f 	ands.w	r1, r1, #31
 800b394:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b398:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b39c:	d10c      	bne.n	800b3b8 <rshift+0x3c>
 800b39e:	f100 0710 	add.w	r7, r0, #16
 800b3a2:	4629      	mov	r1, r5
 800b3a4:	42b1      	cmp	r1, r6
 800b3a6:	d334      	bcc.n	800b412 <rshift+0x96>
 800b3a8:	1a9b      	subs	r3, r3, r2
 800b3aa:	009b      	lsls	r3, r3, #2
 800b3ac:	1eea      	subs	r2, r5, #3
 800b3ae:	4296      	cmp	r6, r2
 800b3b0:	bf38      	it	cc
 800b3b2:	2300      	movcc	r3, #0
 800b3b4:	4423      	add	r3, r4
 800b3b6:	e015      	b.n	800b3e4 <rshift+0x68>
 800b3b8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b3bc:	f1c1 0820 	rsb	r8, r1, #32
 800b3c0:	40cf      	lsrs	r7, r1
 800b3c2:	f105 0e04 	add.w	lr, r5, #4
 800b3c6:	46a1      	mov	r9, r4
 800b3c8:	4576      	cmp	r6, lr
 800b3ca:	46f4      	mov	ip, lr
 800b3cc:	d815      	bhi.n	800b3fa <rshift+0x7e>
 800b3ce:	1a9a      	subs	r2, r3, r2
 800b3d0:	0092      	lsls	r2, r2, #2
 800b3d2:	3a04      	subs	r2, #4
 800b3d4:	3501      	adds	r5, #1
 800b3d6:	42ae      	cmp	r6, r5
 800b3d8:	bf38      	it	cc
 800b3da:	2200      	movcc	r2, #0
 800b3dc:	18a3      	adds	r3, r4, r2
 800b3de:	50a7      	str	r7, [r4, r2]
 800b3e0:	b107      	cbz	r7, 800b3e4 <rshift+0x68>
 800b3e2:	3304      	adds	r3, #4
 800b3e4:	1b1a      	subs	r2, r3, r4
 800b3e6:	42a3      	cmp	r3, r4
 800b3e8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b3ec:	bf08      	it	eq
 800b3ee:	2300      	moveq	r3, #0
 800b3f0:	6102      	str	r2, [r0, #16]
 800b3f2:	bf08      	it	eq
 800b3f4:	6143      	streq	r3, [r0, #20]
 800b3f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b3fa:	f8dc c000 	ldr.w	ip, [ip]
 800b3fe:	fa0c fc08 	lsl.w	ip, ip, r8
 800b402:	ea4c 0707 	orr.w	r7, ip, r7
 800b406:	f849 7b04 	str.w	r7, [r9], #4
 800b40a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b40e:	40cf      	lsrs	r7, r1
 800b410:	e7da      	b.n	800b3c8 <rshift+0x4c>
 800b412:	f851 cb04 	ldr.w	ip, [r1], #4
 800b416:	f847 cf04 	str.w	ip, [r7, #4]!
 800b41a:	e7c3      	b.n	800b3a4 <rshift+0x28>
 800b41c:	4623      	mov	r3, r4
 800b41e:	e7e1      	b.n	800b3e4 <rshift+0x68>

0800b420 <__hexdig_fun>:
 800b420:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b424:	2b09      	cmp	r3, #9
 800b426:	d802      	bhi.n	800b42e <__hexdig_fun+0xe>
 800b428:	3820      	subs	r0, #32
 800b42a:	b2c0      	uxtb	r0, r0
 800b42c:	4770      	bx	lr
 800b42e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b432:	2b05      	cmp	r3, #5
 800b434:	d801      	bhi.n	800b43a <__hexdig_fun+0x1a>
 800b436:	3847      	subs	r0, #71	; 0x47
 800b438:	e7f7      	b.n	800b42a <__hexdig_fun+0xa>
 800b43a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b43e:	2b05      	cmp	r3, #5
 800b440:	d801      	bhi.n	800b446 <__hexdig_fun+0x26>
 800b442:	3827      	subs	r0, #39	; 0x27
 800b444:	e7f1      	b.n	800b42a <__hexdig_fun+0xa>
 800b446:	2000      	movs	r0, #0
 800b448:	4770      	bx	lr
	...

0800b44c <__gethex>:
 800b44c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b450:	4617      	mov	r7, r2
 800b452:	680a      	ldr	r2, [r1, #0]
 800b454:	b085      	sub	sp, #20
 800b456:	f102 0b02 	add.w	fp, r2, #2
 800b45a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b45e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b462:	4681      	mov	r9, r0
 800b464:	468a      	mov	sl, r1
 800b466:	9302      	str	r3, [sp, #8]
 800b468:	32fe      	adds	r2, #254	; 0xfe
 800b46a:	eb02 030b 	add.w	r3, r2, fp
 800b46e:	46d8      	mov	r8, fp
 800b470:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800b474:	9301      	str	r3, [sp, #4]
 800b476:	2830      	cmp	r0, #48	; 0x30
 800b478:	d0f7      	beq.n	800b46a <__gethex+0x1e>
 800b47a:	f7ff ffd1 	bl	800b420 <__hexdig_fun>
 800b47e:	4604      	mov	r4, r0
 800b480:	2800      	cmp	r0, #0
 800b482:	d138      	bne.n	800b4f6 <__gethex+0xaa>
 800b484:	49a7      	ldr	r1, [pc, #668]	; (800b724 <__gethex+0x2d8>)
 800b486:	2201      	movs	r2, #1
 800b488:	4640      	mov	r0, r8
 800b48a:	f7ff f811 	bl	800a4b0 <strncmp>
 800b48e:	4606      	mov	r6, r0
 800b490:	2800      	cmp	r0, #0
 800b492:	d169      	bne.n	800b568 <__gethex+0x11c>
 800b494:	f898 0001 	ldrb.w	r0, [r8, #1]
 800b498:	465d      	mov	r5, fp
 800b49a:	f7ff ffc1 	bl	800b420 <__hexdig_fun>
 800b49e:	2800      	cmp	r0, #0
 800b4a0:	d064      	beq.n	800b56c <__gethex+0x120>
 800b4a2:	465a      	mov	r2, fp
 800b4a4:	7810      	ldrb	r0, [r2, #0]
 800b4a6:	2830      	cmp	r0, #48	; 0x30
 800b4a8:	4690      	mov	r8, r2
 800b4aa:	f102 0201 	add.w	r2, r2, #1
 800b4ae:	d0f9      	beq.n	800b4a4 <__gethex+0x58>
 800b4b0:	f7ff ffb6 	bl	800b420 <__hexdig_fun>
 800b4b4:	2301      	movs	r3, #1
 800b4b6:	fab0 f480 	clz	r4, r0
 800b4ba:	0964      	lsrs	r4, r4, #5
 800b4bc:	465e      	mov	r6, fp
 800b4be:	9301      	str	r3, [sp, #4]
 800b4c0:	4642      	mov	r2, r8
 800b4c2:	4615      	mov	r5, r2
 800b4c4:	3201      	adds	r2, #1
 800b4c6:	7828      	ldrb	r0, [r5, #0]
 800b4c8:	f7ff ffaa 	bl	800b420 <__hexdig_fun>
 800b4cc:	2800      	cmp	r0, #0
 800b4ce:	d1f8      	bne.n	800b4c2 <__gethex+0x76>
 800b4d0:	4994      	ldr	r1, [pc, #592]	; (800b724 <__gethex+0x2d8>)
 800b4d2:	2201      	movs	r2, #1
 800b4d4:	4628      	mov	r0, r5
 800b4d6:	f7fe ffeb 	bl	800a4b0 <strncmp>
 800b4da:	b978      	cbnz	r0, 800b4fc <__gethex+0xb0>
 800b4dc:	b946      	cbnz	r6, 800b4f0 <__gethex+0xa4>
 800b4de:	1c6e      	adds	r6, r5, #1
 800b4e0:	4632      	mov	r2, r6
 800b4e2:	4615      	mov	r5, r2
 800b4e4:	3201      	adds	r2, #1
 800b4e6:	7828      	ldrb	r0, [r5, #0]
 800b4e8:	f7ff ff9a 	bl	800b420 <__hexdig_fun>
 800b4ec:	2800      	cmp	r0, #0
 800b4ee:	d1f8      	bne.n	800b4e2 <__gethex+0x96>
 800b4f0:	1b73      	subs	r3, r6, r5
 800b4f2:	009e      	lsls	r6, r3, #2
 800b4f4:	e004      	b.n	800b500 <__gethex+0xb4>
 800b4f6:	2400      	movs	r4, #0
 800b4f8:	4626      	mov	r6, r4
 800b4fa:	e7e1      	b.n	800b4c0 <__gethex+0x74>
 800b4fc:	2e00      	cmp	r6, #0
 800b4fe:	d1f7      	bne.n	800b4f0 <__gethex+0xa4>
 800b500:	782b      	ldrb	r3, [r5, #0]
 800b502:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b506:	2b50      	cmp	r3, #80	; 0x50
 800b508:	d13d      	bne.n	800b586 <__gethex+0x13a>
 800b50a:	786b      	ldrb	r3, [r5, #1]
 800b50c:	2b2b      	cmp	r3, #43	; 0x2b
 800b50e:	d02f      	beq.n	800b570 <__gethex+0x124>
 800b510:	2b2d      	cmp	r3, #45	; 0x2d
 800b512:	d031      	beq.n	800b578 <__gethex+0x12c>
 800b514:	1c69      	adds	r1, r5, #1
 800b516:	f04f 0b00 	mov.w	fp, #0
 800b51a:	7808      	ldrb	r0, [r1, #0]
 800b51c:	f7ff ff80 	bl	800b420 <__hexdig_fun>
 800b520:	1e42      	subs	r2, r0, #1
 800b522:	b2d2      	uxtb	r2, r2
 800b524:	2a18      	cmp	r2, #24
 800b526:	d82e      	bhi.n	800b586 <__gethex+0x13a>
 800b528:	f1a0 0210 	sub.w	r2, r0, #16
 800b52c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b530:	f7ff ff76 	bl	800b420 <__hexdig_fun>
 800b534:	f100 3cff 	add.w	ip, r0, #4294967295
 800b538:	fa5f fc8c 	uxtb.w	ip, ip
 800b53c:	f1bc 0f18 	cmp.w	ip, #24
 800b540:	d91d      	bls.n	800b57e <__gethex+0x132>
 800b542:	f1bb 0f00 	cmp.w	fp, #0
 800b546:	d000      	beq.n	800b54a <__gethex+0xfe>
 800b548:	4252      	negs	r2, r2
 800b54a:	4416      	add	r6, r2
 800b54c:	f8ca 1000 	str.w	r1, [sl]
 800b550:	b1dc      	cbz	r4, 800b58a <__gethex+0x13e>
 800b552:	9b01      	ldr	r3, [sp, #4]
 800b554:	2b00      	cmp	r3, #0
 800b556:	bf14      	ite	ne
 800b558:	f04f 0800 	movne.w	r8, #0
 800b55c:	f04f 0806 	moveq.w	r8, #6
 800b560:	4640      	mov	r0, r8
 800b562:	b005      	add	sp, #20
 800b564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b568:	4645      	mov	r5, r8
 800b56a:	4626      	mov	r6, r4
 800b56c:	2401      	movs	r4, #1
 800b56e:	e7c7      	b.n	800b500 <__gethex+0xb4>
 800b570:	f04f 0b00 	mov.w	fp, #0
 800b574:	1ca9      	adds	r1, r5, #2
 800b576:	e7d0      	b.n	800b51a <__gethex+0xce>
 800b578:	f04f 0b01 	mov.w	fp, #1
 800b57c:	e7fa      	b.n	800b574 <__gethex+0x128>
 800b57e:	230a      	movs	r3, #10
 800b580:	fb03 0002 	mla	r0, r3, r2, r0
 800b584:	e7d0      	b.n	800b528 <__gethex+0xdc>
 800b586:	4629      	mov	r1, r5
 800b588:	e7e0      	b.n	800b54c <__gethex+0x100>
 800b58a:	eba5 0308 	sub.w	r3, r5, r8
 800b58e:	3b01      	subs	r3, #1
 800b590:	4621      	mov	r1, r4
 800b592:	2b07      	cmp	r3, #7
 800b594:	dc0a      	bgt.n	800b5ac <__gethex+0x160>
 800b596:	4648      	mov	r0, r9
 800b598:	f000 fb0e 	bl	800bbb8 <_Balloc>
 800b59c:	4604      	mov	r4, r0
 800b59e:	b940      	cbnz	r0, 800b5b2 <__gethex+0x166>
 800b5a0:	4b61      	ldr	r3, [pc, #388]	; (800b728 <__gethex+0x2dc>)
 800b5a2:	4602      	mov	r2, r0
 800b5a4:	21e4      	movs	r1, #228	; 0xe4
 800b5a6:	4861      	ldr	r0, [pc, #388]	; (800b72c <__gethex+0x2e0>)
 800b5a8:	f001 f9f0 	bl	800c98c <__assert_func>
 800b5ac:	3101      	adds	r1, #1
 800b5ae:	105b      	asrs	r3, r3, #1
 800b5b0:	e7ef      	b.n	800b592 <__gethex+0x146>
 800b5b2:	f100 0a14 	add.w	sl, r0, #20
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	495a      	ldr	r1, [pc, #360]	; (800b724 <__gethex+0x2d8>)
 800b5ba:	f8cd a004 	str.w	sl, [sp, #4]
 800b5be:	469b      	mov	fp, r3
 800b5c0:	45a8      	cmp	r8, r5
 800b5c2:	d342      	bcc.n	800b64a <__gethex+0x1fe>
 800b5c4:	9801      	ldr	r0, [sp, #4]
 800b5c6:	f840 bb04 	str.w	fp, [r0], #4
 800b5ca:	eba0 000a 	sub.w	r0, r0, sl
 800b5ce:	1080      	asrs	r0, r0, #2
 800b5d0:	6120      	str	r0, [r4, #16]
 800b5d2:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800b5d6:	4658      	mov	r0, fp
 800b5d8:	f000 fbe0 	bl	800bd9c <__hi0bits>
 800b5dc:	683d      	ldr	r5, [r7, #0]
 800b5de:	eba8 0000 	sub.w	r0, r8, r0
 800b5e2:	42a8      	cmp	r0, r5
 800b5e4:	dd59      	ble.n	800b69a <__gethex+0x24e>
 800b5e6:	eba0 0805 	sub.w	r8, r0, r5
 800b5ea:	4641      	mov	r1, r8
 800b5ec:	4620      	mov	r0, r4
 800b5ee:	f000 ff6f 	bl	800c4d0 <__any_on>
 800b5f2:	4683      	mov	fp, r0
 800b5f4:	b1b8      	cbz	r0, 800b626 <__gethex+0x1da>
 800b5f6:	f108 33ff 	add.w	r3, r8, #4294967295
 800b5fa:	1159      	asrs	r1, r3, #5
 800b5fc:	f003 021f 	and.w	r2, r3, #31
 800b600:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b604:	f04f 0b01 	mov.w	fp, #1
 800b608:	fa0b f202 	lsl.w	r2, fp, r2
 800b60c:	420a      	tst	r2, r1
 800b60e:	d00a      	beq.n	800b626 <__gethex+0x1da>
 800b610:	455b      	cmp	r3, fp
 800b612:	dd06      	ble.n	800b622 <__gethex+0x1d6>
 800b614:	f1a8 0102 	sub.w	r1, r8, #2
 800b618:	4620      	mov	r0, r4
 800b61a:	f000 ff59 	bl	800c4d0 <__any_on>
 800b61e:	2800      	cmp	r0, #0
 800b620:	d138      	bne.n	800b694 <__gethex+0x248>
 800b622:	f04f 0b02 	mov.w	fp, #2
 800b626:	4641      	mov	r1, r8
 800b628:	4620      	mov	r0, r4
 800b62a:	f7ff fea7 	bl	800b37c <rshift>
 800b62e:	4446      	add	r6, r8
 800b630:	68bb      	ldr	r3, [r7, #8]
 800b632:	42b3      	cmp	r3, r6
 800b634:	da41      	bge.n	800b6ba <__gethex+0x26e>
 800b636:	4621      	mov	r1, r4
 800b638:	4648      	mov	r0, r9
 800b63a:	f000 fafd 	bl	800bc38 <_Bfree>
 800b63e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b640:	2300      	movs	r3, #0
 800b642:	6013      	str	r3, [r2, #0]
 800b644:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800b648:	e78a      	b.n	800b560 <__gethex+0x114>
 800b64a:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800b64e:	2a2e      	cmp	r2, #46	; 0x2e
 800b650:	d014      	beq.n	800b67c <__gethex+0x230>
 800b652:	2b20      	cmp	r3, #32
 800b654:	d106      	bne.n	800b664 <__gethex+0x218>
 800b656:	9b01      	ldr	r3, [sp, #4]
 800b658:	f843 bb04 	str.w	fp, [r3], #4
 800b65c:	f04f 0b00 	mov.w	fp, #0
 800b660:	9301      	str	r3, [sp, #4]
 800b662:	465b      	mov	r3, fp
 800b664:	7828      	ldrb	r0, [r5, #0]
 800b666:	9303      	str	r3, [sp, #12]
 800b668:	f7ff feda 	bl	800b420 <__hexdig_fun>
 800b66c:	9b03      	ldr	r3, [sp, #12]
 800b66e:	f000 000f 	and.w	r0, r0, #15
 800b672:	4098      	lsls	r0, r3
 800b674:	ea4b 0b00 	orr.w	fp, fp, r0
 800b678:	3304      	adds	r3, #4
 800b67a:	e7a1      	b.n	800b5c0 <__gethex+0x174>
 800b67c:	45a8      	cmp	r8, r5
 800b67e:	d8e8      	bhi.n	800b652 <__gethex+0x206>
 800b680:	2201      	movs	r2, #1
 800b682:	4628      	mov	r0, r5
 800b684:	9303      	str	r3, [sp, #12]
 800b686:	f7fe ff13 	bl	800a4b0 <strncmp>
 800b68a:	4926      	ldr	r1, [pc, #152]	; (800b724 <__gethex+0x2d8>)
 800b68c:	9b03      	ldr	r3, [sp, #12]
 800b68e:	2800      	cmp	r0, #0
 800b690:	d1df      	bne.n	800b652 <__gethex+0x206>
 800b692:	e795      	b.n	800b5c0 <__gethex+0x174>
 800b694:	f04f 0b03 	mov.w	fp, #3
 800b698:	e7c5      	b.n	800b626 <__gethex+0x1da>
 800b69a:	da0b      	bge.n	800b6b4 <__gethex+0x268>
 800b69c:	eba5 0800 	sub.w	r8, r5, r0
 800b6a0:	4621      	mov	r1, r4
 800b6a2:	4642      	mov	r2, r8
 800b6a4:	4648      	mov	r0, r9
 800b6a6:	f000 fce1 	bl	800c06c <__lshift>
 800b6aa:	eba6 0608 	sub.w	r6, r6, r8
 800b6ae:	4604      	mov	r4, r0
 800b6b0:	f100 0a14 	add.w	sl, r0, #20
 800b6b4:	f04f 0b00 	mov.w	fp, #0
 800b6b8:	e7ba      	b.n	800b630 <__gethex+0x1e4>
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	42b3      	cmp	r3, r6
 800b6be:	dd73      	ble.n	800b7a8 <__gethex+0x35c>
 800b6c0:	1b9e      	subs	r6, r3, r6
 800b6c2:	42b5      	cmp	r5, r6
 800b6c4:	dc34      	bgt.n	800b730 <__gethex+0x2e4>
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	2b02      	cmp	r3, #2
 800b6ca:	d023      	beq.n	800b714 <__gethex+0x2c8>
 800b6cc:	2b03      	cmp	r3, #3
 800b6ce:	d025      	beq.n	800b71c <__gethex+0x2d0>
 800b6d0:	2b01      	cmp	r3, #1
 800b6d2:	d115      	bne.n	800b700 <__gethex+0x2b4>
 800b6d4:	42b5      	cmp	r5, r6
 800b6d6:	d113      	bne.n	800b700 <__gethex+0x2b4>
 800b6d8:	2d01      	cmp	r5, #1
 800b6da:	d10b      	bne.n	800b6f4 <__gethex+0x2a8>
 800b6dc:	9a02      	ldr	r2, [sp, #8]
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	6013      	str	r3, [r2, #0]
 800b6e2:	2301      	movs	r3, #1
 800b6e4:	6123      	str	r3, [r4, #16]
 800b6e6:	f8ca 3000 	str.w	r3, [sl]
 800b6ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b6ec:	f04f 0862 	mov.w	r8, #98	; 0x62
 800b6f0:	601c      	str	r4, [r3, #0]
 800b6f2:	e735      	b.n	800b560 <__gethex+0x114>
 800b6f4:	1e69      	subs	r1, r5, #1
 800b6f6:	4620      	mov	r0, r4
 800b6f8:	f000 feea 	bl	800c4d0 <__any_on>
 800b6fc:	2800      	cmp	r0, #0
 800b6fe:	d1ed      	bne.n	800b6dc <__gethex+0x290>
 800b700:	4621      	mov	r1, r4
 800b702:	4648      	mov	r0, r9
 800b704:	f000 fa98 	bl	800bc38 <_Bfree>
 800b708:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b70a:	2300      	movs	r3, #0
 800b70c:	6013      	str	r3, [r2, #0]
 800b70e:	f04f 0850 	mov.w	r8, #80	; 0x50
 800b712:	e725      	b.n	800b560 <__gethex+0x114>
 800b714:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b716:	2b00      	cmp	r3, #0
 800b718:	d1f2      	bne.n	800b700 <__gethex+0x2b4>
 800b71a:	e7df      	b.n	800b6dc <__gethex+0x290>
 800b71c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d1dc      	bne.n	800b6dc <__gethex+0x290>
 800b722:	e7ed      	b.n	800b700 <__gethex+0x2b4>
 800b724:	0800d0b4 	.word	0x0800d0b4
 800b728:	0800d2c1 	.word	0x0800d2c1
 800b72c:	0800d2d2 	.word	0x0800d2d2
 800b730:	f106 38ff 	add.w	r8, r6, #4294967295
 800b734:	f1bb 0f00 	cmp.w	fp, #0
 800b738:	d133      	bne.n	800b7a2 <__gethex+0x356>
 800b73a:	f1b8 0f00 	cmp.w	r8, #0
 800b73e:	d004      	beq.n	800b74a <__gethex+0x2fe>
 800b740:	4641      	mov	r1, r8
 800b742:	4620      	mov	r0, r4
 800b744:	f000 fec4 	bl	800c4d0 <__any_on>
 800b748:	4683      	mov	fp, r0
 800b74a:	ea4f 1268 	mov.w	r2, r8, asr #5
 800b74e:	2301      	movs	r3, #1
 800b750:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b754:	f008 081f 	and.w	r8, r8, #31
 800b758:	fa03 f308 	lsl.w	r3, r3, r8
 800b75c:	4213      	tst	r3, r2
 800b75e:	4631      	mov	r1, r6
 800b760:	4620      	mov	r0, r4
 800b762:	bf18      	it	ne
 800b764:	f04b 0b02 	orrne.w	fp, fp, #2
 800b768:	1bad      	subs	r5, r5, r6
 800b76a:	f7ff fe07 	bl	800b37c <rshift>
 800b76e:	687e      	ldr	r6, [r7, #4]
 800b770:	f04f 0802 	mov.w	r8, #2
 800b774:	f1bb 0f00 	cmp.w	fp, #0
 800b778:	d04a      	beq.n	800b810 <__gethex+0x3c4>
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	2b02      	cmp	r3, #2
 800b77e:	d016      	beq.n	800b7ae <__gethex+0x362>
 800b780:	2b03      	cmp	r3, #3
 800b782:	d018      	beq.n	800b7b6 <__gethex+0x36a>
 800b784:	2b01      	cmp	r3, #1
 800b786:	d109      	bne.n	800b79c <__gethex+0x350>
 800b788:	f01b 0f02 	tst.w	fp, #2
 800b78c:	d006      	beq.n	800b79c <__gethex+0x350>
 800b78e:	f8da 3000 	ldr.w	r3, [sl]
 800b792:	ea4b 0b03 	orr.w	fp, fp, r3
 800b796:	f01b 0f01 	tst.w	fp, #1
 800b79a:	d10f      	bne.n	800b7bc <__gethex+0x370>
 800b79c:	f048 0810 	orr.w	r8, r8, #16
 800b7a0:	e036      	b.n	800b810 <__gethex+0x3c4>
 800b7a2:	f04f 0b01 	mov.w	fp, #1
 800b7a6:	e7d0      	b.n	800b74a <__gethex+0x2fe>
 800b7a8:	f04f 0801 	mov.w	r8, #1
 800b7ac:	e7e2      	b.n	800b774 <__gethex+0x328>
 800b7ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b7b0:	f1c3 0301 	rsb	r3, r3, #1
 800b7b4:	930f      	str	r3, [sp, #60]	; 0x3c
 800b7b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d0ef      	beq.n	800b79c <__gethex+0x350>
 800b7bc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b7c0:	f104 0214 	add.w	r2, r4, #20
 800b7c4:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800b7c8:	9301      	str	r3, [sp, #4]
 800b7ca:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	4694      	mov	ip, r2
 800b7d2:	f852 1b04 	ldr.w	r1, [r2], #4
 800b7d6:	f1b1 3fff 	cmp.w	r1, #4294967295
 800b7da:	d01e      	beq.n	800b81a <__gethex+0x3ce>
 800b7dc:	3101      	adds	r1, #1
 800b7de:	f8cc 1000 	str.w	r1, [ip]
 800b7e2:	f1b8 0f02 	cmp.w	r8, #2
 800b7e6:	f104 0214 	add.w	r2, r4, #20
 800b7ea:	d13d      	bne.n	800b868 <__gethex+0x41c>
 800b7ec:	683b      	ldr	r3, [r7, #0]
 800b7ee:	3b01      	subs	r3, #1
 800b7f0:	42ab      	cmp	r3, r5
 800b7f2:	d10b      	bne.n	800b80c <__gethex+0x3c0>
 800b7f4:	1169      	asrs	r1, r5, #5
 800b7f6:	2301      	movs	r3, #1
 800b7f8:	f005 051f 	and.w	r5, r5, #31
 800b7fc:	fa03 f505 	lsl.w	r5, r3, r5
 800b800:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b804:	421d      	tst	r5, r3
 800b806:	bf18      	it	ne
 800b808:	f04f 0801 	movne.w	r8, #1
 800b80c:	f048 0820 	orr.w	r8, r8, #32
 800b810:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b812:	601c      	str	r4, [r3, #0]
 800b814:	9b02      	ldr	r3, [sp, #8]
 800b816:	601e      	str	r6, [r3, #0]
 800b818:	e6a2      	b.n	800b560 <__gethex+0x114>
 800b81a:	4290      	cmp	r0, r2
 800b81c:	f842 3c04 	str.w	r3, [r2, #-4]
 800b820:	d8d6      	bhi.n	800b7d0 <__gethex+0x384>
 800b822:	68a2      	ldr	r2, [r4, #8]
 800b824:	4593      	cmp	fp, r2
 800b826:	db17      	blt.n	800b858 <__gethex+0x40c>
 800b828:	6861      	ldr	r1, [r4, #4]
 800b82a:	4648      	mov	r0, r9
 800b82c:	3101      	adds	r1, #1
 800b82e:	f000 f9c3 	bl	800bbb8 <_Balloc>
 800b832:	4682      	mov	sl, r0
 800b834:	b918      	cbnz	r0, 800b83e <__gethex+0x3f2>
 800b836:	4b1b      	ldr	r3, [pc, #108]	; (800b8a4 <__gethex+0x458>)
 800b838:	4602      	mov	r2, r0
 800b83a:	2184      	movs	r1, #132	; 0x84
 800b83c:	e6b3      	b.n	800b5a6 <__gethex+0x15a>
 800b83e:	6922      	ldr	r2, [r4, #16]
 800b840:	3202      	adds	r2, #2
 800b842:	f104 010c 	add.w	r1, r4, #12
 800b846:	0092      	lsls	r2, r2, #2
 800b848:	300c      	adds	r0, #12
 800b84a:	f7fe feba 	bl	800a5c2 <memcpy>
 800b84e:	4621      	mov	r1, r4
 800b850:	4648      	mov	r0, r9
 800b852:	f000 f9f1 	bl	800bc38 <_Bfree>
 800b856:	4654      	mov	r4, sl
 800b858:	6922      	ldr	r2, [r4, #16]
 800b85a:	1c51      	adds	r1, r2, #1
 800b85c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800b860:	6121      	str	r1, [r4, #16]
 800b862:	2101      	movs	r1, #1
 800b864:	6151      	str	r1, [r2, #20]
 800b866:	e7bc      	b.n	800b7e2 <__gethex+0x396>
 800b868:	6921      	ldr	r1, [r4, #16]
 800b86a:	4559      	cmp	r1, fp
 800b86c:	dd0b      	ble.n	800b886 <__gethex+0x43a>
 800b86e:	2101      	movs	r1, #1
 800b870:	4620      	mov	r0, r4
 800b872:	f7ff fd83 	bl	800b37c <rshift>
 800b876:	68bb      	ldr	r3, [r7, #8]
 800b878:	3601      	adds	r6, #1
 800b87a:	42b3      	cmp	r3, r6
 800b87c:	f6ff aedb 	blt.w	800b636 <__gethex+0x1ea>
 800b880:	f04f 0801 	mov.w	r8, #1
 800b884:	e7c2      	b.n	800b80c <__gethex+0x3c0>
 800b886:	f015 051f 	ands.w	r5, r5, #31
 800b88a:	d0f9      	beq.n	800b880 <__gethex+0x434>
 800b88c:	9b01      	ldr	r3, [sp, #4]
 800b88e:	441a      	add	r2, r3
 800b890:	f1c5 0520 	rsb	r5, r5, #32
 800b894:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800b898:	f000 fa80 	bl	800bd9c <__hi0bits>
 800b89c:	42a8      	cmp	r0, r5
 800b89e:	dbe6      	blt.n	800b86e <__gethex+0x422>
 800b8a0:	e7ee      	b.n	800b880 <__gethex+0x434>
 800b8a2:	bf00      	nop
 800b8a4:	0800d2c1 	.word	0x0800d2c1

0800b8a8 <L_shift>:
 800b8a8:	f1c2 0208 	rsb	r2, r2, #8
 800b8ac:	0092      	lsls	r2, r2, #2
 800b8ae:	b570      	push	{r4, r5, r6, lr}
 800b8b0:	f1c2 0620 	rsb	r6, r2, #32
 800b8b4:	6843      	ldr	r3, [r0, #4]
 800b8b6:	6804      	ldr	r4, [r0, #0]
 800b8b8:	fa03 f506 	lsl.w	r5, r3, r6
 800b8bc:	432c      	orrs	r4, r5
 800b8be:	40d3      	lsrs	r3, r2
 800b8c0:	6004      	str	r4, [r0, #0]
 800b8c2:	f840 3f04 	str.w	r3, [r0, #4]!
 800b8c6:	4288      	cmp	r0, r1
 800b8c8:	d3f4      	bcc.n	800b8b4 <L_shift+0xc>
 800b8ca:	bd70      	pop	{r4, r5, r6, pc}

0800b8cc <__match>:
 800b8cc:	b530      	push	{r4, r5, lr}
 800b8ce:	6803      	ldr	r3, [r0, #0]
 800b8d0:	3301      	adds	r3, #1
 800b8d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b8d6:	b914      	cbnz	r4, 800b8de <__match+0x12>
 800b8d8:	6003      	str	r3, [r0, #0]
 800b8da:	2001      	movs	r0, #1
 800b8dc:	bd30      	pop	{r4, r5, pc}
 800b8de:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b8e2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b8e6:	2d19      	cmp	r5, #25
 800b8e8:	bf98      	it	ls
 800b8ea:	3220      	addls	r2, #32
 800b8ec:	42a2      	cmp	r2, r4
 800b8ee:	d0f0      	beq.n	800b8d2 <__match+0x6>
 800b8f0:	2000      	movs	r0, #0
 800b8f2:	e7f3      	b.n	800b8dc <__match+0x10>

0800b8f4 <__hexnan>:
 800b8f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8f8:	680b      	ldr	r3, [r1, #0]
 800b8fa:	6801      	ldr	r1, [r0, #0]
 800b8fc:	115e      	asrs	r6, r3, #5
 800b8fe:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b902:	f013 031f 	ands.w	r3, r3, #31
 800b906:	b087      	sub	sp, #28
 800b908:	bf18      	it	ne
 800b90a:	3604      	addne	r6, #4
 800b90c:	2500      	movs	r5, #0
 800b90e:	1f37      	subs	r7, r6, #4
 800b910:	4682      	mov	sl, r0
 800b912:	4690      	mov	r8, r2
 800b914:	9301      	str	r3, [sp, #4]
 800b916:	f846 5c04 	str.w	r5, [r6, #-4]
 800b91a:	46b9      	mov	r9, r7
 800b91c:	463c      	mov	r4, r7
 800b91e:	9502      	str	r5, [sp, #8]
 800b920:	46ab      	mov	fp, r5
 800b922:	784a      	ldrb	r2, [r1, #1]
 800b924:	1c4b      	adds	r3, r1, #1
 800b926:	9303      	str	r3, [sp, #12]
 800b928:	b342      	cbz	r2, 800b97c <__hexnan+0x88>
 800b92a:	4610      	mov	r0, r2
 800b92c:	9105      	str	r1, [sp, #20]
 800b92e:	9204      	str	r2, [sp, #16]
 800b930:	f7ff fd76 	bl	800b420 <__hexdig_fun>
 800b934:	2800      	cmp	r0, #0
 800b936:	d14f      	bne.n	800b9d8 <__hexnan+0xe4>
 800b938:	9a04      	ldr	r2, [sp, #16]
 800b93a:	9905      	ldr	r1, [sp, #20]
 800b93c:	2a20      	cmp	r2, #32
 800b93e:	d818      	bhi.n	800b972 <__hexnan+0x7e>
 800b940:	9b02      	ldr	r3, [sp, #8]
 800b942:	459b      	cmp	fp, r3
 800b944:	dd13      	ble.n	800b96e <__hexnan+0x7a>
 800b946:	454c      	cmp	r4, r9
 800b948:	d206      	bcs.n	800b958 <__hexnan+0x64>
 800b94a:	2d07      	cmp	r5, #7
 800b94c:	dc04      	bgt.n	800b958 <__hexnan+0x64>
 800b94e:	462a      	mov	r2, r5
 800b950:	4649      	mov	r1, r9
 800b952:	4620      	mov	r0, r4
 800b954:	f7ff ffa8 	bl	800b8a8 <L_shift>
 800b958:	4544      	cmp	r4, r8
 800b95a:	d950      	bls.n	800b9fe <__hexnan+0x10a>
 800b95c:	2300      	movs	r3, #0
 800b95e:	f1a4 0904 	sub.w	r9, r4, #4
 800b962:	f844 3c04 	str.w	r3, [r4, #-4]
 800b966:	f8cd b008 	str.w	fp, [sp, #8]
 800b96a:	464c      	mov	r4, r9
 800b96c:	461d      	mov	r5, r3
 800b96e:	9903      	ldr	r1, [sp, #12]
 800b970:	e7d7      	b.n	800b922 <__hexnan+0x2e>
 800b972:	2a29      	cmp	r2, #41	; 0x29
 800b974:	d155      	bne.n	800ba22 <__hexnan+0x12e>
 800b976:	3102      	adds	r1, #2
 800b978:	f8ca 1000 	str.w	r1, [sl]
 800b97c:	f1bb 0f00 	cmp.w	fp, #0
 800b980:	d04f      	beq.n	800ba22 <__hexnan+0x12e>
 800b982:	454c      	cmp	r4, r9
 800b984:	d206      	bcs.n	800b994 <__hexnan+0xa0>
 800b986:	2d07      	cmp	r5, #7
 800b988:	dc04      	bgt.n	800b994 <__hexnan+0xa0>
 800b98a:	462a      	mov	r2, r5
 800b98c:	4649      	mov	r1, r9
 800b98e:	4620      	mov	r0, r4
 800b990:	f7ff ff8a 	bl	800b8a8 <L_shift>
 800b994:	4544      	cmp	r4, r8
 800b996:	d934      	bls.n	800ba02 <__hexnan+0x10e>
 800b998:	f1a8 0204 	sub.w	r2, r8, #4
 800b99c:	4623      	mov	r3, r4
 800b99e:	f853 1b04 	ldr.w	r1, [r3], #4
 800b9a2:	f842 1f04 	str.w	r1, [r2, #4]!
 800b9a6:	429f      	cmp	r7, r3
 800b9a8:	d2f9      	bcs.n	800b99e <__hexnan+0xaa>
 800b9aa:	1b3b      	subs	r3, r7, r4
 800b9ac:	f023 0303 	bic.w	r3, r3, #3
 800b9b0:	3304      	adds	r3, #4
 800b9b2:	3e03      	subs	r6, #3
 800b9b4:	3401      	adds	r4, #1
 800b9b6:	42a6      	cmp	r6, r4
 800b9b8:	bf38      	it	cc
 800b9ba:	2304      	movcc	r3, #4
 800b9bc:	4443      	add	r3, r8
 800b9be:	2200      	movs	r2, #0
 800b9c0:	f843 2b04 	str.w	r2, [r3], #4
 800b9c4:	429f      	cmp	r7, r3
 800b9c6:	d2fb      	bcs.n	800b9c0 <__hexnan+0xcc>
 800b9c8:	683b      	ldr	r3, [r7, #0]
 800b9ca:	b91b      	cbnz	r3, 800b9d4 <__hexnan+0xe0>
 800b9cc:	4547      	cmp	r7, r8
 800b9ce:	d126      	bne.n	800ba1e <__hexnan+0x12a>
 800b9d0:	2301      	movs	r3, #1
 800b9d2:	603b      	str	r3, [r7, #0]
 800b9d4:	2005      	movs	r0, #5
 800b9d6:	e025      	b.n	800ba24 <__hexnan+0x130>
 800b9d8:	3501      	adds	r5, #1
 800b9da:	2d08      	cmp	r5, #8
 800b9dc:	f10b 0b01 	add.w	fp, fp, #1
 800b9e0:	dd06      	ble.n	800b9f0 <__hexnan+0xfc>
 800b9e2:	4544      	cmp	r4, r8
 800b9e4:	d9c3      	bls.n	800b96e <__hexnan+0x7a>
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	f844 3c04 	str.w	r3, [r4, #-4]
 800b9ec:	2501      	movs	r5, #1
 800b9ee:	3c04      	subs	r4, #4
 800b9f0:	6822      	ldr	r2, [r4, #0]
 800b9f2:	f000 000f 	and.w	r0, r0, #15
 800b9f6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b9fa:	6020      	str	r0, [r4, #0]
 800b9fc:	e7b7      	b.n	800b96e <__hexnan+0x7a>
 800b9fe:	2508      	movs	r5, #8
 800ba00:	e7b5      	b.n	800b96e <__hexnan+0x7a>
 800ba02:	9b01      	ldr	r3, [sp, #4]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d0df      	beq.n	800b9c8 <__hexnan+0xd4>
 800ba08:	f1c3 0320 	rsb	r3, r3, #32
 800ba0c:	f04f 32ff 	mov.w	r2, #4294967295
 800ba10:	40da      	lsrs	r2, r3
 800ba12:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ba16:	4013      	ands	r3, r2
 800ba18:	f846 3c04 	str.w	r3, [r6, #-4]
 800ba1c:	e7d4      	b.n	800b9c8 <__hexnan+0xd4>
 800ba1e:	3f04      	subs	r7, #4
 800ba20:	e7d2      	b.n	800b9c8 <__hexnan+0xd4>
 800ba22:	2004      	movs	r0, #4
 800ba24:	b007      	add	sp, #28
 800ba26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800ba2c <malloc>:
 800ba2c:	4b02      	ldr	r3, [pc, #8]	; (800ba38 <malloc+0xc>)
 800ba2e:	4601      	mov	r1, r0
 800ba30:	6818      	ldr	r0, [r3, #0]
 800ba32:	f000 b823 	b.w	800ba7c <_malloc_r>
 800ba36:	bf00      	nop
 800ba38:	2000024c 	.word	0x2000024c

0800ba3c <sbrk_aligned>:
 800ba3c:	b570      	push	{r4, r5, r6, lr}
 800ba3e:	4e0e      	ldr	r6, [pc, #56]	; (800ba78 <sbrk_aligned+0x3c>)
 800ba40:	460c      	mov	r4, r1
 800ba42:	6831      	ldr	r1, [r6, #0]
 800ba44:	4605      	mov	r5, r0
 800ba46:	b911      	cbnz	r1, 800ba4e <sbrk_aligned+0x12>
 800ba48:	f000 ff90 	bl	800c96c <_sbrk_r>
 800ba4c:	6030      	str	r0, [r6, #0]
 800ba4e:	4621      	mov	r1, r4
 800ba50:	4628      	mov	r0, r5
 800ba52:	f000 ff8b 	bl	800c96c <_sbrk_r>
 800ba56:	1c43      	adds	r3, r0, #1
 800ba58:	d00a      	beq.n	800ba70 <sbrk_aligned+0x34>
 800ba5a:	1cc4      	adds	r4, r0, #3
 800ba5c:	f024 0403 	bic.w	r4, r4, #3
 800ba60:	42a0      	cmp	r0, r4
 800ba62:	d007      	beq.n	800ba74 <sbrk_aligned+0x38>
 800ba64:	1a21      	subs	r1, r4, r0
 800ba66:	4628      	mov	r0, r5
 800ba68:	f000 ff80 	bl	800c96c <_sbrk_r>
 800ba6c:	3001      	adds	r0, #1
 800ba6e:	d101      	bne.n	800ba74 <sbrk_aligned+0x38>
 800ba70:	f04f 34ff 	mov.w	r4, #4294967295
 800ba74:	4620      	mov	r0, r4
 800ba76:	bd70      	pop	{r4, r5, r6, pc}
 800ba78:	200006a4 	.word	0x200006a4

0800ba7c <_malloc_r>:
 800ba7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba80:	1ccd      	adds	r5, r1, #3
 800ba82:	f025 0503 	bic.w	r5, r5, #3
 800ba86:	3508      	adds	r5, #8
 800ba88:	2d0c      	cmp	r5, #12
 800ba8a:	bf38      	it	cc
 800ba8c:	250c      	movcc	r5, #12
 800ba8e:	2d00      	cmp	r5, #0
 800ba90:	4607      	mov	r7, r0
 800ba92:	db01      	blt.n	800ba98 <_malloc_r+0x1c>
 800ba94:	42a9      	cmp	r1, r5
 800ba96:	d905      	bls.n	800baa4 <_malloc_r+0x28>
 800ba98:	230c      	movs	r3, #12
 800ba9a:	603b      	str	r3, [r7, #0]
 800ba9c:	2600      	movs	r6, #0
 800ba9e:	4630      	mov	r0, r6
 800baa0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800baa4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800bb78 <_malloc_r+0xfc>
 800baa8:	f000 f87a 	bl	800bba0 <__malloc_lock>
 800baac:	f8d8 3000 	ldr.w	r3, [r8]
 800bab0:	461c      	mov	r4, r3
 800bab2:	bb5c      	cbnz	r4, 800bb0c <_malloc_r+0x90>
 800bab4:	4629      	mov	r1, r5
 800bab6:	4638      	mov	r0, r7
 800bab8:	f7ff ffc0 	bl	800ba3c <sbrk_aligned>
 800babc:	1c43      	adds	r3, r0, #1
 800babe:	4604      	mov	r4, r0
 800bac0:	d155      	bne.n	800bb6e <_malloc_r+0xf2>
 800bac2:	f8d8 4000 	ldr.w	r4, [r8]
 800bac6:	4626      	mov	r6, r4
 800bac8:	2e00      	cmp	r6, #0
 800baca:	d145      	bne.n	800bb58 <_malloc_r+0xdc>
 800bacc:	2c00      	cmp	r4, #0
 800bace:	d048      	beq.n	800bb62 <_malloc_r+0xe6>
 800bad0:	6823      	ldr	r3, [r4, #0]
 800bad2:	4631      	mov	r1, r6
 800bad4:	4638      	mov	r0, r7
 800bad6:	eb04 0903 	add.w	r9, r4, r3
 800bada:	f000 ff47 	bl	800c96c <_sbrk_r>
 800bade:	4581      	cmp	r9, r0
 800bae0:	d13f      	bne.n	800bb62 <_malloc_r+0xe6>
 800bae2:	6821      	ldr	r1, [r4, #0]
 800bae4:	1a6d      	subs	r5, r5, r1
 800bae6:	4629      	mov	r1, r5
 800bae8:	4638      	mov	r0, r7
 800baea:	f7ff ffa7 	bl	800ba3c <sbrk_aligned>
 800baee:	3001      	adds	r0, #1
 800baf0:	d037      	beq.n	800bb62 <_malloc_r+0xe6>
 800baf2:	6823      	ldr	r3, [r4, #0]
 800baf4:	442b      	add	r3, r5
 800baf6:	6023      	str	r3, [r4, #0]
 800baf8:	f8d8 3000 	ldr.w	r3, [r8]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d038      	beq.n	800bb72 <_malloc_r+0xf6>
 800bb00:	685a      	ldr	r2, [r3, #4]
 800bb02:	42a2      	cmp	r2, r4
 800bb04:	d12b      	bne.n	800bb5e <_malloc_r+0xe2>
 800bb06:	2200      	movs	r2, #0
 800bb08:	605a      	str	r2, [r3, #4]
 800bb0a:	e00f      	b.n	800bb2c <_malloc_r+0xb0>
 800bb0c:	6822      	ldr	r2, [r4, #0]
 800bb0e:	1b52      	subs	r2, r2, r5
 800bb10:	d41f      	bmi.n	800bb52 <_malloc_r+0xd6>
 800bb12:	2a0b      	cmp	r2, #11
 800bb14:	d917      	bls.n	800bb46 <_malloc_r+0xca>
 800bb16:	1961      	adds	r1, r4, r5
 800bb18:	42a3      	cmp	r3, r4
 800bb1a:	6025      	str	r5, [r4, #0]
 800bb1c:	bf18      	it	ne
 800bb1e:	6059      	strne	r1, [r3, #4]
 800bb20:	6863      	ldr	r3, [r4, #4]
 800bb22:	bf08      	it	eq
 800bb24:	f8c8 1000 	streq.w	r1, [r8]
 800bb28:	5162      	str	r2, [r4, r5]
 800bb2a:	604b      	str	r3, [r1, #4]
 800bb2c:	4638      	mov	r0, r7
 800bb2e:	f104 060b 	add.w	r6, r4, #11
 800bb32:	f000 f83b 	bl	800bbac <__malloc_unlock>
 800bb36:	f026 0607 	bic.w	r6, r6, #7
 800bb3a:	1d23      	adds	r3, r4, #4
 800bb3c:	1af2      	subs	r2, r6, r3
 800bb3e:	d0ae      	beq.n	800ba9e <_malloc_r+0x22>
 800bb40:	1b9b      	subs	r3, r3, r6
 800bb42:	50a3      	str	r3, [r4, r2]
 800bb44:	e7ab      	b.n	800ba9e <_malloc_r+0x22>
 800bb46:	42a3      	cmp	r3, r4
 800bb48:	6862      	ldr	r2, [r4, #4]
 800bb4a:	d1dd      	bne.n	800bb08 <_malloc_r+0x8c>
 800bb4c:	f8c8 2000 	str.w	r2, [r8]
 800bb50:	e7ec      	b.n	800bb2c <_malloc_r+0xb0>
 800bb52:	4623      	mov	r3, r4
 800bb54:	6864      	ldr	r4, [r4, #4]
 800bb56:	e7ac      	b.n	800bab2 <_malloc_r+0x36>
 800bb58:	4634      	mov	r4, r6
 800bb5a:	6876      	ldr	r6, [r6, #4]
 800bb5c:	e7b4      	b.n	800bac8 <_malloc_r+0x4c>
 800bb5e:	4613      	mov	r3, r2
 800bb60:	e7cc      	b.n	800bafc <_malloc_r+0x80>
 800bb62:	230c      	movs	r3, #12
 800bb64:	603b      	str	r3, [r7, #0]
 800bb66:	4638      	mov	r0, r7
 800bb68:	f000 f820 	bl	800bbac <__malloc_unlock>
 800bb6c:	e797      	b.n	800ba9e <_malloc_r+0x22>
 800bb6e:	6025      	str	r5, [r4, #0]
 800bb70:	e7dc      	b.n	800bb2c <_malloc_r+0xb0>
 800bb72:	605b      	str	r3, [r3, #4]
 800bb74:	deff      	udf	#255	; 0xff
 800bb76:	bf00      	nop
 800bb78:	200006a0 	.word	0x200006a0

0800bb7c <__ascii_mbtowc>:
 800bb7c:	b082      	sub	sp, #8
 800bb7e:	b901      	cbnz	r1, 800bb82 <__ascii_mbtowc+0x6>
 800bb80:	a901      	add	r1, sp, #4
 800bb82:	b142      	cbz	r2, 800bb96 <__ascii_mbtowc+0x1a>
 800bb84:	b14b      	cbz	r3, 800bb9a <__ascii_mbtowc+0x1e>
 800bb86:	7813      	ldrb	r3, [r2, #0]
 800bb88:	600b      	str	r3, [r1, #0]
 800bb8a:	7812      	ldrb	r2, [r2, #0]
 800bb8c:	1e10      	subs	r0, r2, #0
 800bb8e:	bf18      	it	ne
 800bb90:	2001      	movne	r0, #1
 800bb92:	b002      	add	sp, #8
 800bb94:	4770      	bx	lr
 800bb96:	4610      	mov	r0, r2
 800bb98:	e7fb      	b.n	800bb92 <__ascii_mbtowc+0x16>
 800bb9a:	f06f 0001 	mvn.w	r0, #1
 800bb9e:	e7f8      	b.n	800bb92 <__ascii_mbtowc+0x16>

0800bba0 <__malloc_lock>:
 800bba0:	4801      	ldr	r0, [pc, #4]	; (800bba8 <__malloc_lock+0x8>)
 800bba2:	f7fe bd0c 	b.w	800a5be <__retarget_lock_acquire_recursive>
 800bba6:	bf00      	nop
 800bba8:	2000069c 	.word	0x2000069c

0800bbac <__malloc_unlock>:
 800bbac:	4801      	ldr	r0, [pc, #4]	; (800bbb4 <__malloc_unlock+0x8>)
 800bbae:	f7fe bd07 	b.w	800a5c0 <__retarget_lock_release_recursive>
 800bbb2:	bf00      	nop
 800bbb4:	2000069c 	.word	0x2000069c

0800bbb8 <_Balloc>:
 800bbb8:	b570      	push	{r4, r5, r6, lr}
 800bbba:	69c6      	ldr	r6, [r0, #28]
 800bbbc:	4604      	mov	r4, r0
 800bbbe:	460d      	mov	r5, r1
 800bbc0:	b976      	cbnz	r6, 800bbe0 <_Balloc+0x28>
 800bbc2:	2010      	movs	r0, #16
 800bbc4:	f7ff ff32 	bl	800ba2c <malloc>
 800bbc8:	4602      	mov	r2, r0
 800bbca:	61e0      	str	r0, [r4, #28]
 800bbcc:	b920      	cbnz	r0, 800bbd8 <_Balloc+0x20>
 800bbce:	4b18      	ldr	r3, [pc, #96]	; (800bc30 <_Balloc+0x78>)
 800bbd0:	4818      	ldr	r0, [pc, #96]	; (800bc34 <_Balloc+0x7c>)
 800bbd2:	216b      	movs	r1, #107	; 0x6b
 800bbd4:	f000 feda 	bl	800c98c <__assert_func>
 800bbd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bbdc:	6006      	str	r6, [r0, #0]
 800bbde:	60c6      	str	r6, [r0, #12]
 800bbe0:	69e6      	ldr	r6, [r4, #28]
 800bbe2:	68f3      	ldr	r3, [r6, #12]
 800bbe4:	b183      	cbz	r3, 800bc08 <_Balloc+0x50>
 800bbe6:	69e3      	ldr	r3, [r4, #28]
 800bbe8:	68db      	ldr	r3, [r3, #12]
 800bbea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bbee:	b9b8      	cbnz	r0, 800bc20 <_Balloc+0x68>
 800bbf0:	2101      	movs	r1, #1
 800bbf2:	fa01 f605 	lsl.w	r6, r1, r5
 800bbf6:	1d72      	adds	r2, r6, #5
 800bbf8:	0092      	lsls	r2, r2, #2
 800bbfa:	4620      	mov	r0, r4
 800bbfc:	f000 fee4 	bl	800c9c8 <_calloc_r>
 800bc00:	b160      	cbz	r0, 800bc1c <_Balloc+0x64>
 800bc02:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bc06:	e00e      	b.n	800bc26 <_Balloc+0x6e>
 800bc08:	2221      	movs	r2, #33	; 0x21
 800bc0a:	2104      	movs	r1, #4
 800bc0c:	4620      	mov	r0, r4
 800bc0e:	f000 fedb 	bl	800c9c8 <_calloc_r>
 800bc12:	69e3      	ldr	r3, [r4, #28]
 800bc14:	60f0      	str	r0, [r6, #12]
 800bc16:	68db      	ldr	r3, [r3, #12]
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d1e4      	bne.n	800bbe6 <_Balloc+0x2e>
 800bc1c:	2000      	movs	r0, #0
 800bc1e:	bd70      	pop	{r4, r5, r6, pc}
 800bc20:	6802      	ldr	r2, [r0, #0]
 800bc22:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bc26:	2300      	movs	r3, #0
 800bc28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bc2c:	e7f7      	b.n	800bc1e <_Balloc+0x66>
 800bc2e:	bf00      	nop
 800bc30:	0800d252 	.word	0x0800d252
 800bc34:	0800d332 	.word	0x0800d332

0800bc38 <_Bfree>:
 800bc38:	b570      	push	{r4, r5, r6, lr}
 800bc3a:	69c6      	ldr	r6, [r0, #28]
 800bc3c:	4605      	mov	r5, r0
 800bc3e:	460c      	mov	r4, r1
 800bc40:	b976      	cbnz	r6, 800bc60 <_Bfree+0x28>
 800bc42:	2010      	movs	r0, #16
 800bc44:	f7ff fef2 	bl	800ba2c <malloc>
 800bc48:	4602      	mov	r2, r0
 800bc4a:	61e8      	str	r0, [r5, #28]
 800bc4c:	b920      	cbnz	r0, 800bc58 <_Bfree+0x20>
 800bc4e:	4b09      	ldr	r3, [pc, #36]	; (800bc74 <_Bfree+0x3c>)
 800bc50:	4809      	ldr	r0, [pc, #36]	; (800bc78 <_Bfree+0x40>)
 800bc52:	218f      	movs	r1, #143	; 0x8f
 800bc54:	f000 fe9a 	bl	800c98c <__assert_func>
 800bc58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bc5c:	6006      	str	r6, [r0, #0]
 800bc5e:	60c6      	str	r6, [r0, #12]
 800bc60:	b13c      	cbz	r4, 800bc72 <_Bfree+0x3a>
 800bc62:	69eb      	ldr	r3, [r5, #28]
 800bc64:	6862      	ldr	r2, [r4, #4]
 800bc66:	68db      	ldr	r3, [r3, #12]
 800bc68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bc6c:	6021      	str	r1, [r4, #0]
 800bc6e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bc72:	bd70      	pop	{r4, r5, r6, pc}
 800bc74:	0800d252 	.word	0x0800d252
 800bc78:	0800d332 	.word	0x0800d332

0800bc7c <__multadd>:
 800bc7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc80:	690d      	ldr	r5, [r1, #16]
 800bc82:	4607      	mov	r7, r0
 800bc84:	460c      	mov	r4, r1
 800bc86:	461e      	mov	r6, r3
 800bc88:	f101 0c14 	add.w	ip, r1, #20
 800bc8c:	2000      	movs	r0, #0
 800bc8e:	f8dc 3000 	ldr.w	r3, [ip]
 800bc92:	b299      	uxth	r1, r3
 800bc94:	fb02 6101 	mla	r1, r2, r1, r6
 800bc98:	0c1e      	lsrs	r6, r3, #16
 800bc9a:	0c0b      	lsrs	r3, r1, #16
 800bc9c:	fb02 3306 	mla	r3, r2, r6, r3
 800bca0:	b289      	uxth	r1, r1
 800bca2:	3001      	adds	r0, #1
 800bca4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bca8:	4285      	cmp	r5, r0
 800bcaa:	f84c 1b04 	str.w	r1, [ip], #4
 800bcae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bcb2:	dcec      	bgt.n	800bc8e <__multadd+0x12>
 800bcb4:	b30e      	cbz	r6, 800bcfa <__multadd+0x7e>
 800bcb6:	68a3      	ldr	r3, [r4, #8]
 800bcb8:	42ab      	cmp	r3, r5
 800bcba:	dc19      	bgt.n	800bcf0 <__multadd+0x74>
 800bcbc:	6861      	ldr	r1, [r4, #4]
 800bcbe:	4638      	mov	r0, r7
 800bcc0:	3101      	adds	r1, #1
 800bcc2:	f7ff ff79 	bl	800bbb8 <_Balloc>
 800bcc6:	4680      	mov	r8, r0
 800bcc8:	b928      	cbnz	r0, 800bcd6 <__multadd+0x5a>
 800bcca:	4602      	mov	r2, r0
 800bccc:	4b0c      	ldr	r3, [pc, #48]	; (800bd00 <__multadd+0x84>)
 800bcce:	480d      	ldr	r0, [pc, #52]	; (800bd04 <__multadd+0x88>)
 800bcd0:	21ba      	movs	r1, #186	; 0xba
 800bcd2:	f000 fe5b 	bl	800c98c <__assert_func>
 800bcd6:	6922      	ldr	r2, [r4, #16]
 800bcd8:	3202      	adds	r2, #2
 800bcda:	f104 010c 	add.w	r1, r4, #12
 800bcde:	0092      	lsls	r2, r2, #2
 800bce0:	300c      	adds	r0, #12
 800bce2:	f7fe fc6e 	bl	800a5c2 <memcpy>
 800bce6:	4621      	mov	r1, r4
 800bce8:	4638      	mov	r0, r7
 800bcea:	f7ff ffa5 	bl	800bc38 <_Bfree>
 800bcee:	4644      	mov	r4, r8
 800bcf0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bcf4:	3501      	adds	r5, #1
 800bcf6:	615e      	str	r6, [r3, #20]
 800bcf8:	6125      	str	r5, [r4, #16]
 800bcfa:	4620      	mov	r0, r4
 800bcfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd00:	0800d2c1 	.word	0x0800d2c1
 800bd04:	0800d332 	.word	0x0800d332

0800bd08 <__s2b>:
 800bd08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd0c:	460c      	mov	r4, r1
 800bd0e:	4615      	mov	r5, r2
 800bd10:	461f      	mov	r7, r3
 800bd12:	2209      	movs	r2, #9
 800bd14:	3308      	adds	r3, #8
 800bd16:	4606      	mov	r6, r0
 800bd18:	fb93 f3f2 	sdiv	r3, r3, r2
 800bd1c:	2100      	movs	r1, #0
 800bd1e:	2201      	movs	r2, #1
 800bd20:	429a      	cmp	r2, r3
 800bd22:	db09      	blt.n	800bd38 <__s2b+0x30>
 800bd24:	4630      	mov	r0, r6
 800bd26:	f7ff ff47 	bl	800bbb8 <_Balloc>
 800bd2a:	b940      	cbnz	r0, 800bd3e <__s2b+0x36>
 800bd2c:	4602      	mov	r2, r0
 800bd2e:	4b19      	ldr	r3, [pc, #100]	; (800bd94 <__s2b+0x8c>)
 800bd30:	4819      	ldr	r0, [pc, #100]	; (800bd98 <__s2b+0x90>)
 800bd32:	21d3      	movs	r1, #211	; 0xd3
 800bd34:	f000 fe2a 	bl	800c98c <__assert_func>
 800bd38:	0052      	lsls	r2, r2, #1
 800bd3a:	3101      	adds	r1, #1
 800bd3c:	e7f0      	b.n	800bd20 <__s2b+0x18>
 800bd3e:	9b08      	ldr	r3, [sp, #32]
 800bd40:	6143      	str	r3, [r0, #20]
 800bd42:	2d09      	cmp	r5, #9
 800bd44:	f04f 0301 	mov.w	r3, #1
 800bd48:	6103      	str	r3, [r0, #16]
 800bd4a:	dd16      	ble.n	800bd7a <__s2b+0x72>
 800bd4c:	f104 0909 	add.w	r9, r4, #9
 800bd50:	46c8      	mov	r8, r9
 800bd52:	442c      	add	r4, r5
 800bd54:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bd58:	4601      	mov	r1, r0
 800bd5a:	3b30      	subs	r3, #48	; 0x30
 800bd5c:	220a      	movs	r2, #10
 800bd5e:	4630      	mov	r0, r6
 800bd60:	f7ff ff8c 	bl	800bc7c <__multadd>
 800bd64:	45a0      	cmp	r8, r4
 800bd66:	d1f5      	bne.n	800bd54 <__s2b+0x4c>
 800bd68:	f1a5 0408 	sub.w	r4, r5, #8
 800bd6c:	444c      	add	r4, r9
 800bd6e:	1b2d      	subs	r5, r5, r4
 800bd70:	1963      	adds	r3, r4, r5
 800bd72:	42bb      	cmp	r3, r7
 800bd74:	db04      	blt.n	800bd80 <__s2b+0x78>
 800bd76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd7a:	340a      	adds	r4, #10
 800bd7c:	2509      	movs	r5, #9
 800bd7e:	e7f6      	b.n	800bd6e <__s2b+0x66>
 800bd80:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bd84:	4601      	mov	r1, r0
 800bd86:	3b30      	subs	r3, #48	; 0x30
 800bd88:	220a      	movs	r2, #10
 800bd8a:	4630      	mov	r0, r6
 800bd8c:	f7ff ff76 	bl	800bc7c <__multadd>
 800bd90:	e7ee      	b.n	800bd70 <__s2b+0x68>
 800bd92:	bf00      	nop
 800bd94:	0800d2c1 	.word	0x0800d2c1
 800bd98:	0800d332 	.word	0x0800d332

0800bd9c <__hi0bits>:
 800bd9c:	0c03      	lsrs	r3, r0, #16
 800bd9e:	041b      	lsls	r3, r3, #16
 800bda0:	b9d3      	cbnz	r3, 800bdd8 <__hi0bits+0x3c>
 800bda2:	0400      	lsls	r0, r0, #16
 800bda4:	2310      	movs	r3, #16
 800bda6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800bdaa:	bf04      	itt	eq
 800bdac:	0200      	lsleq	r0, r0, #8
 800bdae:	3308      	addeq	r3, #8
 800bdb0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800bdb4:	bf04      	itt	eq
 800bdb6:	0100      	lsleq	r0, r0, #4
 800bdb8:	3304      	addeq	r3, #4
 800bdba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bdbe:	bf04      	itt	eq
 800bdc0:	0080      	lsleq	r0, r0, #2
 800bdc2:	3302      	addeq	r3, #2
 800bdc4:	2800      	cmp	r0, #0
 800bdc6:	db05      	blt.n	800bdd4 <__hi0bits+0x38>
 800bdc8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800bdcc:	f103 0301 	add.w	r3, r3, #1
 800bdd0:	bf08      	it	eq
 800bdd2:	2320      	moveq	r3, #32
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	4770      	bx	lr
 800bdd8:	2300      	movs	r3, #0
 800bdda:	e7e4      	b.n	800bda6 <__hi0bits+0xa>

0800bddc <__lo0bits>:
 800bddc:	6803      	ldr	r3, [r0, #0]
 800bdde:	f013 0207 	ands.w	r2, r3, #7
 800bde2:	d00c      	beq.n	800bdfe <__lo0bits+0x22>
 800bde4:	07d9      	lsls	r1, r3, #31
 800bde6:	d422      	bmi.n	800be2e <__lo0bits+0x52>
 800bde8:	079a      	lsls	r2, r3, #30
 800bdea:	bf49      	itett	mi
 800bdec:	085b      	lsrmi	r3, r3, #1
 800bdee:	089b      	lsrpl	r3, r3, #2
 800bdf0:	6003      	strmi	r3, [r0, #0]
 800bdf2:	2201      	movmi	r2, #1
 800bdf4:	bf5c      	itt	pl
 800bdf6:	6003      	strpl	r3, [r0, #0]
 800bdf8:	2202      	movpl	r2, #2
 800bdfa:	4610      	mov	r0, r2
 800bdfc:	4770      	bx	lr
 800bdfe:	b299      	uxth	r1, r3
 800be00:	b909      	cbnz	r1, 800be06 <__lo0bits+0x2a>
 800be02:	0c1b      	lsrs	r3, r3, #16
 800be04:	2210      	movs	r2, #16
 800be06:	b2d9      	uxtb	r1, r3
 800be08:	b909      	cbnz	r1, 800be0e <__lo0bits+0x32>
 800be0a:	3208      	adds	r2, #8
 800be0c:	0a1b      	lsrs	r3, r3, #8
 800be0e:	0719      	lsls	r1, r3, #28
 800be10:	bf04      	itt	eq
 800be12:	091b      	lsreq	r3, r3, #4
 800be14:	3204      	addeq	r2, #4
 800be16:	0799      	lsls	r1, r3, #30
 800be18:	bf04      	itt	eq
 800be1a:	089b      	lsreq	r3, r3, #2
 800be1c:	3202      	addeq	r2, #2
 800be1e:	07d9      	lsls	r1, r3, #31
 800be20:	d403      	bmi.n	800be2a <__lo0bits+0x4e>
 800be22:	085b      	lsrs	r3, r3, #1
 800be24:	f102 0201 	add.w	r2, r2, #1
 800be28:	d003      	beq.n	800be32 <__lo0bits+0x56>
 800be2a:	6003      	str	r3, [r0, #0]
 800be2c:	e7e5      	b.n	800bdfa <__lo0bits+0x1e>
 800be2e:	2200      	movs	r2, #0
 800be30:	e7e3      	b.n	800bdfa <__lo0bits+0x1e>
 800be32:	2220      	movs	r2, #32
 800be34:	e7e1      	b.n	800bdfa <__lo0bits+0x1e>
	...

0800be38 <__i2b>:
 800be38:	b510      	push	{r4, lr}
 800be3a:	460c      	mov	r4, r1
 800be3c:	2101      	movs	r1, #1
 800be3e:	f7ff febb 	bl	800bbb8 <_Balloc>
 800be42:	4602      	mov	r2, r0
 800be44:	b928      	cbnz	r0, 800be52 <__i2b+0x1a>
 800be46:	4b05      	ldr	r3, [pc, #20]	; (800be5c <__i2b+0x24>)
 800be48:	4805      	ldr	r0, [pc, #20]	; (800be60 <__i2b+0x28>)
 800be4a:	f240 1145 	movw	r1, #325	; 0x145
 800be4e:	f000 fd9d 	bl	800c98c <__assert_func>
 800be52:	2301      	movs	r3, #1
 800be54:	6144      	str	r4, [r0, #20]
 800be56:	6103      	str	r3, [r0, #16]
 800be58:	bd10      	pop	{r4, pc}
 800be5a:	bf00      	nop
 800be5c:	0800d2c1 	.word	0x0800d2c1
 800be60:	0800d332 	.word	0x0800d332

0800be64 <__multiply>:
 800be64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be68:	4691      	mov	r9, r2
 800be6a:	690a      	ldr	r2, [r1, #16]
 800be6c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800be70:	429a      	cmp	r2, r3
 800be72:	bfb8      	it	lt
 800be74:	460b      	movlt	r3, r1
 800be76:	460c      	mov	r4, r1
 800be78:	bfbc      	itt	lt
 800be7a:	464c      	movlt	r4, r9
 800be7c:	4699      	movlt	r9, r3
 800be7e:	6927      	ldr	r7, [r4, #16]
 800be80:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800be84:	68a3      	ldr	r3, [r4, #8]
 800be86:	6861      	ldr	r1, [r4, #4]
 800be88:	eb07 060a 	add.w	r6, r7, sl
 800be8c:	42b3      	cmp	r3, r6
 800be8e:	b085      	sub	sp, #20
 800be90:	bfb8      	it	lt
 800be92:	3101      	addlt	r1, #1
 800be94:	f7ff fe90 	bl	800bbb8 <_Balloc>
 800be98:	b930      	cbnz	r0, 800bea8 <__multiply+0x44>
 800be9a:	4602      	mov	r2, r0
 800be9c:	4b44      	ldr	r3, [pc, #272]	; (800bfb0 <__multiply+0x14c>)
 800be9e:	4845      	ldr	r0, [pc, #276]	; (800bfb4 <__multiply+0x150>)
 800bea0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800bea4:	f000 fd72 	bl	800c98c <__assert_func>
 800bea8:	f100 0514 	add.w	r5, r0, #20
 800beac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800beb0:	462b      	mov	r3, r5
 800beb2:	2200      	movs	r2, #0
 800beb4:	4543      	cmp	r3, r8
 800beb6:	d321      	bcc.n	800befc <__multiply+0x98>
 800beb8:	f104 0314 	add.w	r3, r4, #20
 800bebc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800bec0:	f109 0314 	add.w	r3, r9, #20
 800bec4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800bec8:	9202      	str	r2, [sp, #8]
 800beca:	1b3a      	subs	r2, r7, r4
 800becc:	3a15      	subs	r2, #21
 800bece:	f022 0203 	bic.w	r2, r2, #3
 800bed2:	3204      	adds	r2, #4
 800bed4:	f104 0115 	add.w	r1, r4, #21
 800bed8:	428f      	cmp	r7, r1
 800beda:	bf38      	it	cc
 800bedc:	2204      	movcc	r2, #4
 800bede:	9201      	str	r2, [sp, #4]
 800bee0:	9a02      	ldr	r2, [sp, #8]
 800bee2:	9303      	str	r3, [sp, #12]
 800bee4:	429a      	cmp	r2, r3
 800bee6:	d80c      	bhi.n	800bf02 <__multiply+0x9e>
 800bee8:	2e00      	cmp	r6, #0
 800beea:	dd03      	ble.n	800bef4 <__multiply+0x90>
 800beec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d05b      	beq.n	800bfac <__multiply+0x148>
 800bef4:	6106      	str	r6, [r0, #16]
 800bef6:	b005      	add	sp, #20
 800bef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800befc:	f843 2b04 	str.w	r2, [r3], #4
 800bf00:	e7d8      	b.n	800beb4 <__multiply+0x50>
 800bf02:	f8b3 a000 	ldrh.w	sl, [r3]
 800bf06:	f1ba 0f00 	cmp.w	sl, #0
 800bf0a:	d024      	beq.n	800bf56 <__multiply+0xf2>
 800bf0c:	f104 0e14 	add.w	lr, r4, #20
 800bf10:	46a9      	mov	r9, r5
 800bf12:	f04f 0c00 	mov.w	ip, #0
 800bf16:	f85e 2b04 	ldr.w	r2, [lr], #4
 800bf1a:	f8d9 1000 	ldr.w	r1, [r9]
 800bf1e:	fa1f fb82 	uxth.w	fp, r2
 800bf22:	b289      	uxth	r1, r1
 800bf24:	fb0a 110b 	mla	r1, sl, fp, r1
 800bf28:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800bf2c:	f8d9 2000 	ldr.w	r2, [r9]
 800bf30:	4461      	add	r1, ip
 800bf32:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bf36:	fb0a c20b 	mla	r2, sl, fp, ip
 800bf3a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800bf3e:	b289      	uxth	r1, r1
 800bf40:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800bf44:	4577      	cmp	r7, lr
 800bf46:	f849 1b04 	str.w	r1, [r9], #4
 800bf4a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bf4e:	d8e2      	bhi.n	800bf16 <__multiply+0xb2>
 800bf50:	9a01      	ldr	r2, [sp, #4]
 800bf52:	f845 c002 	str.w	ip, [r5, r2]
 800bf56:	9a03      	ldr	r2, [sp, #12]
 800bf58:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bf5c:	3304      	adds	r3, #4
 800bf5e:	f1b9 0f00 	cmp.w	r9, #0
 800bf62:	d021      	beq.n	800bfa8 <__multiply+0x144>
 800bf64:	6829      	ldr	r1, [r5, #0]
 800bf66:	f104 0c14 	add.w	ip, r4, #20
 800bf6a:	46ae      	mov	lr, r5
 800bf6c:	f04f 0a00 	mov.w	sl, #0
 800bf70:	f8bc b000 	ldrh.w	fp, [ip]
 800bf74:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800bf78:	fb09 220b 	mla	r2, r9, fp, r2
 800bf7c:	4452      	add	r2, sl
 800bf7e:	b289      	uxth	r1, r1
 800bf80:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800bf84:	f84e 1b04 	str.w	r1, [lr], #4
 800bf88:	f85c 1b04 	ldr.w	r1, [ip], #4
 800bf8c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bf90:	f8be 1000 	ldrh.w	r1, [lr]
 800bf94:	fb09 110a 	mla	r1, r9, sl, r1
 800bf98:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800bf9c:	4567      	cmp	r7, ip
 800bf9e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bfa2:	d8e5      	bhi.n	800bf70 <__multiply+0x10c>
 800bfa4:	9a01      	ldr	r2, [sp, #4]
 800bfa6:	50a9      	str	r1, [r5, r2]
 800bfa8:	3504      	adds	r5, #4
 800bfaa:	e799      	b.n	800bee0 <__multiply+0x7c>
 800bfac:	3e01      	subs	r6, #1
 800bfae:	e79b      	b.n	800bee8 <__multiply+0x84>
 800bfb0:	0800d2c1 	.word	0x0800d2c1
 800bfb4:	0800d332 	.word	0x0800d332

0800bfb8 <__pow5mult>:
 800bfb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bfbc:	4615      	mov	r5, r2
 800bfbe:	f012 0203 	ands.w	r2, r2, #3
 800bfc2:	4606      	mov	r6, r0
 800bfc4:	460f      	mov	r7, r1
 800bfc6:	d007      	beq.n	800bfd8 <__pow5mult+0x20>
 800bfc8:	4c25      	ldr	r4, [pc, #148]	; (800c060 <__pow5mult+0xa8>)
 800bfca:	3a01      	subs	r2, #1
 800bfcc:	2300      	movs	r3, #0
 800bfce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bfd2:	f7ff fe53 	bl	800bc7c <__multadd>
 800bfd6:	4607      	mov	r7, r0
 800bfd8:	10ad      	asrs	r5, r5, #2
 800bfda:	d03d      	beq.n	800c058 <__pow5mult+0xa0>
 800bfdc:	69f4      	ldr	r4, [r6, #28]
 800bfde:	b97c      	cbnz	r4, 800c000 <__pow5mult+0x48>
 800bfe0:	2010      	movs	r0, #16
 800bfe2:	f7ff fd23 	bl	800ba2c <malloc>
 800bfe6:	4602      	mov	r2, r0
 800bfe8:	61f0      	str	r0, [r6, #28]
 800bfea:	b928      	cbnz	r0, 800bff8 <__pow5mult+0x40>
 800bfec:	4b1d      	ldr	r3, [pc, #116]	; (800c064 <__pow5mult+0xac>)
 800bfee:	481e      	ldr	r0, [pc, #120]	; (800c068 <__pow5mult+0xb0>)
 800bff0:	f240 11b3 	movw	r1, #435	; 0x1b3
 800bff4:	f000 fcca 	bl	800c98c <__assert_func>
 800bff8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bffc:	6004      	str	r4, [r0, #0]
 800bffe:	60c4      	str	r4, [r0, #12]
 800c000:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800c004:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c008:	b94c      	cbnz	r4, 800c01e <__pow5mult+0x66>
 800c00a:	f240 2171 	movw	r1, #625	; 0x271
 800c00e:	4630      	mov	r0, r6
 800c010:	f7ff ff12 	bl	800be38 <__i2b>
 800c014:	2300      	movs	r3, #0
 800c016:	f8c8 0008 	str.w	r0, [r8, #8]
 800c01a:	4604      	mov	r4, r0
 800c01c:	6003      	str	r3, [r0, #0]
 800c01e:	f04f 0900 	mov.w	r9, #0
 800c022:	07eb      	lsls	r3, r5, #31
 800c024:	d50a      	bpl.n	800c03c <__pow5mult+0x84>
 800c026:	4639      	mov	r1, r7
 800c028:	4622      	mov	r2, r4
 800c02a:	4630      	mov	r0, r6
 800c02c:	f7ff ff1a 	bl	800be64 <__multiply>
 800c030:	4639      	mov	r1, r7
 800c032:	4680      	mov	r8, r0
 800c034:	4630      	mov	r0, r6
 800c036:	f7ff fdff 	bl	800bc38 <_Bfree>
 800c03a:	4647      	mov	r7, r8
 800c03c:	106d      	asrs	r5, r5, #1
 800c03e:	d00b      	beq.n	800c058 <__pow5mult+0xa0>
 800c040:	6820      	ldr	r0, [r4, #0]
 800c042:	b938      	cbnz	r0, 800c054 <__pow5mult+0x9c>
 800c044:	4622      	mov	r2, r4
 800c046:	4621      	mov	r1, r4
 800c048:	4630      	mov	r0, r6
 800c04a:	f7ff ff0b 	bl	800be64 <__multiply>
 800c04e:	6020      	str	r0, [r4, #0]
 800c050:	f8c0 9000 	str.w	r9, [r0]
 800c054:	4604      	mov	r4, r0
 800c056:	e7e4      	b.n	800c022 <__pow5mult+0x6a>
 800c058:	4638      	mov	r0, r7
 800c05a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c05e:	bf00      	nop
 800c060:	0800d480 	.word	0x0800d480
 800c064:	0800d252 	.word	0x0800d252
 800c068:	0800d332 	.word	0x0800d332

0800c06c <__lshift>:
 800c06c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c070:	460c      	mov	r4, r1
 800c072:	6849      	ldr	r1, [r1, #4]
 800c074:	6923      	ldr	r3, [r4, #16]
 800c076:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c07a:	68a3      	ldr	r3, [r4, #8]
 800c07c:	4607      	mov	r7, r0
 800c07e:	4691      	mov	r9, r2
 800c080:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c084:	f108 0601 	add.w	r6, r8, #1
 800c088:	42b3      	cmp	r3, r6
 800c08a:	db0b      	blt.n	800c0a4 <__lshift+0x38>
 800c08c:	4638      	mov	r0, r7
 800c08e:	f7ff fd93 	bl	800bbb8 <_Balloc>
 800c092:	4605      	mov	r5, r0
 800c094:	b948      	cbnz	r0, 800c0aa <__lshift+0x3e>
 800c096:	4602      	mov	r2, r0
 800c098:	4b28      	ldr	r3, [pc, #160]	; (800c13c <__lshift+0xd0>)
 800c09a:	4829      	ldr	r0, [pc, #164]	; (800c140 <__lshift+0xd4>)
 800c09c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800c0a0:	f000 fc74 	bl	800c98c <__assert_func>
 800c0a4:	3101      	adds	r1, #1
 800c0a6:	005b      	lsls	r3, r3, #1
 800c0a8:	e7ee      	b.n	800c088 <__lshift+0x1c>
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	f100 0114 	add.w	r1, r0, #20
 800c0b0:	f100 0210 	add.w	r2, r0, #16
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	4553      	cmp	r3, sl
 800c0b8:	db33      	blt.n	800c122 <__lshift+0xb6>
 800c0ba:	6920      	ldr	r0, [r4, #16]
 800c0bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c0c0:	f104 0314 	add.w	r3, r4, #20
 800c0c4:	f019 091f 	ands.w	r9, r9, #31
 800c0c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c0cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c0d0:	d02b      	beq.n	800c12a <__lshift+0xbe>
 800c0d2:	f1c9 0e20 	rsb	lr, r9, #32
 800c0d6:	468a      	mov	sl, r1
 800c0d8:	2200      	movs	r2, #0
 800c0da:	6818      	ldr	r0, [r3, #0]
 800c0dc:	fa00 f009 	lsl.w	r0, r0, r9
 800c0e0:	4310      	orrs	r0, r2
 800c0e2:	f84a 0b04 	str.w	r0, [sl], #4
 800c0e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c0ea:	459c      	cmp	ip, r3
 800c0ec:	fa22 f20e 	lsr.w	r2, r2, lr
 800c0f0:	d8f3      	bhi.n	800c0da <__lshift+0x6e>
 800c0f2:	ebac 0304 	sub.w	r3, ip, r4
 800c0f6:	3b15      	subs	r3, #21
 800c0f8:	f023 0303 	bic.w	r3, r3, #3
 800c0fc:	3304      	adds	r3, #4
 800c0fe:	f104 0015 	add.w	r0, r4, #21
 800c102:	4584      	cmp	ip, r0
 800c104:	bf38      	it	cc
 800c106:	2304      	movcc	r3, #4
 800c108:	50ca      	str	r2, [r1, r3]
 800c10a:	b10a      	cbz	r2, 800c110 <__lshift+0xa4>
 800c10c:	f108 0602 	add.w	r6, r8, #2
 800c110:	3e01      	subs	r6, #1
 800c112:	4638      	mov	r0, r7
 800c114:	612e      	str	r6, [r5, #16]
 800c116:	4621      	mov	r1, r4
 800c118:	f7ff fd8e 	bl	800bc38 <_Bfree>
 800c11c:	4628      	mov	r0, r5
 800c11e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c122:	f842 0f04 	str.w	r0, [r2, #4]!
 800c126:	3301      	adds	r3, #1
 800c128:	e7c5      	b.n	800c0b6 <__lshift+0x4a>
 800c12a:	3904      	subs	r1, #4
 800c12c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c130:	f841 2f04 	str.w	r2, [r1, #4]!
 800c134:	459c      	cmp	ip, r3
 800c136:	d8f9      	bhi.n	800c12c <__lshift+0xc0>
 800c138:	e7ea      	b.n	800c110 <__lshift+0xa4>
 800c13a:	bf00      	nop
 800c13c:	0800d2c1 	.word	0x0800d2c1
 800c140:	0800d332 	.word	0x0800d332

0800c144 <__mcmp>:
 800c144:	b530      	push	{r4, r5, lr}
 800c146:	6902      	ldr	r2, [r0, #16]
 800c148:	690c      	ldr	r4, [r1, #16]
 800c14a:	1b12      	subs	r2, r2, r4
 800c14c:	d10e      	bne.n	800c16c <__mcmp+0x28>
 800c14e:	f100 0314 	add.w	r3, r0, #20
 800c152:	3114      	adds	r1, #20
 800c154:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c158:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c15c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c160:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c164:	42a5      	cmp	r5, r4
 800c166:	d003      	beq.n	800c170 <__mcmp+0x2c>
 800c168:	d305      	bcc.n	800c176 <__mcmp+0x32>
 800c16a:	2201      	movs	r2, #1
 800c16c:	4610      	mov	r0, r2
 800c16e:	bd30      	pop	{r4, r5, pc}
 800c170:	4283      	cmp	r3, r0
 800c172:	d3f3      	bcc.n	800c15c <__mcmp+0x18>
 800c174:	e7fa      	b.n	800c16c <__mcmp+0x28>
 800c176:	f04f 32ff 	mov.w	r2, #4294967295
 800c17a:	e7f7      	b.n	800c16c <__mcmp+0x28>

0800c17c <__mdiff>:
 800c17c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c180:	460c      	mov	r4, r1
 800c182:	4606      	mov	r6, r0
 800c184:	4611      	mov	r1, r2
 800c186:	4620      	mov	r0, r4
 800c188:	4690      	mov	r8, r2
 800c18a:	f7ff ffdb 	bl	800c144 <__mcmp>
 800c18e:	1e05      	subs	r5, r0, #0
 800c190:	d110      	bne.n	800c1b4 <__mdiff+0x38>
 800c192:	4629      	mov	r1, r5
 800c194:	4630      	mov	r0, r6
 800c196:	f7ff fd0f 	bl	800bbb8 <_Balloc>
 800c19a:	b930      	cbnz	r0, 800c1aa <__mdiff+0x2e>
 800c19c:	4b3a      	ldr	r3, [pc, #232]	; (800c288 <__mdiff+0x10c>)
 800c19e:	4602      	mov	r2, r0
 800c1a0:	f240 2137 	movw	r1, #567	; 0x237
 800c1a4:	4839      	ldr	r0, [pc, #228]	; (800c28c <__mdiff+0x110>)
 800c1a6:	f000 fbf1 	bl	800c98c <__assert_func>
 800c1aa:	2301      	movs	r3, #1
 800c1ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c1b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1b4:	bfa4      	itt	ge
 800c1b6:	4643      	movge	r3, r8
 800c1b8:	46a0      	movge	r8, r4
 800c1ba:	4630      	mov	r0, r6
 800c1bc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c1c0:	bfa6      	itte	ge
 800c1c2:	461c      	movge	r4, r3
 800c1c4:	2500      	movge	r5, #0
 800c1c6:	2501      	movlt	r5, #1
 800c1c8:	f7ff fcf6 	bl	800bbb8 <_Balloc>
 800c1cc:	b920      	cbnz	r0, 800c1d8 <__mdiff+0x5c>
 800c1ce:	4b2e      	ldr	r3, [pc, #184]	; (800c288 <__mdiff+0x10c>)
 800c1d0:	4602      	mov	r2, r0
 800c1d2:	f240 2145 	movw	r1, #581	; 0x245
 800c1d6:	e7e5      	b.n	800c1a4 <__mdiff+0x28>
 800c1d8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c1dc:	6926      	ldr	r6, [r4, #16]
 800c1de:	60c5      	str	r5, [r0, #12]
 800c1e0:	f104 0914 	add.w	r9, r4, #20
 800c1e4:	f108 0514 	add.w	r5, r8, #20
 800c1e8:	f100 0e14 	add.w	lr, r0, #20
 800c1ec:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c1f0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c1f4:	f108 0210 	add.w	r2, r8, #16
 800c1f8:	46f2      	mov	sl, lr
 800c1fa:	2100      	movs	r1, #0
 800c1fc:	f859 3b04 	ldr.w	r3, [r9], #4
 800c200:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c204:	fa11 f88b 	uxtah	r8, r1, fp
 800c208:	b299      	uxth	r1, r3
 800c20a:	0c1b      	lsrs	r3, r3, #16
 800c20c:	eba8 0801 	sub.w	r8, r8, r1
 800c210:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c214:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c218:	fa1f f888 	uxth.w	r8, r8
 800c21c:	1419      	asrs	r1, r3, #16
 800c21e:	454e      	cmp	r6, r9
 800c220:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c224:	f84a 3b04 	str.w	r3, [sl], #4
 800c228:	d8e8      	bhi.n	800c1fc <__mdiff+0x80>
 800c22a:	1b33      	subs	r3, r6, r4
 800c22c:	3b15      	subs	r3, #21
 800c22e:	f023 0303 	bic.w	r3, r3, #3
 800c232:	3304      	adds	r3, #4
 800c234:	3415      	adds	r4, #21
 800c236:	42a6      	cmp	r6, r4
 800c238:	bf38      	it	cc
 800c23a:	2304      	movcc	r3, #4
 800c23c:	441d      	add	r5, r3
 800c23e:	4473      	add	r3, lr
 800c240:	469e      	mov	lr, r3
 800c242:	462e      	mov	r6, r5
 800c244:	4566      	cmp	r6, ip
 800c246:	d30e      	bcc.n	800c266 <__mdiff+0xea>
 800c248:	f10c 0203 	add.w	r2, ip, #3
 800c24c:	1b52      	subs	r2, r2, r5
 800c24e:	f022 0203 	bic.w	r2, r2, #3
 800c252:	3d03      	subs	r5, #3
 800c254:	45ac      	cmp	ip, r5
 800c256:	bf38      	it	cc
 800c258:	2200      	movcc	r2, #0
 800c25a:	4413      	add	r3, r2
 800c25c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c260:	b17a      	cbz	r2, 800c282 <__mdiff+0x106>
 800c262:	6107      	str	r7, [r0, #16]
 800c264:	e7a4      	b.n	800c1b0 <__mdiff+0x34>
 800c266:	f856 8b04 	ldr.w	r8, [r6], #4
 800c26a:	fa11 f288 	uxtah	r2, r1, r8
 800c26e:	1414      	asrs	r4, r2, #16
 800c270:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c274:	b292      	uxth	r2, r2
 800c276:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c27a:	f84e 2b04 	str.w	r2, [lr], #4
 800c27e:	1421      	asrs	r1, r4, #16
 800c280:	e7e0      	b.n	800c244 <__mdiff+0xc8>
 800c282:	3f01      	subs	r7, #1
 800c284:	e7ea      	b.n	800c25c <__mdiff+0xe0>
 800c286:	bf00      	nop
 800c288:	0800d2c1 	.word	0x0800d2c1
 800c28c:	0800d332 	.word	0x0800d332

0800c290 <__ulp>:
 800c290:	b082      	sub	sp, #8
 800c292:	ed8d 0b00 	vstr	d0, [sp]
 800c296:	9a01      	ldr	r2, [sp, #4]
 800c298:	4b0f      	ldr	r3, [pc, #60]	; (800c2d8 <__ulp+0x48>)
 800c29a:	4013      	ands	r3, r2
 800c29c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	dc08      	bgt.n	800c2b6 <__ulp+0x26>
 800c2a4:	425b      	negs	r3, r3
 800c2a6:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800c2aa:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c2ae:	da04      	bge.n	800c2ba <__ulp+0x2a>
 800c2b0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800c2b4:	4113      	asrs	r3, r2
 800c2b6:	2200      	movs	r2, #0
 800c2b8:	e008      	b.n	800c2cc <__ulp+0x3c>
 800c2ba:	f1a2 0314 	sub.w	r3, r2, #20
 800c2be:	2b1e      	cmp	r3, #30
 800c2c0:	bfda      	itte	le
 800c2c2:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800c2c6:	40da      	lsrle	r2, r3
 800c2c8:	2201      	movgt	r2, #1
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	4619      	mov	r1, r3
 800c2ce:	4610      	mov	r0, r2
 800c2d0:	ec41 0b10 	vmov	d0, r0, r1
 800c2d4:	b002      	add	sp, #8
 800c2d6:	4770      	bx	lr
 800c2d8:	7ff00000 	.word	0x7ff00000

0800c2dc <__b2d>:
 800c2dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2e0:	6906      	ldr	r6, [r0, #16]
 800c2e2:	f100 0814 	add.w	r8, r0, #20
 800c2e6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c2ea:	1f37      	subs	r7, r6, #4
 800c2ec:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c2f0:	4610      	mov	r0, r2
 800c2f2:	f7ff fd53 	bl	800bd9c <__hi0bits>
 800c2f6:	f1c0 0320 	rsb	r3, r0, #32
 800c2fa:	280a      	cmp	r0, #10
 800c2fc:	600b      	str	r3, [r1, #0]
 800c2fe:	491b      	ldr	r1, [pc, #108]	; (800c36c <__b2d+0x90>)
 800c300:	dc15      	bgt.n	800c32e <__b2d+0x52>
 800c302:	f1c0 0c0b 	rsb	ip, r0, #11
 800c306:	fa22 f30c 	lsr.w	r3, r2, ip
 800c30a:	45b8      	cmp	r8, r7
 800c30c:	ea43 0501 	orr.w	r5, r3, r1
 800c310:	bf34      	ite	cc
 800c312:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c316:	2300      	movcs	r3, #0
 800c318:	3015      	adds	r0, #21
 800c31a:	fa02 f000 	lsl.w	r0, r2, r0
 800c31e:	fa23 f30c 	lsr.w	r3, r3, ip
 800c322:	4303      	orrs	r3, r0
 800c324:	461c      	mov	r4, r3
 800c326:	ec45 4b10 	vmov	d0, r4, r5
 800c32a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c32e:	45b8      	cmp	r8, r7
 800c330:	bf3a      	itte	cc
 800c332:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c336:	f1a6 0708 	subcc.w	r7, r6, #8
 800c33a:	2300      	movcs	r3, #0
 800c33c:	380b      	subs	r0, #11
 800c33e:	d012      	beq.n	800c366 <__b2d+0x8a>
 800c340:	f1c0 0120 	rsb	r1, r0, #32
 800c344:	fa23 f401 	lsr.w	r4, r3, r1
 800c348:	4082      	lsls	r2, r0
 800c34a:	4322      	orrs	r2, r4
 800c34c:	4547      	cmp	r7, r8
 800c34e:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800c352:	bf8c      	ite	hi
 800c354:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c358:	2200      	movls	r2, #0
 800c35a:	4083      	lsls	r3, r0
 800c35c:	40ca      	lsrs	r2, r1
 800c35e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c362:	4313      	orrs	r3, r2
 800c364:	e7de      	b.n	800c324 <__b2d+0x48>
 800c366:	ea42 0501 	orr.w	r5, r2, r1
 800c36a:	e7db      	b.n	800c324 <__b2d+0x48>
 800c36c:	3ff00000 	.word	0x3ff00000

0800c370 <__d2b>:
 800c370:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c374:	460f      	mov	r7, r1
 800c376:	2101      	movs	r1, #1
 800c378:	ec59 8b10 	vmov	r8, r9, d0
 800c37c:	4616      	mov	r6, r2
 800c37e:	f7ff fc1b 	bl	800bbb8 <_Balloc>
 800c382:	4604      	mov	r4, r0
 800c384:	b930      	cbnz	r0, 800c394 <__d2b+0x24>
 800c386:	4602      	mov	r2, r0
 800c388:	4b24      	ldr	r3, [pc, #144]	; (800c41c <__d2b+0xac>)
 800c38a:	4825      	ldr	r0, [pc, #148]	; (800c420 <__d2b+0xb0>)
 800c38c:	f240 310f 	movw	r1, #783	; 0x30f
 800c390:	f000 fafc 	bl	800c98c <__assert_func>
 800c394:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c398:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c39c:	bb2d      	cbnz	r5, 800c3ea <__d2b+0x7a>
 800c39e:	9301      	str	r3, [sp, #4]
 800c3a0:	f1b8 0300 	subs.w	r3, r8, #0
 800c3a4:	d026      	beq.n	800c3f4 <__d2b+0x84>
 800c3a6:	4668      	mov	r0, sp
 800c3a8:	9300      	str	r3, [sp, #0]
 800c3aa:	f7ff fd17 	bl	800bddc <__lo0bits>
 800c3ae:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c3b2:	b1e8      	cbz	r0, 800c3f0 <__d2b+0x80>
 800c3b4:	f1c0 0320 	rsb	r3, r0, #32
 800c3b8:	fa02 f303 	lsl.w	r3, r2, r3
 800c3bc:	430b      	orrs	r3, r1
 800c3be:	40c2      	lsrs	r2, r0
 800c3c0:	6163      	str	r3, [r4, #20]
 800c3c2:	9201      	str	r2, [sp, #4]
 800c3c4:	9b01      	ldr	r3, [sp, #4]
 800c3c6:	61a3      	str	r3, [r4, #24]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	bf14      	ite	ne
 800c3cc:	2202      	movne	r2, #2
 800c3ce:	2201      	moveq	r2, #1
 800c3d0:	6122      	str	r2, [r4, #16]
 800c3d2:	b1bd      	cbz	r5, 800c404 <__d2b+0x94>
 800c3d4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c3d8:	4405      	add	r5, r0
 800c3da:	603d      	str	r5, [r7, #0]
 800c3dc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c3e0:	6030      	str	r0, [r6, #0]
 800c3e2:	4620      	mov	r0, r4
 800c3e4:	b003      	add	sp, #12
 800c3e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c3ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c3ee:	e7d6      	b.n	800c39e <__d2b+0x2e>
 800c3f0:	6161      	str	r1, [r4, #20]
 800c3f2:	e7e7      	b.n	800c3c4 <__d2b+0x54>
 800c3f4:	a801      	add	r0, sp, #4
 800c3f6:	f7ff fcf1 	bl	800bddc <__lo0bits>
 800c3fa:	9b01      	ldr	r3, [sp, #4]
 800c3fc:	6163      	str	r3, [r4, #20]
 800c3fe:	3020      	adds	r0, #32
 800c400:	2201      	movs	r2, #1
 800c402:	e7e5      	b.n	800c3d0 <__d2b+0x60>
 800c404:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c408:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c40c:	6038      	str	r0, [r7, #0]
 800c40e:	6918      	ldr	r0, [r3, #16]
 800c410:	f7ff fcc4 	bl	800bd9c <__hi0bits>
 800c414:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c418:	e7e2      	b.n	800c3e0 <__d2b+0x70>
 800c41a:	bf00      	nop
 800c41c:	0800d2c1 	.word	0x0800d2c1
 800c420:	0800d332 	.word	0x0800d332

0800c424 <__ratio>:
 800c424:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c428:	4688      	mov	r8, r1
 800c42a:	4669      	mov	r1, sp
 800c42c:	4681      	mov	r9, r0
 800c42e:	f7ff ff55 	bl	800c2dc <__b2d>
 800c432:	a901      	add	r1, sp, #4
 800c434:	4640      	mov	r0, r8
 800c436:	ec55 4b10 	vmov	r4, r5, d0
 800c43a:	f7ff ff4f 	bl	800c2dc <__b2d>
 800c43e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c442:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c446:	eba3 0c02 	sub.w	ip, r3, r2
 800c44a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c44e:	1a9b      	subs	r3, r3, r2
 800c450:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c454:	ec51 0b10 	vmov	r0, r1, d0
 800c458:	2b00      	cmp	r3, #0
 800c45a:	bfd6      	itet	le
 800c45c:	460a      	movle	r2, r1
 800c45e:	462a      	movgt	r2, r5
 800c460:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c464:	468b      	mov	fp, r1
 800c466:	462f      	mov	r7, r5
 800c468:	bfd4      	ite	le
 800c46a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c46e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c472:	4620      	mov	r0, r4
 800c474:	ee10 2a10 	vmov	r2, s0
 800c478:	465b      	mov	r3, fp
 800c47a:	4639      	mov	r1, r7
 800c47c:	f7f4 fa06 	bl	800088c <__aeabi_ddiv>
 800c480:	ec41 0b10 	vmov	d0, r0, r1
 800c484:	b003      	add	sp, #12
 800c486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c48a <__copybits>:
 800c48a:	3901      	subs	r1, #1
 800c48c:	b570      	push	{r4, r5, r6, lr}
 800c48e:	1149      	asrs	r1, r1, #5
 800c490:	6914      	ldr	r4, [r2, #16]
 800c492:	3101      	adds	r1, #1
 800c494:	f102 0314 	add.w	r3, r2, #20
 800c498:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c49c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c4a0:	1f05      	subs	r5, r0, #4
 800c4a2:	42a3      	cmp	r3, r4
 800c4a4:	d30c      	bcc.n	800c4c0 <__copybits+0x36>
 800c4a6:	1aa3      	subs	r3, r4, r2
 800c4a8:	3b11      	subs	r3, #17
 800c4aa:	f023 0303 	bic.w	r3, r3, #3
 800c4ae:	3211      	adds	r2, #17
 800c4b0:	42a2      	cmp	r2, r4
 800c4b2:	bf88      	it	hi
 800c4b4:	2300      	movhi	r3, #0
 800c4b6:	4418      	add	r0, r3
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	4288      	cmp	r0, r1
 800c4bc:	d305      	bcc.n	800c4ca <__copybits+0x40>
 800c4be:	bd70      	pop	{r4, r5, r6, pc}
 800c4c0:	f853 6b04 	ldr.w	r6, [r3], #4
 800c4c4:	f845 6f04 	str.w	r6, [r5, #4]!
 800c4c8:	e7eb      	b.n	800c4a2 <__copybits+0x18>
 800c4ca:	f840 3b04 	str.w	r3, [r0], #4
 800c4ce:	e7f4      	b.n	800c4ba <__copybits+0x30>

0800c4d0 <__any_on>:
 800c4d0:	f100 0214 	add.w	r2, r0, #20
 800c4d4:	6900      	ldr	r0, [r0, #16]
 800c4d6:	114b      	asrs	r3, r1, #5
 800c4d8:	4298      	cmp	r0, r3
 800c4da:	b510      	push	{r4, lr}
 800c4dc:	db11      	blt.n	800c502 <__any_on+0x32>
 800c4de:	dd0a      	ble.n	800c4f6 <__any_on+0x26>
 800c4e0:	f011 011f 	ands.w	r1, r1, #31
 800c4e4:	d007      	beq.n	800c4f6 <__any_on+0x26>
 800c4e6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c4ea:	fa24 f001 	lsr.w	r0, r4, r1
 800c4ee:	fa00 f101 	lsl.w	r1, r0, r1
 800c4f2:	428c      	cmp	r4, r1
 800c4f4:	d10b      	bne.n	800c50e <__any_on+0x3e>
 800c4f6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c4fa:	4293      	cmp	r3, r2
 800c4fc:	d803      	bhi.n	800c506 <__any_on+0x36>
 800c4fe:	2000      	movs	r0, #0
 800c500:	bd10      	pop	{r4, pc}
 800c502:	4603      	mov	r3, r0
 800c504:	e7f7      	b.n	800c4f6 <__any_on+0x26>
 800c506:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c50a:	2900      	cmp	r1, #0
 800c50c:	d0f5      	beq.n	800c4fa <__any_on+0x2a>
 800c50e:	2001      	movs	r0, #1
 800c510:	e7f6      	b.n	800c500 <__any_on+0x30>

0800c512 <__ascii_wctomb>:
 800c512:	b149      	cbz	r1, 800c528 <__ascii_wctomb+0x16>
 800c514:	2aff      	cmp	r2, #255	; 0xff
 800c516:	bf85      	ittet	hi
 800c518:	238a      	movhi	r3, #138	; 0x8a
 800c51a:	6003      	strhi	r3, [r0, #0]
 800c51c:	700a      	strbls	r2, [r1, #0]
 800c51e:	f04f 30ff 	movhi.w	r0, #4294967295
 800c522:	bf98      	it	ls
 800c524:	2001      	movls	r0, #1
 800c526:	4770      	bx	lr
 800c528:	4608      	mov	r0, r1
 800c52a:	4770      	bx	lr

0800c52c <__ssputs_r>:
 800c52c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c530:	688e      	ldr	r6, [r1, #8]
 800c532:	461f      	mov	r7, r3
 800c534:	42be      	cmp	r6, r7
 800c536:	680b      	ldr	r3, [r1, #0]
 800c538:	4682      	mov	sl, r0
 800c53a:	460c      	mov	r4, r1
 800c53c:	4690      	mov	r8, r2
 800c53e:	d82c      	bhi.n	800c59a <__ssputs_r+0x6e>
 800c540:	898a      	ldrh	r2, [r1, #12]
 800c542:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c546:	d026      	beq.n	800c596 <__ssputs_r+0x6a>
 800c548:	6965      	ldr	r5, [r4, #20]
 800c54a:	6909      	ldr	r1, [r1, #16]
 800c54c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c550:	eba3 0901 	sub.w	r9, r3, r1
 800c554:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c558:	1c7b      	adds	r3, r7, #1
 800c55a:	444b      	add	r3, r9
 800c55c:	106d      	asrs	r5, r5, #1
 800c55e:	429d      	cmp	r5, r3
 800c560:	bf38      	it	cc
 800c562:	461d      	movcc	r5, r3
 800c564:	0553      	lsls	r3, r2, #21
 800c566:	d527      	bpl.n	800c5b8 <__ssputs_r+0x8c>
 800c568:	4629      	mov	r1, r5
 800c56a:	f7ff fa87 	bl	800ba7c <_malloc_r>
 800c56e:	4606      	mov	r6, r0
 800c570:	b360      	cbz	r0, 800c5cc <__ssputs_r+0xa0>
 800c572:	6921      	ldr	r1, [r4, #16]
 800c574:	464a      	mov	r2, r9
 800c576:	f7fe f824 	bl	800a5c2 <memcpy>
 800c57a:	89a3      	ldrh	r3, [r4, #12]
 800c57c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c580:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c584:	81a3      	strh	r3, [r4, #12]
 800c586:	6126      	str	r6, [r4, #16]
 800c588:	6165      	str	r5, [r4, #20]
 800c58a:	444e      	add	r6, r9
 800c58c:	eba5 0509 	sub.w	r5, r5, r9
 800c590:	6026      	str	r6, [r4, #0]
 800c592:	60a5      	str	r5, [r4, #8]
 800c594:	463e      	mov	r6, r7
 800c596:	42be      	cmp	r6, r7
 800c598:	d900      	bls.n	800c59c <__ssputs_r+0x70>
 800c59a:	463e      	mov	r6, r7
 800c59c:	6820      	ldr	r0, [r4, #0]
 800c59e:	4632      	mov	r2, r6
 800c5a0:	4641      	mov	r1, r8
 800c5a2:	f000 f9c9 	bl	800c938 <memmove>
 800c5a6:	68a3      	ldr	r3, [r4, #8]
 800c5a8:	1b9b      	subs	r3, r3, r6
 800c5aa:	60a3      	str	r3, [r4, #8]
 800c5ac:	6823      	ldr	r3, [r4, #0]
 800c5ae:	4433      	add	r3, r6
 800c5b0:	6023      	str	r3, [r4, #0]
 800c5b2:	2000      	movs	r0, #0
 800c5b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5b8:	462a      	mov	r2, r5
 800c5ba:	f000 fa1b 	bl	800c9f4 <_realloc_r>
 800c5be:	4606      	mov	r6, r0
 800c5c0:	2800      	cmp	r0, #0
 800c5c2:	d1e0      	bne.n	800c586 <__ssputs_r+0x5a>
 800c5c4:	6921      	ldr	r1, [r4, #16]
 800c5c6:	4650      	mov	r0, sl
 800c5c8:	f7fe fe8c 	bl	800b2e4 <_free_r>
 800c5cc:	230c      	movs	r3, #12
 800c5ce:	f8ca 3000 	str.w	r3, [sl]
 800c5d2:	89a3      	ldrh	r3, [r4, #12]
 800c5d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c5d8:	81a3      	strh	r3, [r4, #12]
 800c5da:	f04f 30ff 	mov.w	r0, #4294967295
 800c5de:	e7e9      	b.n	800c5b4 <__ssputs_r+0x88>

0800c5e0 <_svfiprintf_r>:
 800c5e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5e4:	4698      	mov	r8, r3
 800c5e6:	898b      	ldrh	r3, [r1, #12]
 800c5e8:	061b      	lsls	r3, r3, #24
 800c5ea:	b09d      	sub	sp, #116	; 0x74
 800c5ec:	4607      	mov	r7, r0
 800c5ee:	460d      	mov	r5, r1
 800c5f0:	4614      	mov	r4, r2
 800c5f2:	d50e      	bpl.n	800c612 <_svfiprintf_r+0x32>
 800c5f4:	690b      	ldr	r3, [r1, #16]
 800c5f6:	b963      	cbnz	r3, 800c612 <_svfiprintf_r+0x32>
 800c5f8:	2140      	movs	r1, #64	; 0x40
 800c5fa:	f7ff fa3f 	bl	800ba7c <_malloc_r>
 800c5fe:	6028      	str	r0, [r5, #0]
 800c600:	6128      	str	r0, [r5, #16]
 800c602:	b920      	cbnz	r0, 800c60e <_svfiprintf_r+0x2e>
 800c604:	230c      	movs	r3, #12
 800c606:	603b      	str	r3, [r7, #0]
 800c608:	f04f 30ff 	mov.w	r0, #4294967295
 800c60c:	e0d0      	b.n	800c7b0 <_svfiprintf_r+0x1d0>
 800c60e:	2340      	movs	r3, #64	; 0x40
 800c610:	616b      	str	r3, [r5, #20]
 800c612:	2300      	movs	r3, #0
 800c614:	9309      	str	r3, [sp, #36]	; 0x24
 800c616:	2320      	movs	r3, #32
 800c618:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c61c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c620:	2330      	movs	r3, #48	; 0x30
 800c622:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800c7c8 <_svfiprintf_r+0x1e8>
 800c626:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c62a:	f04f 0901 	mov.w	r9, #1
 800c62e:	4623      	mov	r3, r4
 800c630:	469a      	mov	sl, r3
 800c632:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c636:	b10a      	cbz	r2, 800c63c <_svfiprintf_r+0x5c>
 800c638:	2a25      	cmp	r2, #37	; 0x25
 800c63a:	d1f9      	bne.n	800c630 <_svfiprintf_r+0x50>
 800c63c:	ebba 0b04 	subs.w	fp, sl, r4
 800c640:	d00b      	beq.n	800c65a <_svfiprintf_r+0x7a>
 800c642:	465b      	mov	r3, fp
 800c644:	4622      	mov	r2, r4
 800c646:	4629      	mov	r1, r5
 800c648:	4638      	mov	r0, r7
 800c64a:	f7ff ff6f 	bl	800c52c <__ssputs_r>
 800c64e:	3001      	adds	r0, #1
 800c650:	f000 80a9 	beq.w	800c7a6 <_svfiprintf_r+0x1c6>
 800c654:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c656:	445a      	add	r2, fp
 800c658:	9209      	str	r2, [sp, #36]	; 0x24
 800c65a:	f89a 3000 	ldrb.w	r3, [sl]
 800c65e:	2b00      	cmp	r3, #0
 800c660:	f000 80a1 	beq.w	800c7a6 <_svfiprintf_r+0x1c6>
 800c664:	2300      	movs	r3, #0
 800c666:	f04f 32ff 	mov.w	r2, #4294967295
 800c66a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c66e:	f10a 0a01 	add.w	sl, sl, #1
 800c672:	9304      	str	r3, [sp, #16]
 800c674:	9307      	str	r3, [sp, #28]
 800c676:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c67a:	931a      	str	r3, [sp, #104]	; 0x68
 800c67c:	4654      	mov	r4, sl
 800c67e:	2205      	movs	r2, #5
 800c680:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c684:	4850      	ldr	r0, [pc, #320]	; (800c7c8 <_svfiprintf_r+0x1e8>)
 800c686:	f7f3 fdc3 	bl	8000210 <memchr>
 800c68a:	9a04      	ldr	r2, [sp, #16]
 800c68c:	b9d8      	cbnz	r0, 800c6c6 <_svfiprintf_r+0xe6>
 800c68e:	06d0      	lsls	r0, r2, #27
 800c690:	bf44      	itt	mi
 800c692:	2320      	movmi	r3, #32
 800c694:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c698:	0711      	lsls	r1, r2, #28
 800c69a:	bf44      	itt	mi
 800c69c:	232b      	movmi	r3, #43	; 0x2b
 800c69e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c6a2:	f89a 3000 	ldrb.w	r3, [sl]
 800c6a6:	2b2a      	cmp	r3, #42	; 0x2a
 800c6a8:	d015      	beq.n	800c6d6 <_svfiprintf_r+0xf6>
 800c6aa:	9a07      	ldr	r2, [sp, #28]
 800c6ac:	4654      	mov	r4, sl
 800c6ae:	2000      	movs	r0, #0
 800c6b0:	f04f 0c0a 	mov.w	ip, #10
 800c6b4:	4621      	mov	r1, r4
 800c6b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c6ba:	3b30      	subs	r3, #48	; 0x30
 800c6bc:	2b09      	cmp	r3, #9
 800c6be:	d94d      	bls.n	800c75c <_svfiprintf_r+0x17c>
 800c6c0:	b1b0      	cbz	r0, 800c6f0 <_svfiprintf_r+0x110>
 800c6c2:	9207      	str	r2, [sp, #28]
 800c6c4:	e014      	b.n	800c6f0 <_svfiprintf_r+0x110>
 800c6c6:	eba0 0308 	sub.w	r3, r0, r8
 800c6ca:	fa09 f303 	lsl.w	r3, r9, r3
 800c6ce:	4313      	orrs	r3, r2
 800c6d0:	9304      	str	r3, [sp, #16]
 800c6d2:	46a2      	mov	sl, r4
 800c6d4:	e7d2      	b.n	800c67c <_svfiprintf_r+0x9c>
 800c6d6:	9b03      	ldr	r3, [sp, #12]
 800c6d8:	1d19      	adds	r1, r3, #4
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	9103      	str	r1, [sp, #12]
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	bfbb      	ittet	lt
 800c6e2:	425b      	neglt	r3, r3
 800c6e4:	f042 0202 	orrlt.w	r2, r2, #2
 800c6e8:	9307      	strge	r3, [sp, #28]
 800c6ea:	9307      	strlt	r3, [sp, #28]
 800c6ec:	bfb8      	it	lt
 800c6ee:	9204      	strlt	r2, [sp, #16]
 800c6f0:	7823      	ldrb	r3, [r4, #0]
 800c6f2:	2b2e      	cmp	r3, #46	; 0x2e
 800c6f4:	d10c      	bne.n	800c710 <_svfiprintf_r+0x130>
 800c6f6:	7863      	ldrb	r3, [r4, #1]
 800c6f8:	2b2a      	cmp	r3, #42	; 0x2a
 800c6fa:	d134      	bne.n	800c766 <_svfiprintf_r+0x186>
 800c6fc:	9b03      	ldr	r3, [sp, #12]
 800c6fe:	1d1a      	adds	r2, r3, #4
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	9203      	str	r2, [sp, #12]
 800c704:	2b00      	cmp	r3, #0
 800c706:	bfb8      	it	lt
 800c708:	f04f 33ff 	movlt.w	r3, #4294967295
 800c70c:	3402      	adds	r4, #2
 800c70e:	9305      	str	r3, [sp, #20]
 800c710:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800c7d8 <_svfiprintf_r+0x1f8>
 800c714:	7821      	ldrb	r1, [r4, #0]
 800c716:	2203      	movs	r2, #3
 800c718:	4650      	mov	r0, sl
 800c71a:	f7f3 fd79 	bl	8000210 <memchr>
 800c71e:	b138      	cbz	r0, 800c730 <_svfiprintf_r+0x150>
 800c720:	9b04      	ldr	r3, [sp, #16]
 800c722:	eba0 000a 	sub.w	r0, r0, sl
 800c726:	2240      	movs	r2, #64	; 0x40
 800c728:	4082      	lsls	r2, r0
 800c72a:	4313      	orrs	r3, r2
 800c72c:	3401      	adds	r4, #1
 800c72e:	9304      	str	r3, [sp, #16]
 800c730:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c734:	4825      	ldr	r0, [pc, #148]	; (800c7cc <_svfiprintf_r+0x1ec>)
 800c736:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c73a:	2206      	movs	r2, #6
 800c73c:	f7f3 fd68 	bl	8000210 <memchr>
 800c740:	2800      	cmp	r0, #0
 800c742:	d038      	beq.n	800c7b6 <_svfiprintf_r+0x1d6>
 800c744:	4b22      	ldr	r3, [pc, #136]	; (800c7d0 <_svfiprintf_r+0x1f0>)
 800c746:	bb1b      	cbnz	r3, 800c790 <_svfiprintf_r+0x1b0>
 800c748:	9b03      	ldr	r3, [sp, #12]
 800c74a:	3307      	adds	r3, #7
 800c74c:	f023 0307 	bic.w	r3, r3, #7
 800c750:	3308      	adds	r3, #8
 800c752:	9303      	str	r3, [sp, #12]
 800c754:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c756:	4433      	add	r3, r6
 800c758:	9309      	str	r3, [sp, #36]	; 0x24
 800c75a:	e768      	b.n	800c62e <_svfiprintf_r+0x4e>
 800c75c:	fb0c 3202 	mla	r2, ip, r2, r3
 800c760:	460c      	mov	r4, r1
 800c762:	2001      	movs	r0, #1
 800c764:	e7a6      	b.n	800c6b4 <_svfiprintf_r+0xd4>
 800c766:	2300      	movs	r3, #0
 800c768:	3401      	adds	r4, #1
 800c76a:	9305      	str	r3, [sp, #20]
 800c76c:	4619      	mov	r1, r3
 800c76e:	f04f 0c0a 	mov.w	ip, #10
 800c772:	4620      	mov	r0, r4
 800c774:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c778:	3a30      	subs	r2, #48	; 0x30
 800c77a:	2a09      	cmp	r2, #9
 800c77c:	d903      	bls.n	800c786 <_svfiprintf_r+0x1a6>
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d0c6      	beq.n	800c710 <_svfiprintf_r+0x130>
 800c782:	9105      	str	r1, [sp, #20]
 800c784:	e7c4      	b.n	800c710 <_svfiprintf_r+0x130>
 800c786:	fb0c 2101 	mla	r1, ip, r1, r2
 800c78a:	4604      	mov	r4, r0
 800c78c:	2301      	movs	r3, #1
 800c78e:	e7f0      	b.n	800c772 <_svfiprintf_r+0x192>
 800c790:	ab03      	add	r3, sp, #12
 800c792:	9300      	str	r3, [sp, #0]
 800c794:	462a      	mov	r2, r5
 800c796:	4b0f      	ldr	r3, [pc, #60]	; (800c7d4 <_svfiprintf_r+0x1f4>)
 800c798:	a904      	add	r1, sp, #16
 800c79a:	4638      	mov	r0, r7
 800c79c:	f7fd f95c 	bl	8009a58 <_printf_float>
 800c7a0:	1c42      	adds	r2, r0, #1
 800c7a2:	4606      	mov	r6, r0
 800c7a4:	d1d6      	bne.n	800c754 <_svfiprintf_r+0x174>
 800c7a6:	89ab      	ldrh	r3, [r5, #12]
 800c7a8:	065b      	lsls	r3, r3, #25
 800c7aa:	f53f af2d 	bmi.w	800c608 <_svfiprintf_r+0x28>
 800c7ae:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c7b0:	b01d      	add	sp, #116	; 0x74
 800c7b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7b6:	ab03      	add	r3, sp, #12
 800c7b8:	9300      	str	r3, [sp, #0]
 800c7ba:	462a      	mov	r2, r5
 800c7bc:	4b05      	ldr	r3, [pc, #20]	; (800c7d4 <_svfiprintf_r+0x1f4>)
 800c7be:	a904      	add	r1, sp, #16
 800c7c0:	4638      	mov	r0, r7
 800c7c2:	f7fd fbed 	bl	8009fa0 <_printf_i>
 800c7c6:	e7eb      	b.n	800c7a0 <_svfiprintf_r+0x1c0>
 800c7c8:	0800d48c 	.word	0x0800d48c
 800c7cc:	0800d496 	.word	0x0800d496
 800c7d0:	08009a59 	.word	0x08009a59
 800c7d4:	0800c52d 	.word	0x0800c52d
 800c7d8:	0800d492 	.word	0x0800d492

0800c7dc <__sflush_r>:
 800c7dc:	898a      	ldrh	r2, [r1, #12]
 800c7de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7e2:	4605      	mov	r5, r0
 800c7e4:	0710      	lsls	r0, r2, #28
 800c7e6:	460c      	mov	r4, r1
 800c7e8:	d458      	bmi.n	800c89c <__sflush_r+0xc0>
 800c7ea:	684b      	ldr	r3, [r1, #4]
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	dc05      	bgt.n	800c7fc <__sflush_r+0x20>
 800c7f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	dc02      	bgt.n	800c7fc <__sflush_r+0x20>
 800c7f6:	2000      	movs	r0, #0
 800c7f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c7fe:	2e00      	cmp	r6, #0
 800c800:	d0f9      	beq.n	800c7f6 <__sflush_r+0x1a>
 800c802:	2300      	movs	r3, #0
 800c804:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c808:	682f      	ldr	r7, [r5, #0]
 800c80a:	6a21      	ldr	r1, [r4, #32]
 800c80c:	602b      	str	r3, [r5, #0]
 800c80e:	d032      	beq.n	800c876 <__sflush_r+0x9a>
 800c810:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c812:	89a3      	ldrh	r3, [r4, #12]
 800c814:	075a      	lsls	r2, r3, #29
 800c816:	d505      	bpl.n	800c824 <__sflush_r+0x48>
 800c818:	6863      	ldr	r3, [r4, #4]
 800c81a:	1ac0      	subs	r0, r0, r3
 800c81c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c81e:	b10b      	cbz	r3, 800c824 <__sflush_r+0x48>
 800c820:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c822:	1ac0      	subs	r0, r0, r3
 800c824:	2300      	movs	r3, #0
 800c826:	4602      	mov	r2, r0
 800c828:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c82a:	6a21      	ldr	r1, [r4, #32]
 800c82c:	4628      	mov	r0, r5
 800c82e:	47b0      	blx	r6
 800c830:	1c43      	adds	r3, r0, #1
 800c832:	89a3      	ldrh	r3, [r4, #12]
 800c834:	d106      	bne.n	800c844 <__sflush_r+0x68>
 800c836:	6829      	ldr	r1, [r5, #0]
 800c838:	291d      	cmp	r1, #29
 800c83a:	d82b      	bhi.n	800c894 <__sflush_r+0xb8>
 800c83c:	4a29      	ldr	r2, [pc, #164]	; (800c8e4 <__sflush_r+0x108>)
 800c83e:	410a      	asrs	r2, r1
 800c840:	07d6      	lsls	r6, r2, #31
 800c842:	d427      	bmi.n	800c894 <__sflush_r+0xb8>
 800c844:	2200      	movs	r2, #0
 800c846:	6062      	str	r2, [r4, #4]
 800c848:	04d9      	lsls	r1, r3, #19
 800c84a:	6922      	ldr	r2, [r4, #16]
 800c84c:	6022      	str	r2, [r4, #0]
 800c84e:	d504      	bpl.n	800c85a <__sflush_r+0x7e>
 800c850:	1c42      	adds	r2, r0, #1
 800c852:	d101      	bne.n	800c858 <__sflush_r+0x7c>
 800c854:	682b      	ldr	r3, [r5, #0]
 800c856:	b903      	cbnz	r3, 800c85a <__sflush_r+0x7e>
 800c858:	6560      	str	r0, [r4, #84]	; 0x54
 800c85a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c85c:	602f      	str	r7, [r5, #0]
 800c85e:	2900      	cmp	r1, #0
 800c860:	d0c9      	beq.n	800c7f6 <__sflush_r+0x1a>
 800c862:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c866:	4299      	cmp	r1, r3
 800c868:	d002      	beq.n	800c870 <__sflush_r+0x94>
 800c86a:	4628      	mov	r0, r5
 800c86c:	f7fe fd3a 	bl	800b2e4 <_free_r>
 800c870:	2000      	movs	r0, #0
 800c872:	6360      	str	r0, [r4, #52]	; 0x34
 800c874:	e7c0      	b.n	800c7f8 <__sflush_r+0x1c>
 800c876:	2301      	movs	r3, #1
 800c878:	4628      	mov	r0, r5
 800c87a:	47b0      	blx	r6
 800c87c:	1c41      	adds	r1, r0, #1
 800c87e:	d1c8      	bne.n	800c812 <__sflush_r+0x36>
 800c880:	682b      	ldr	r3, [r5, #0]
 800c882:	2b00      	cmp	r3, #0
 800c884:	d0c5      	beq.n	800c812 <__sflush_r+0x36>
 800c886:	2b1d      	cmp	r3, #29
 800c888:	d001      	beq.n	800c88e <__sflush_r+0xb2>
 800c88a:	2b16      	cmp	r3, #22
 800c88c:	d101      	bne.n	800c892 <__sflush_r+0xb6>
 800c88e:	602f      	str	r7, [r5, #0]
 800c890:	e7b1      	b.n	800c7f6 <__sflush_r+0x1a>
 800c892:	89a3      	ldrh	r3, [r4, #12]
 800c894:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c898:	81a3      	strh	r3, [r4, #12]
 800c89a:	e7ad      	b.n	800c7f8 <__sflush_r+0x1c>
 800c89c:	690f      	ldr	r7, [r1, #16]
 800c89e:	2f00      	cmp	r7, #0
 800c8a0:	d0a9      	beq.n	800c7f6 <__sflush_r+0x1a>
 800c8a2:	0793      	lsls	r3, r2, #30
 800c8a4:	680e      	ldr	r6, [r1, #0]
 800c8a6:	bf08      	it	eq
 800c8a8:	694b      	ldreq	r3, [r1, #20]
 800c8aa:	600f      	str	r7, [r1, #0]
 800c8ac:	bf18      	it	ne
 800c8ae:	2300      	movne	r3, #0
 800c8b0:	eba6 0807 	sub.w	r8, r6, r7
 800c8b4:	608b      	str	r3, [r1, #8]
 800c8b6:	f1b8 0f00 	cmp.w	r8, #0
 800c8ba:	dd9c      	ble.n	800c7f6 <__sflush_r+0x1a>
 800c8bc:	6a21      	ldr	r1, [r4, #32]
 800c8be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c8c0:	4643      	mov	r3, r8
 800c8c2:	463a      	mov	r2, r7
 800c8c4:	4628      	mov	r0, r5
 800c8c6:	47b0      	blx	r6
 800c8c8:	2800      	cmp	r0, #0
 800c8ca:	dc06      	bgt.n	800c8da <__sflush_r+0xfe>
 800c8cc:	89a3      	ldrh	r3, [r4, #12]
 800c8ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c8d2:	81a3      	strh	r3, [r4, #12]
 800c8d4:	f04f 30ff 	mov.w	r0, #4294967295
 800c8d8:	e78e      	b.n	800c7f8 <__sflush_r+0x1c>
 800c8da:	4407      	add	r7, r0
 800c8dc:	eba8 0800 	sub.w	r8, r8, r0
 800c8e0:	e7e9      	b.n	800c8b6 <__sflush_r+0xda>
 800c8e2:	bf00      	nop
 800c8e4:	dfbffffe 	.word	0xdfbffffe

0800c8e8 <_fflush_r>:
 800c8e8:	b538      	push	{r3, r4, r5, lr}
 800c8ea:	690b      	ldr	r3, [r1, #16]
 800c8ec:	4605      	mov	r5, r0
 800c8ee:	460c      	mov	r4, r1
 800c8f0:	b913      	cbnz	r3, 800c8f8 <_fflush_r+0x10>
 800c8f2:	2500      	movs	r5, #0
 800c8f4:	4628      	mov	r0, r5
 800c8f6:	bd38      	pop	{r3, r4, r5, pc}
 800c8f8:	b118      	cbz	r0, 800c902 <_fflush_r+0x1a>
 800c8fa:	6a03      	ldr	r3, [r0, #32]
 800c8fc:	b90b      	cbnz	r3, 800c902 <_fflush_r+0x1a>
 800c8fe:	f7fd fcfd 	bl	800a2fc <__sinit>
 800c902:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c906:	2b00      	cmp	r3, #0
 800c908:	d0f3      	beq.n	800c8f2 <_fflush_r+0xa>
 800c90a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c90c:	07d0      	lsls	r0, r2, #31
 800c90e:	d404      	bmi.n	800c91a <_fflush_r+0x32>
 800c910:	0599      	lsls	r1, r3, #22
 800c912:	d402      	bmi.n	800c91a <_fflush_r+0x32>
 800c914:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c916:	f7fd fe52 	bl	800a5be <__retarget_lock_acquire_recursive>
 800c91a:	4628      	mov	r0, r5
 800c91c:	4621      	mov	r1, r4
 800c91e:	f7ff ff5d 	bl	800c7dc <__sflush_r>
 800c922:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c924:	07da      	lsls	r2, r3, #31
 800c926:	4605      	mov	r5, r0
 800c928:	d4e4      	bmi.n	800c8f4 <_fflush_r+0xc>
 800c92a:	89a3      	ldrh	r3, [r4, #12]
 800c92c:	059b      	lsls	r3, r3, #22
 800c92e:	d4e1      	bmi.n	800c8f4 <_fflush_r+0xc>
 800c930:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c932:	f7fd fe45 	bl	800a5c0 <__retarget_lock_release_recursive>
 800c936:	e7dd      	b.n	800c8f4 <_fflush_r+0xc>

0800c938 <memmove>:
 800c938:	4288      	cmp	r0, r1
 800c93a:	b510      	push	{r4, lr}
 800c93c:	eb01 0402 	add.w	r4, r1, r2
 800c940:	d902      	bls.n	800c948 <memmove+0x10>
 800c942:	4284      	cmp	r4, r0
 800c944:	4623      	mov	r3, r4
 800c946:	d807      	bhi.n	800c958 <memmove+0x20>
 800c948:	1e43      	subs	r3, r0, #1
 800c94a:	42a1      	cmp	r1, r4
 800c94c:	d008      	beq.n	800c960 <memmove+0x28>
 800c94e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c952:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c956:	e7f8      	b.n	800c94a <memmove+0x12>
 800c958:	4402      	add	r2, r0
 800c95a:	4601      	mov	r1, r0
 800c95c:	428a      	cmp	r2, r1
 800c95e:	d100      	bne.n	800c962 <memmove+0x2a>
 800c960:	bd10      	pop	{r4, pc}
 800c962:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c966:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c96a:	e7f7      	b.n	800c95c <memmove+0x24>

0800c96c <_sbrk_r>:
 800c96c:	b538      	push	{r3, r4, r5, lr}
 800c96e:	4d06      	ldr	r5, [pc, #24]	; (800c988 <_sbrk_r+0x1c>)
 800c970:	2300      	movs	r3, #0
 800c972:	4604      	mov	r4, r0
 800c974:	4608      	mov	r0, r1
 800c976:	602b      	str	r3, [r5, #0]
 800c978:	f7f6 fc9c 	bl	80032b4 <_sbrk>
 800c97c:	1c43      	adds	r3, r0, #1
 800c97e:	d102      	bne.n	800c986 <_sbrk_r+0x1a>
 800c980:	682b      	ldr	r3, [r5, #0]
 800c982:	b103      	cbz	r3, 800c986 <_sbrk_r+0x1a>
 800c984:	6023      	str	r3, [r4, #0]
 800c986:	bd38      	pop	{r3, r4, r5, pc}
 800c988:	20000698 	.word	0x20000698

0800c98c <__assert_func>:
 800c98c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c98e:	4614      	mov	r4, r2
 800c990:	461a      	mov	r2, r3
 800c992:	4b09      	ldr	r3, [pc, #36]	; (800c9b8 <__assert_func+0x2c>)
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	4605      	mov	r5, r0
 800c998:	68d8      	ldr	r0, [r3, #12]
 800c99a:	b14c      	cbz	r4, 800c9b0 <__assert_func+0x24>
 800c99c:	4b07      	ldr	r3, [pc, #28]	; (800c9bc <__assert_func+0x30>)
 800c99e:	9100      	str	r1, [sp, #0]
 800c9a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c9a4:	4906      	ldr	r1, [pc, #24]	; (800c9c0 <__assert_func+0x34>)
 800c9a6:	462b      	mov	r3, r5
 800c9a8:	f000 f854 	bl	800ca54 <fiprintf>
 800c9ac:	f000 f864 	bl	800ca78 <abort>
 800c9b0:	4b04      	ldr	r3, [pc, #16]	; (800c9c4 <__assert_func+0x38>)
 800c9b2:	461c      	mov	r4, r3
 800c9b4:	e7f3      	b.n	800c99e <__assert_func+0x12>
 800c9b6:	bf00      	nop
 800c9b8:	2000024c 	.word	0x2000024c
 800c9bc:	0800d49d 	.word	0x0800d49d
 800c9c0:	0800d4aa 	.word	0x0800d4aa
 800c9c4:	0800d4d8 	.word	0x0800d4d8

0800c9c8 <_calloc_r>:
 800c9c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c9ca:	fba1 2402 	umull	r2, r4, r1, r2
 800c9ce:	b94c      	cbnz	r4, 800c9e4 <_calloc_r+0x1c>
 800c9d0:	4611      	mov	r1, r2
 800c9d2:	9201      	str	r2, [sp, #4]
 800c9d4:	f7ff f852 	bl	800ba7c <_malloc_r>
 800c9d8:	9a01      	ldr	r2, [sp, #4]
 800c9da:	4605      	mov	r5, r0
 800c9dc:	b930      	cbnz	r0, 800c9ec <_calloc_r+0x24>
 800c9de:	4628      	mov	r0, r5
 800c9e0:	b003      	add	sp, #12
 800c9e2:	bd30      	pop	{r4, r5, pc}
 800c9e4:	220c      	movs	r2, #12
 800c9e6:	6002      	str	r2, [r0, #0]
 800c9e8:	2500      	movs	r5, #0
 800c9ea:	e7f8      	b.n	800c9de <_calloc_r+0x16>
 800c9ec:	4621      	mov	r1, r4
 800c9ee:	f7fd fd57 	bl	800a4a0 <memset>
 800c9f2:	e7f4      	b.n	800c9de <_calloc_r+0x16>

0800c9f4 <_realloc_r>:
 800c9f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9f8:	4680      	mov	r8, r0
 800c9fa:	4614      	mov	r4, r2
 800c9fc:	460e      	mov	r6, r1
 800c9fe:	b921      	cbnz	r1, 800ca0a <_realloc_r+0x16>
 800ca00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca04:	4611      	mov	r1, r2
 800ca06:	f7ff b839 	b.w	800ba7c <_malloc_r>
 800ca0a:	b92a      	cbnz	r2, 800ca18 <_realloc_r+0x24>
 800ca0c:	f7fe fc6a 	bl	800b2e4 <_free_r>
 800ca10:	4625      	mov	r5, r4
 800ca12:	4628      	mov	r0, r5
 800ca14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca18:	f000 f835 	bl	800ca86 <_malloc_usable_size_r>
 800ca1c:	4284      	cmp	r4, r0
 800ca1e:	4607      	mov	r7, r0
 800ca20:	d802      	bhi.n	800ca28 <_realloc_r+0x34>
 800ca22:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ca26:	d812      	bhi.n	800ca4e <_realloc_r+0x5a>
 800ca28:	4621      	mov	r1, r4
 800ca2a:	4640      	mov	r0, r8
 800ca2c:	f7ff f826 	bl	800ba7c <_malloc_r>
 800ca30:	4605      	mov	r5, r0
 800ca32:	2800      	cmp	r0, #0
 800ca34:	d0ed      	beq.n	800ca12 <_realloc_r+0x1e>
 800ca36:	42bc      	cmp	r4, r7
 800ca38:	4622      	mov	r2, r4
 800ca3a:	4631      	mov	r1, r6
 800ca3c:	bf28      	it	cs
 800ca3e:	463a      	movcs	r2, r7
 800ca40:	f7fd fdbf 	bl	800a5c2 <memcpy>
 800ca44:	4631      	mov	r1, r6
 800ca46:	4640      	mov	r0, r8
 800ca48:	f7fe fc4c 	bl	800b2e4 <_free_r>
 800ca4c:	e7e1      	b.n	800ca12 <_realloc_r+0x1e>
 800ca4e:	4635      	mov	r5, r6
 800ca50:	e7df      	b.n	800ca12 <_realloc_r+0x1e>
	...

0800ca54 <fiprintf>:
 800ca54:	b40e      	push	{r1, r2, r3}
 800ca56:	b503      	push	{r0, r1, lr}
 800ca58:	4601      	mov	r1, r0
 800ca5a:	ab03      	add	r3, sp, #12
 800ca5c:	4805      	ldr	r0, [pc, #20]	; (800ca74 <fiprintf+0x20>)
 800ca5e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca62:	6800      	ldr	r0, [r0, #0]
 800ca64:	9301      	str	r3, [sp, #4]
 800ca66:	f000 f83f 	bl	800cae8 <_vfiprintf_r>
 800ca6a:	b002      	add	sp, #8
 800ca6c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ca70:	b003      	add	sp, #12
 800ca72:	4770      	bx	lr
 800ca74:	2000024c 	.word	0x2000024c

0800ca78 <abort>:
 800ca78:	b508      	push	{r3, lr}
 800ca7a:	2006      	movs	r0, #6
 800ca7c:	f000 fa0c 	bl	800ce98 <raise>
 800ca80:	2001      	movs	r0, #1
 800ca82:	f7f6 fb9f 	bl	80031c4 <_exit>

0800ca86 <_malloc_usable_size_r>:
 800ca86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca8a:	1f18      	subs	r0, r3, #4
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	bfbc      	itt	lt
 800ca90:	580b      	ldrlt	r3, [r1, r0]
 800ca92:	18c0      	addlt	r0, r0, r3
 800ca94:	4770      	bx	lr

0800ca96 <__sfputc_r>:
 800ca96:	6893      	ldr	r3, [r2, #8]
 800ca98:	3b01      	subs	r3, #1
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	b410      	push	{r4}
 800ca9e:	6093      	str	r3, [r2, #8]
 800caa0:	da08      	bge.n	800cab4 <__sfputc_r+0x1e>
 800caa2:	6994      	ldr	r4, [r2, #24]
 800caa4:	42a3      	cmp	r3, r4
 800caa6:	db01      	blt.n	800caac <__sfputc_r+0x16>
 800caa8:	290a      	cmp	r1, #10
 800caaa:	d103      	bne.n	800cab4 <__sfputc_r+0x1e>
 800caac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cab0:	f000 b934 	b.w	800cd1c <__swbuf_r>
 800cab4:	6813      	ldr	r3, [r2, #0]
 800cab6:	1c58      	adds	r0, r3, #1
 800cab8:	6010      	str	r0, [r2, #0]
 800caba:	7019      	strb	r1, [r3, #0]
 800cabc:	4608      	mov	r0, r1
 800cabe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cac2:	4770      	bx	lr

0800cac4 <__sfputs_r>:
 800cac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cac6:	4606      	mov	r6, r0
 800cac8:	460f      	mov	r7, r1
 800caca:	4614      	mov	r4, r2
 800cacc:	18d5      	adds	r5, r2, r3
 800cace:	42ac      	cmp	r4, r5
 800cad0:	d101      	bne.n	800cad6 <__sfputs_r+0x12>
 800cad2:	2000      	movs	r0, #0
 800cad4:	e007      	b.n	800cae6 <__sfputs_r+0x22>
 800cad6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cada:	463a      	mov	r2, r7
 800cadc:	4630      	mov	r0, r6
 800cade:	f7ff ffda 	bl	800ca96 <__sfputc_r>
 800cae2:	1c43      	adds	r3, r0, #1
 800cae4:	d1f3      	bne.n	800cace <__sfputs_r+0xa>
 800cae6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cae8 <_vfiprintf_r>:
 800cae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caec:	460d      	mov	r5, r1
 800caee:	b09d      	sub	sp, #116	; 0x74
 800caf0:	4614      	mov	r4, r2
 800caf2:	4698      	mov	r8, r3
 800caf4:	4606      	mov	r6, r0
 800caf6:	b118      	cbz	r0, 800cb00 <_vfiprintf_r+0x18>
 800caf8:	6a03      	ldr	r3, [r0, #32]
 800cafa:	b90b      	cbnz	r3, 800cb00 <_vfiprintf_r+0x18>
 800cafc:	f7fd fbfe 	bl	800a2fc <__sinit>
 800cb00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cb02:	07d9      	lsls	r1, r3, #31
 800cb04:	d405      	bmi.n	800cb12 <_vfiprintf_r+0x2a>
 800cb06:	89ab      	ldrh	r3, [r5, #12]
 800cb08:	059a      	lsls	r2, r3, #22
 800cb0a:	d402      	bmi.n	800cb12 <_vfiprintf_r+0x2a>
 800cb0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cb0e:	f7fd fd56 	bl	800a5be <__retarget_lock_acquire_recursive>
 800cb12:	89ab      	ldrh	r3, [r5, #12]
 800cb14:	071b      	lsls	r3, r3, #28
 800cb16:	d501      	bpl.n	800cb1c <_vfiprintf_r+0x34>
 800cb18:	692b      	ldr	r3, [r5, #16]
 800cb1a:	b99b      	cbnz	r3, 800cb44 <_vfiprintf_r+0x5c>
 800cb1c:	4629      	mov	r1, r5
 800cb1e:	4630      	mov	r0, r6
 800cb20:	f000 f93a 	bl	800cd98 <__swsetup_r>
 800cb24:	b170      	cbz	r0, 800cb44 <_vfiprintf_r+0x5c>
 800cb26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cb28:	07dc      	lsls	r4, r3, #31
 800cb2a:	d504      	bpl.n	800cb36 <_vfiprintf_r+0x4e>
 800cb2c:	f04f 30ff 	mov.w	r0, #4294967295
 800cb30:	b01d      	add	sp, #116	; 0x74
 800cb32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb36:	89ab      	ldrh	r3, [r5, #12]
 800cb38:	0598      	lsls	r0, r3, #22
 800cb3a:	d4f7      	bmi.n	800cb2c <_vfiprintf_r+0x44>
 800cb3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cb3e:	f7fd fd3f 	bl	800a5c0 <__retarget_lock_release_recursive>
 800cb42:	e7f3      	b.n	800cb2c <_vfiprintf_r+0x44>
 800cb44:	2300      	movs	r3, #0
 800cb46:	9309      	str	r3, [sp, #36]	; 0x24
 800cb48:	2320      	movs	r3, #32
 800cb4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cb4e:	f8cd 800c 	str.w	r8, [sp, #12]
 800cb52:	2330      	movs	r3, #48	; 0x30
 800cb54:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800cd08 <_vfiprintf_r+0x220>
 800cb58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cb5c:	f04f 0901 	mov.w	r9, #1
 800cb60:	4623      	mov	r3, r4
 800cb62:	469a      	mov	sl, r3
 800cb64:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb68:	b10a      	cbz	r2, 800cb6e <_vfiprintf_r+0x86>
 800cb6a:	2a25      	cmp	r2, #37	; 0x25
 800cb6c:	d1f9      	bne.n	800cb62 <_vfiprintf_r+0x7a>
 800cb6e:	ebba 0b04 	subs.w	fp, sl, r4
 800cb72:	d00b      	beq.n	800cb8c <_vfiprintf_r+0xa4>
 800cb74:	465b      	mov	r3, fp
 800cb76:	4622      	mov	r2, r4
 800cb78:	4629      	mov	r1, r5
 800cb7a:	4630      	mov	r0, r6
 800cb7c:	f7ff ffa2 	bl	800cac4 <__sfputs_r>
 800cb80:	3001      	adds	r0, #1
 800cb82:	f000 80a9 	beq.w	800ccd8 <_vfiprintf_r+0x1f0>
 800cb86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb88:	445a      	add	r2, fp
 800cb8a:	9209      	str	r2, [sp, #36]	; 0x24
 800cb8c:	f89a 3000 	ldrb.w	r3, [sl]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	f000 80a1 	beq.w	800ccd8 <_vfiprintf_r+0x1f0>
 800cb96:	2300      	movs	r3, #0
 800cb98:	f04f 32ff 	mov.w	r2, #4294967295
 800cb9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cba0:	f10a 0a01 	add.w	sl, sl, #1
 800cba4:	9304      	str	r3, [sp, #16]
 800cba6:	9307      	str	r3, [sp, #28]
 800cba8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cbac:	931a      	str	r3, [sp, #104]	; 0x68
 800cbae:	4654      	mov	r4, sl
 800cbb0:	2205      	movs	r2, #5
 800cbb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbb6:	4854      	ldr	r0, [pc, #336]	; (800cd08 <_vfiprintf_r+0x220>)
 800cbb8:	f7f3 fb2a 	bl	8000210 <memchr>
 800cbbc:	9a04      	ldr	r2, [sp, #16]
 800cbbe:	b9d8      	cbnz	r0, 800cbf8 <_vfiprintf_r+0x110>
 800cbc0:	06d1      	lsls	r1, r2, #27
 800cbc2:	bf44      	itt	mi
 800cbc4:	2320      	movmi	r3, #32
 800cbc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cbca:	0713      	lsls	r3, r2, #28
 800cbcc:	bf44      	itt	mi
 800cbce:	232b      	movmi	r3, #43	; 0x2b
 800cbd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cbd4:	f89a 3000 	ldrb.w	r3, [sl]
 800cbd8:	2b2a      	cmp	r3, #42	; 0x2a
 800cbda:	d015      	beq.n	800cc08 <_vfiprintf_r+0x120>
 800cbdc:	9a07      	ldr	r2, [sp, #28]
 800cbde:	4654      	mov	r4, sl
 800cbe0:	2000      	movs	r0, #0
 800cbe2:	f04f 0c0a 	mov.w	ip, #10
 800cbe6:	4621      	mov	r1, r4
 800cbe8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cbec:	3b30      	subs	r3, #48	; 0x30
 800cbee:	2b09      	cmp	r3, #9
 800cbf0:	d94d      	bls.n	800cc8e <_vfiprintf_r+0x1a6>
 800cbf2:	b1b0      	cbz	r0, 800cc22 <_vfiprintf_r+0x13a>
 800cbf4:	9207      	str	r2, [sp, #28]
 800cbf6:	e014      	b.n	800cc22 <_vfiprintf_r+0x13a>
 800cbf8:	eba0 0308 	sub.w	r3, r0, r8
 800cbfc:	fa09 f303 	lsl.w	r3, r9, r3
 800cc00:	4313      	orrs	r3, r2
 800cc02:	9304      	str	r3, [sp, #16]
 800cc04:	46a2      	mov	sl, r4
 800cc06:	e7d2      	b.n	800cbae <_vfiprintf_r+0xc6>
 800cc08:	9b03      	ldr	r3, [sp, #12]
 800cc0a:	1d19      	adds	r1, r3, #4
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	9103      	str	r1, [sp, #12]
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	bfbb      	ittet	lt
 800cc14:	425b      	neglt	r3, r3
 800cc16:	f042 0202 	orrlt.w	r2, r2, #2
 800cc1a:	9307      	strge	r3, [sp, #28]
 800cc1c:	9307      	strlt	r3, [sp, #28]
 800cc1e:	bfb8      	it	lt
 800cc20:	9204      	strlt	r2, [sp, #16]
 800cc22:	7823      	ldrb	r3, [r4, #0]
 800cc24:	2b2e      	cmp	r3, #46	; 0x2e
 800cc26:	d10c      	bne.n	800cc42 <_vfiprintf_r+0x15a>
 800cc28:	7863      	ldrb	r3, [r4, #1]
 800cc2a:	2b2a      	cmp	r3, #42	; 0x2a
 800cc2c:	d134      	bne.n	800cc98 <_vfiprintf_r+0x1b0>
 800cc2e:	9b03      	ldr	r3, [sp, #12]
 800cc30:	1d1a      	adds	r2, r3, #4
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	9203      	str	r2, [sp, #12]
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	bfb8      	it	lt
 800cc3a:	f04f 33ff 	movlt.w	r3, #4294967295
 800cc3e:	3402      	adds	r4, #2
 800cc40:	9305      	str	r3, [sp, #20]
 800cc42:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800cd18 <_vfiprintf_r+0x230>
 800cc46:	7821      	ldrb	r1, [r4, #0]
 800cc48:	2203      	movs	r2, #3
 800cc4a:	4650      	mov	r0, sl
 800cc4c:	f7f3 fae0 	bl	8000210 <memchr>
 800cc50:	b138      	cbz	r0, 800cc62 <_vfiprintf_r+0x17a>
 800cc52:	9b04      	ldr	r3, [sp, #16]
 800cc54:	eba0 000a 	sub.w	r0, r0, sl
 800cc58:	2240      	movs	r2, #64	; 0x40
 800cc5a:	4082      	lsls	r2, r0
 800cc5c:	4313      	orrs	r3, r2
 800cc5e:	3401      	adds	r4, #1
 800cc60:	9304      	str	r3, [sp, #16]
 800cc62:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc66:	4829      	ldr	r0, [pc, #164]	; (800cd0c <_vfiprintf_r+0x224>)
 800cc68:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cc6c:	2206      	movs	r2, #6
 800cc6e:	f7f3 facf 	bl	8000210 <memchr>
 800cc72:	2800      	cmp	r0, #0
 800cc74:	d03f      	beq.n	800ccf6 <_vfiprintf_r+0x20e>
 800cc76:	4b26      	ldr	r3, [pc, #152]	; (800cd10 <_vfiprintf_r+0x228>)
 800cc78:	bb1b      	cbnz	r3, 800ccc2 <_vfiprintf_r+0x1da>
 800cc7a:	9b03      	ldr	r3, [sp, #12]
 800cc7c:	3307      	adds	r3, #7
 800cc7e:	f023 0307 	bic.w	r3, r3, #7
 800cc82:	3308      	adds	r3, #8
 800cc84:	9303      	str	r3, [sp, #12]
 800cc86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc88:	443b      	add	r3, r7
 800cc8a:	9309      	str	r3, [sp, #36]	; 0x24
 800cc8c:	e768      	b.n	800cb60 <_vfiprintf_r+0x78>
 800cc8e:	fb0c 3202 	mla	r2, ip, r2, r3
 800cc92:	460c      	mov	r4, r1
 800cc94:	2001      	movs	r0, #1
 800cc96:	e7a6      	b.n	800cbe6 <_vfiprintf_r+0xfe>
 800cc98:	2300      	movs	r3, #0
 800cc9a:	3401      	adds	r4, #1
 800cc9c:	9305      	str	r3, [sp, #20]
 800cc9e:	4619      	mov	r1, r3
 800cca0:	f04f 0c0a 	mov.w	ip, #10
 800cca4:	4620      	mov	r0, r4
 800cca6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ccaa:	3a30      	subs	r2, #48	; 0x30
 800ccac:	2a09      	cmp	r2, #9
 800ccae:	d903      	bls.n	800ccb8 <_vfiprintf_r+0x1d0>
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d0c6      	beq.n	800cc42 <_vfiprintf_r+0x15a>
 800ccb4:	9105      	str	r1, [sp, #20]
 800ccb6:	e7c4      	b.n	800cc42 <_vfiprintf_r+0x15a>
 800ccb8:	fb0c 2101 	mla	r1, ip, r1, r2
 800ccbc:	4604      	mov	r4, r0
 800ccbe:	2301      	movs	r3, #1
 800ccc0:	e7f0      	b.n	800cca4 <_vfiprintf_r+0x1bc>
 800ccc2:	ab03      	add	r3, sp, #12
 800ccc4:	9300      	str	r3, [sp, #0]
 800ccc6:	462a      	mov	r2, r5
 800ccc8:	4b12      	ldr	r3, [pc, #72]	; (800cd14 <_vfiprintf_r+0x22c>)
 800ccca:	a904      	add	r1, sp, #16
 800cccc:	4630      	mov	r0, r6
 800ccce:	f7fc fec3 	bl	8009a58 <_printf_float>
 800ccd2:	4607      	mov	r7, r0
 800ccd4:	1c78      	adds	r0, r7, #1
 800ccd6:	d1d6      	bne.n	800cc86 <_vfiprintf_r+0x19e>
 800ccd8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ccda:	07d9      	lsls	r1, r3, #31
 800ccdc:	d405      	bmi.n	800ccea <_vfiprintf_r+0x202>
 800ccde:	89ab      	ldrh	r3, [r5, #12]
 800cce0:	059a      	lsls	r2, r3, #22
 800cce2:	d402      	bmi.n	800ccea <_vfiprintf_r+0x202>
 800cce4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cce6:	f7fd fc6b 	bl	800a5c0 <__retarget_lock_release_recursive>
 800ccea:	89ab      	ldrh	r3, [r5, #12]
 800ccec:	065b      	lsls	r3, r3, #25
 800ccee:	f53f af1d 	bmi.w	800cb2c <_vfiprintf_r+0x44>
 800ccf2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ccf4:	e71c      	b.n	800cb30 <_vfiprintf_r+0x48>
 800ccf6:	ab03      	add	r3, sp, #12
 800ccf8:	9300      	str	r3, [sp, #0]
 800ccfa:	462a      	mov	r2, r5
 800ccfc:	4b05      	ldr	r3, [pc, #20]	; (800cd14 <_vfiprintf_r+0x22c>)
 800ccfe:	a904      	add	r1, sp, #16
 800cd00:	4630      	mov	r0, r6
 800cd02:	f7fd f94d 	bl	8009fa0 <_printf_i>
 800cd06:	e7e4      	b.n	800ccd2 <_vfiprintf_r+0x1ea>
 800cd08:	0800d48c 	.word	0x0800d48c
 800cd0c:	0800d496 	.word	0x0800d496
 800cd10:	08009a59 	.word	0x08009a59
 800cd14:	0800cac5 	.word	0x0800cac5
 800cd18:	0800d492 	.word	0x0800d492

0800cd1c <__swbuf_r>:
 800cd1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd1e:	460e      	mov	r6, r1
 800cd20:	4614      	mov	r4, r2
 800cd22:	4605      	mov	r5, r0
 800cd24:	b118      	cbz	r0, 800cd2e <__swbuf_r+0x12>
 800cd26:	6a03      	ldr	r3, [r0, #32]
 800cd28:	b90b      	cbnz	r3, 800cd2e <__swbuf_r+0x12>
 800cd2a:	f7fd fae7 	bl	800a2fc <__sinit>
 800cd2e:	69a3      	ldr	r3, [r4, #24]
 800cd30:	60a3      	str	r3, [r4, #8]
 800cd32:	89a3      	ldrh	r3, [r4, #12]
 800cd34:	071a      	lsls	r2, r3, #28
 800cd36:	d525      	bpl.n	800cd84 <__swbuf_r+0x68>
 800cd38:	6923      	ldr	r3, [r4, #16]
 800cd3a:	b31b      	cbz	r3, 800cd84 <__swbuf_r+0x68>
 800cd3c:	6823      	ldr	r3, [r4, #0]
 800cd3e:	6922      	ldr	r2, [r4, #16]
 800cd40:	1a98      	subs	r0, r3, r2
 800cd42:	6963      	ldr	r3, [r4, #20]
 800cd44:	b2f6      	uxtb	r6, r6
 800cd46:	4283      	cmp	r3, r0
 800cd48:	4637      	mov	r7, r6
 800cd4a:	dc04      	bgt.n	800cd56 <__swbuf_r+0x3a>
 800cd4c:	4621      	mov	r1, r4
 800cd4e:	4628      	mov	r0, r5
 800cd50:	f7ff fdca 	bl	800c8e8 <_fflush_r>
 800cd54:	b9e0      	cbnz	r0, 800cd90 <__swbuf_r+0x74>
 800cd56:	68a3      	ldr	r3, [r4, #8]
 800cd58:	3b01      	subs	r3, #1
 800cd5a:	60a3      	str	r3, [r4, #8]
 800cd5c:	6823      	ldr	r3, [r4, #0]
 800cd5e:	1c5a      	adds	r2, r3, #1
 800cd60:	6022      	str	r2, [r4, #0]
 800cd62:	701e      	strb	r6, [r3, #0]
 800cd64:	6962      	ldr	r2, [r4, #20]
 800cd66:	1c43      	adds	r3, r0, #1
 800cd68:	429a      	cmp	r2, r3
 800cd6a:	d004      	beq.n	800cd76 <__swbuf_r+0x5a>
 800cd6c:	89a3      	ldrh	r3, [r4, #12]
 800cd6e:	07db      	lsls	r3, r3, #31
 800cd70:	d506      	bpl.n	800cd80 <__swbuf_r+0x64>
 800cd72:	2e0a      	cmp	r6, #10
 800cd74:	d104      	bne.n	800cd80 <__swbuf_r+0x64>
 800cd76:	4621      	mov	r1, r4
 800cd78:	4628      	mov	r0, r5
 800cd7a:	f7ff fdb5 	bl	800c8e8 <_fflush_r>
 800cd7e:	b938      	cbnz	r0, 800cd90 <__swbuf_r+0x74>
 800cd80:	4638      	mov	r0, r7
 800cd82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd84:	4621      	mov	r1, r4
 800cd86:	4628      	mov	r0, r5
 800cd88:	f000 f806 	bl	800cd98 <__swsetup_r>
 800cd8c:	2800      	cmp	r0, #0
 800cd8e:	d0d5      	beq.n	800cd3c <__swbuf_r+0x20>
 800cd90:	f04f 37ff 	mov.w	r7, #4294967295
 800cd94:	e7f4      	b.n	800cd80 <__swbuf_r+0x64>
	...

0800cd98 <__swsetup_r>:
 800cd98:	b538      	push	{r3, r4, r5, lr}
 800cd9a:	4b2a      	ldr	r3, [pc, #168]	; (800ce44 <__swsetup_r+0xac>)
 800cd9c:	4605      	mov	r5, r0
 800cd9e:	6818      	ldr	r0, [r3, #0]
 800cda0:	460c      	mov	r4, r1
 800cda2:	b118      	cbz	r0, 800cdac <__swsetup_r+0x14>
 800cda4:	6a03      	ldr	r3, [r0, #32]
 800cda6:	b90b      	cbnz	r3, 800cdac <__swsetup_r+0x14>
 800cda8:	f7fd faa8 	bl	800a2fc <__sinit>
 800cdac:	89a3      	ldrh	r3, [r4, #12]
 800cdae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cdb2:	0718      	lsls	r0, r3, #28
 800cdb4:	d422      	bmi.n	800cdfc <__swsetup_r+0x64>
 800cdb6:	06d9      	lsls	r1, r3, #27
 800cdb8:	d407      	bmi.n	800cdca <__swsetup_r+0x32>
 800cdba:	2309      	movs	r3, #9
 800cdbc:	602b      	str	r3, [r5, #0]
 800cdbe:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cdc2:	81a3      	strh	r3, [r4, #12]
 800cdc4:	f04f 30ff 	mov.w	r0, #4294967295
 800cdc8:	e034      	b.n	800ce34 <__swsetup_r+0x9c>
 800cdca:	0758      	lsls	r0, r3, #29
 800cdcc:	d512      	bpl.n	800cdf4 <__swsetup_r+0x5c>
 800cdce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cdd0:	b141      	cbz	r1, 800cde4 <__swsetup_r+0x4c>
 800cdd2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cdd6:	4299      	cmp	r1, r3
 800cdd8:	d002      	beq.n	800cde0 <__swsetup_r+0x48>
 800cdda:	4628      	mov	r0, r5
 800cddc:	f7fe fa82 	bl	800b2e4 <_free_r>
 800cde0:	2300      	movs	r3, #0
 800cde2:	6363      	str	r3, [r4, #52]	; 0x34
 800cde4:	89a3      	ldrh	r3, [r4, #12]
 800cde6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cdea:	81a3      	strh	r3, [r4, #12]
 800cdec:	2300      	movs	r3, #0
 800cdee:	6063      	str	r3, [r4, #4]
 800cdf0:	6923      	ldr	r3, [r4, #16]
 800cdf2:	6023      	str	r3, [r4, #0]
 800cdf4:	89a3      	ldrh	r3, [r4, #12]
 800cdf6:	f043 0308 	orr.w	r3, r3, #8
 800cdfa:	81a3      	strh	r3, [r4, #12]
 800cdfc:	6923      	ldr	r3, [r4, #16]
 800cdfe:	b94b      	cbnz	r3, 800ce14 <__swsetup_r+0x7c>
 800ce00:	89a3      	ldrh	r3, [r4, #12]
 800ce02:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ce06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ce0a:	d003      	beq.n	800ce14 <__swsetup_r+0x7c>
 800ce0c:	4621      	mov	r1, r4
 800ce0e:	4628      	mov	r0, r5
 800ce10:	f000 f884 	bl	800cf1c <__smakebuf_r>
 800ce14:	89a0      	ldrh	r0, [r4, #12]
 800ce16:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ce1a:	f010 0301 	ands.w	r3, r0, #1
 800ce1e:	d00a      	beq.n	800ce36 <__swsetup_r+0x9e>
 800ce20:	2300      	movs	r3, #0
 800ce22:	60a3      	str	r3, [r4, #8]
 800ce24:	6963      	ldr	r3, [r4, #20]
 800ce26:	425b      	negs	r3, r3
 800ce28:	61a3      	str	r3, [r4, #24]
 800ce2a:	6923      	ldr	r3, [r4, #16]
 800ce2c:	b943      	cbnz	r3, 800ce40 <__swsetup_r+0xa8>
 800ce2e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ce32:	d1c4      	bne.n	800cdbe <__swsetup_r+0x26>
 800ce34:	bd38      	pop	{r3, r4, r5, pc}
 800ce36:	0781      	lsls	r1, r0, #30
 800ce38:	bf58      	it	pl
 800ce3a:	6963      	ldrpl	r3, [r4, #20]
 800ce3c:	60a3      	str	r3, [r4, #8]
 800ce3e:	e7f4      	b.n	800ce2a <__swsetup_r+0x92>
 800ce40:	2000      	movs	r0, #0
 800ce42:	e7f7      	b.n	800ce34 <__swsetup_r+0x9c>
 800ce44:	2000024c 	.word	0x2000024c

0800ce48 <_raise_r>:
 800ce48:	291f      	cmp	r1, #31
 800ce4a:	b538      	push	{r3, r4, r5, lr}
 800ce4c:	4604      	mov	r4, r0
 800ce4e:	460d      	mov	r5, r1
 800ce50:	d904      	bls.n	800ce5c <_raise_r+0x14>
 800ce52:	2316      	movs	r3, #22
 800ce54:	6003      	str	r3, [r0, #0]
 800ce56:	f04f 30ff 	mov.w	r0, #4294967295
 800ce5a:	bd38      	pop	{r3, r4, r5, pc}
 800ce5c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800ce5e:	b112      	cbz	r2, 800ce66 <_raise_r+0x1e>
 800ce60:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ce64:	b94b      	cbnz	r3, 800ce7a <_raise_r+0x32>
 800ce66:	4620      	mov	r0, r4
 800ce68:	f000 f830 	bl	800cecc <_getpid_r>
 800ce6c:	462a      	mov	r2, r5
 800ce6e:	4601      	mov	r1, r0
 800ce70:	4620      	mov	r0, r4
 800ce72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ce76:	f000 b817 	b.w	800cea8 <_kill_r>
 800ce7a:	2b01      	cmp	r3, #1
 800ce7c:	d00a      	beq.n	800ce94 <_raise_r+0x4c>
 800ce7e:	1c59      	adds	r1, r3, #1
 800ce80:	d103      	bne.n	800ce8a <_raise_r+0x42>
 800ce82:	2316      	movs	r3, #22
 800ce84:	6003      	str	r3, [r0, #0]
 800ce86:	2001      	movs	r0, #1
 800ce88:	e7e7      	b.n	800ce5a <_raise_r+0x12>
 800ce8a:	2400      	movs	r4, #0
 800ce8c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ce90:	4628      	mov	r0, r5
 800ce92:	4798      	blx	r3
 800ce94:	2000      	movs	r0, #0
 800ce96:	e7e0      	b.n	800ce5a <_raise_r+0x12>

0800ce98 <raise>:
 800ce98:	4b02      	ldr	r3, [pc, #8]	; (800cea4 <raise+0xc>)
 800ce9a:	4601      	mov	r1, r0
 800ce9c:	6818      	ldr	r0, [r3, #0]
 800ce9e:	f7ff bfd3 	b.w	800ce48 <_raise_r>
 800cea2:	bf00      	nop
 800cea4:	2000024c 	.word	0x2000024c

0800cea8 <_kill_r>:
 800cea8:	b538      	push	{r3, r4, r5, lr}
 800ceaa:	4d07      	ldr	r5, [pc, #28]	; (800cec8 <_kill_r+0x20>)
 800ceac:	2300      	movs	r3, #0
 800ceae:	4604      	mov	r4, r0
 800ceb0:	4608      	mov	r0, r1
 800ceb2:	4611      	mov	r1, r2
 800ceb4:	602b      	str	r3, [r5, #0]
 800ceb6:	f7f6 f975 	bl	80031a4 <_kill>
 800ceba:	1c43      	adds	r3, r0, #1
 800cebc:	d102      	bne.n	800cec4 <_kill_r+0x1c>
 800cebe:	682b      	ldr	r3, [r5, #0]
 800cec0:	b103      	cbz	r3, 800cec4 <_kill_r+0x1c>
 800cec2:	6023      	str	r3, [r4, #0]
 800cec4:	bd38      	pop	{r3, r4, r5, pc}
 800cec6:	bf00      	nop
 800cec8:	20000698 	.word	0x20000698

0800cecc <_getpid_r>:
 800cecc:	f7f6 b962 	b.w	8003194 <_getpid>

0800ced0 <__swhatbuf_r>:
 800ced0:	b570      	push	{r4, r5, r6, lr}
 800ced2:	460c      	mov	r4, r1
 800ced4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ced8:	2900      	cmp	r1, #0
 800ceda:	b096      	sub	sp, #88	; 0x58
 800cedc:	4615      	mov	r5, r2
 800cede:	461e      	mov	r6, r3
 800cee0:	da0d      	bge.n	800cefe <__swhatbuf_r+0x2e>
 800cee2:	89a3      	ldrh	r3, [r4, #12]
 800cee4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800cee8:	f04f 0100 	mov.w	r1, #0
 800ceec:	bf0c      	ite	eq
 800ceee:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800cef2:	2340      	movne	r3, #64	; 0x40
 800cef4:	2000      	movs	r0, #0
 800cef6:	6031      	str	r1, [r6, #0]
 800cef8:	602b      	str	r3, [r5, #0]
 800cefa:	b016      	add	sp, #88	; 0x58
 800cefc:	bd70      	pop	{r4, r5, r6, pc}
 800cefe:	466a      	mov	r2, sp
 800cf00:	f000 f848 	bl	800cf94 <_fstat_r>
 800cf04:	2800      	cmp	r0, #0
 800cf06:	dbec      	blt.n	800cee2 <__swhatbuf_r+0x12>
 800cf08:	9901      	ldr	r1, [sp, #4]
 800cf0a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800cf0e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800cf12:	4259      	negs	r1, r3
 800cf14:	4159      	adcs	r1, r3
 800cf16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cf1a:	e7eb      	b.n	800cef4 <__swhatbuf_r+0x24>

0800cf1c <__smakebuf_r>:
 800cf1c:	898b      	ldrh	r3, [r1, #12]
 800cf1e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cf20:	079d      	lsls	r5, r3, #30
 800cf22:	4606      	mov	r6, r0
 800cf24:	460c      	mov	r4, r1
 800cf26:	d507      	bpl.n	800cf38 <__smakebuf_r+0x1c>
 800cf28:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cf2c:	6023      	str	r3, [r4, #0]
 800cf2e:	6123      	str	r3, [r4, #16]
 800cf30:	2301      	movs	r3, #1
 800cf32:	6163      	str	r3, [r4, #20]
 800cf34:	b002      	add	sp, #8
 800cf36:	bd70      	pop	{r4, r5, r6, pc}
 800cf38:	ab01      	add	r3, sp, #4
 800cf3a:	466a      	mov	r2, sp
 800cf3c:	f7ff ffc8 	bl	800ced0 <__swhatbuf_r>
 800cf40:	9900      	ldr	r1, [sp, #0]
 800cf42:	4605      	mov	r5, r0
 800cf44:	4630      	mov	r0, r6
 800cf46:	f7fe fd99 	bl	800ba7c <_malloc_r>
 800cf4a:	b948      	cbnz	r0, 800cf60 <__smakebuf_r+0x44>
 800cf4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf50:	059a      	lsls	r2, r3, #22
 800cf52:	d4ef      	bmi.n	800cf34 <__smakebuf_r+0x18>
 800cf54:	f023 0303 	bic.w	r3, r3, #3
 800cf58:	f043 0302 	orr.w	r3, r3, #2
 800cf5c:	81a3      	strh	r3, [r4, #12]
 800cf5e:	e7e3      	b.n	800cf28 <__smakebuf_r+0xc>
 800cf60:	89a3      	ldrh	r3, [r4, #12]
 800cf62:	6020      	str	r0, [r4, #0]
 800cf64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cf68:	81a3      	strh	r3, [r4, #12]
 800cf6a:	9b00      	ldr	r3, [sp, #0]
 800cf6c:	6163      	str	r3, [r4, #20]
 800cf6e:	9b01      	ldr	r3, [sp, #4]
 800cf70:	6120      	str	r0, [r4, #16]
 800cf72:	b15b      	cbz	r3, 800cf8c <__smakebuf_r+0x70>
 800cf74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cf78:	4630      	mov	r0, r6
 800cf7a:	f000 f81d 	bl	800cfb8 <_isatty_r>
 800cf7e:	b128      	cbz	r0, 800cf8c <__smakebuf_r+0x70>
 800cf80:	89a3      	ldrh	r3, [r4, #12]
 800cf82:	f023 0303 	bic.w	r3, r3, #3
 800cf86:	f043 0301 	orr.w	r3, r3, #1
 800cf8a:	81a3      	strh	r3, [r4, #12]
 800cf8c:	89a3      	ldrh	r3, [r4, #12]
 800cf8e:	431d      	orrs	r5, r3
 800cf90:	81a5      	strh	r5, [r4, #12]
 800cf92:	e7cf      	b.n	800cf34 <__smakebuf_r+0x18>

0800cf94 <_fstat_r>:
 800cf94:	b538      	push	{r3, r4, r5, lr}
 800cf96:	4d07      	ldr	r5, [pc, #28]	; (800cfb4 <_fstat_r+0x20>)
 800cf98:	2300      	movs	r3, #0
 800cf9a:	4604      	mov	r4, r0
 800cf9c:	4608      	mov	r0, r1
 800cf9e:	4611      	mov	r1, r2
 800cfa0:	602b      	str	r3, [r5, #0]
 800cfa2:	f7f6 f95e 	bl	8003262 <_fstat>
 800cfa6:	1c43      	adds	r3, r0, #1
 800cfa8:	d102      	bne.n	800cfb0 <_fstat_r+0x1c>
 800cfaa:	682b      	ldr	r3, [r5, #0]
 800cfac:	b103      	cbz	r3, 800cfb0 <_fstat_r+0x1c>
 800cfae:	6023      	str	r3, [r4, #0]
 800cfb0:	bd38      	pop	{r3, r4, r5, pc}
 800cfb2:	bf00      	nop
 800cfb4:	20000698 	.word	0x20000698

0800cfb8 <_isatty_r>:
 800cfb8:	b538      	push	{r3, r4, r5, lr}
 800cfba:	4d06      	ldr	r5, [pc, #24]	; (800cfd4 <_isatty_r+0x1c>)
 800cfbc:	2300      	movs	r3, #0
 800cfbe:	4604      	mov	r4, r0
 800cfc0:	4608      	mov	r0, r1
 800cfc2:	602b      	str	r3, [r5, #0]
 800cfc4:	f7f6 f95d 	bl	8003282 <_isatty>
 800cfc8:	1c43      	adds	r3, r0, #1
 800cfca:	d102      	bne.n	800cfd2 <_isatty_r+0x1a>
 800cfcc:	682b      	ldr	r3, [r5, #0]
 800cfce:	b103      	cbz	r3, 800cfd2 <_isatty_r+0x1a>
 800cfd0:	6023      	str	r3, [r4, #0]
 800cfd2:	bd38      	pop	{r3, r4, r5, pc}
 800cfd4:	20000698 	.word	0x20000698

0800cfd8 <_init>:
 800cfd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfda:	bf00      	nop
 800cfdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cfde:	bc08      	pop	{r3}
 800cfe0:	469e      	mov	lr, r3
 800cfe2:	4770      	bx	lr

0800cfe4 <_fini>:
 800cfe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfe6:	bf00      	nop
 800cfe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cfea:	bc08      	pop	{r3}
 800cfec:	469e      	mov	lr, r3
 800cfee:	4770      	bx	lr
