// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module AlexNet_Cifar10_Keras_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer20_out_dout,
        layer20_out_num_data_valid,
        layer20_out_fifo_cap,
        layer20_out_empty_n,
        layer20_out_read,
        layer23_out_din,
        layer23_out_num_data_valid,
        layer23_out_fifo_cap,
        layer23_out_full_n,
        layer23_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] layer20_out_dout;
input  [6:0] layer20_out_num_data_valid;
input  [6:0] layer20_out_fifo_cap;
input   layer20_out_empty_n;
output   layer20_out_read;
output  [255:0] layer23_out_din;
input  [6:0] layer23_out_num_data_valid;
input  [6:0] layer23_out_fifo_cap;
input   layer23_out_full_n;
output   layer23_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer20_out_read;
reg layer23_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln41_fu_161_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    layer20_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer23_out_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [14:0] out_data_data_fu_492_p3;
reg   [14:0] out_data_data_reg_806;
wire   [14:0] out_data_data_22_fu_506_p3;
reg   [14:0] out_data_data_22_reg_811;
wire   [14:0] out_data_data_24_fu_520_p3;
reg   [14:0] out_data_data_24_reg_816;
wire   [14:0] out_data_data_26_fu_534_p3;
reg   [14:0] out_data_data_26_reg_821;
wire   [14:0] select_ln51_fu_548_p3;
reg   [14:0] select_ln51_reg_826;
wire   [14:0] select_ln51_78_fu_562_p3;
reg   [14:0] select_ln51_78_reg_831;
wire   [14:0] select_ln51_79_fu_576_p3;
reg   [14:0] select_ln51_79_reg_836;
wire   [14:0] select_ln51_80_fu_590_p3;
reg   [14:0] select_ln51_80_reg_841;
wire   [14:0] select_ln51_81_fu_604_p3;
reg   [14:0] select_ln51_81_reg_846;
wire   [14:0] select_ln51_82_fu_618_p3;
reg   [14:0] select_ln51_82_reg_851;
wire   [14:0] select_ln51_83_fu_632_p3;
reg   [14:0] select_ln51_83_reg_856;
wire   [14:0] select_ln51_84_fu_646_p3;
reg   [14:0] select_ln51_84_reg_861;
wire   [14:0] select_ln51_85_fu_660_p3;
reg   [14:0] select_ln51_85_reg_866;
wire   [14:0] select_ln51_86_fu_674_p3;
reg   [14:0] select_ln51_86_reg_871;
wire   [14:0] select_ln51_87_fu_688_p3;
reg   [14:0] select_ln51_87_reg_876;
wire   [14:0] select_ln51_88_fu_702_p3;
reg   [14:0] select_ln51_88_reg_881;
reg   [6:0] i_fu_136;
wire   [6:0] i_18_fu_167_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_i_17;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] in_data_data_fu_178_p1;
wire   [0:0] icmp_ln1695_fu_486_p2;
wire   [14:0] trunc_ln145_81_fu_182_p1;
wire   [15:0] in_data_data_26_fu_206_p4;
wire   [0:0] icmp_ln1695_89_fu_500_p2;
wire   [14:0] trunc_ln_fu_216_p4;
wire   [15:0] in_data_data_27_fu_226_p4;
wire   [0:0] icmp_ln1695_90_fu_514_p2;
wire   [14:0] trunc_ln44_9_fu_236_p4;
wire   [15:0] in_data_data_28_fu_246_p4;
wire   [0:0] icmp_ln1695_91_fu_528_p2;
wire   [14:0] trunc_ln44_s_fu_256_p4;
wire   [15:0] tmp_fu_266_p4;
wire   [0:0] icmp_ln1695_92_fu_542_p2;
wire   [14:0] trunc_ln145_s_fu_276_p4;
wire   [15:0] tmp_s_fu_286_p4;
wire   [0:0] icmp_ln1695_93_fu_556_p2;
wire   [14:0] trunc_ln145_71_fu_296_p4;
wire   [15:0] tmp_67_fu_306_p4;
wire   [0:0] icmp_ln1695_94_fu_570_p2;
wire   [14:0] trunc_ln145_72_fu_316_p4;
wire   [15:0] tmp_68_fu_326_p4;
wire   [0:0] icmp_ln1695_95_fu_584_p2;
wire   [14:0] trunc_ln145_73_fu_336_p4;
wire   [15:0] tmp_69_fu_346_p4;
wire   [0:0] icmp_ln1695_96_fu_598_p2;
wire   [14:0] trunc_ln145_74_fu_356_p4;
wire   [15:0] tmp_70_fu_366_p4;
wire   [0:0] icmp_ln1695_97_fu_612_p2;
wire   [14:0] trunc_ln145_75_fu_376_p4;
wire   [15:0] tmp_71_fu_386_p4;
wire   [0:0] icmp_ln1695_98_fu_626_p2;
wire   [14:0] trunc_ln145_76_fu_396_p4;
wire   [15:0] tmp_72_fu_406_p4;
wire   [0:0] icmp_ln1695_99_fu_640_p2;
wire   [14:0] trunc_ln145_77_fu_416_p4;
wire   [15:0] tmp_73_fu_426_p4;
wire   [0:0] icmp_ln1695_100_fu_654_p2;
wire   [14:0] trunc_ln145_78_fu_436_p4;
wire   [15:0] tmp_74_fu_446_p4;
wire   [0:0] icmp_ln1695_101_fu_668_p2;
wire   [14:0] trunc_ln145_79_fu_456_p4;
wire   [15:0] trunc_ln145_82_fu_186_p4;
wire   [0:0] icmp_ln1695_102_fu_682_p2;
wire   [14:0] trunc_ln145_80_fu_466_p4;
wire   [15:0] trunc_ln145_83_fu_196_p4;
wire   [0:0] icmp_ln1695_103_fu_696_p2;
wire   [14:0] trunc_ln4_fu_476_p4;
wire   [15:0] zext_ln1695_84_fu_752_p1;
wire   [15:0] zext_ln1695_83_fu_749_p1;
wire   [15:0] zext_ln1695_82_fu_746_p1;
wire   [15:0] zext_ln1695_81_fu_743_p1;
wire   [15:0] zext_ln1695_80_fu_740_p1;
wire   [15:0] zext_ln1695_79_fu_737_p1;
wire   [15:0] zext_ln1695_78_fu_734_p1;
wire   [15:0] zext_ln1695_77_fu_731_p1;
wire   [15:0] zext_ln1695_76_fu_728_p1;
wire   [15:0] zext_ln1695_75_fu_725_p1;
wire   [15:0] zext_ln1695_fu_722_p1;
wire   [15:0] zext_ln45_11_fu_719_p1;
wire   [15:0] zext_ln45_10_fu_716_p1;
wire   [15:0] zext_ln45_9_fu_713_p1;
wire   [15:0] zext_ln45_fu_710_p1;
wire   [254:0] or_ln174_s_fu_755_p17;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_142;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

AlexNet_Cifar10_Keras_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_142)) begin
        if ((icmp_ln41_fu_161_p2 == 1'd0)) begin
            i_fu_136 <= i_18_fu_167_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_136 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        out_data_data_22_reg_811 <= out_data_data_22_fu_506_p3;
        out_data_data_24_reg_816 <= out_data_data_24_fu_520_p3;
        out_data_data_26_reg_821 <= out_data_data_26_fu_534_p3;
        out_data_data_reg_806 <= out_data_data_fu_492_p3;
        select_ln51_78_reg_831 <= select_ln51_78_fu_562_p3;
        select_ln51_79_reg_836 <= select_ln51_79_fu_576_p3;
        select_ln51_80_reg_841 <= select_ln51_80_fu_590_p3;
        select_ln51_81_reg_846 <= select_ln51_81_fu_604_p3;
        select_ln51_82_reg_851 <= select_ln51_82_fu_618_p3;
        select_ln51_83_reg_856 <= select_ln51_83_fu_632_p3;
        select_ln51_84_reg_861 <= select_ln51_84_fu_646_p3;
        select_ln51_85_reg_866 <= select_ln51_85_fu_660_p3;
        select_ln51_86_reg_871 <= select_ln51_86_fu_674_p3;
        select_ln51_87_reg_876 <= select_ln51_87_fu_688_p3;
        select_ln51_88_reg_881 <= select_ln51_88_fu_702_p3;
        select_ln51_reg_826 <= select_ln51_fu_548_p3;
    end
end

always @ (*) begin
    if (((icmp_ln41_fu_161_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_17 = 7'd0;
    end else begin
        ap_sig_allocacmp_i_17 = i_fu_136;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer20_out_blk_n = layer20_out_empty_n;
    end else begin
        layer20_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer20_out_read = 1'b1;
    end else begin
        layer20_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer23_out_blk_n = layer23_out_full_n;
    end else begin
        layer23_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer23_out_write = 1'b1;
    end else begin
        layer23_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((layer23_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer20_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((layer23_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer20_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((layer23_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer20_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (layer20_out_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (layer23_out_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_142 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = internal_ap_ready;

assign i_18_fu_167_p2 = (ap_sig_allocacmp_i_17 + 7'd1);

assign icmp_ln1695_100_fu_654_p2 = (($signed(tmp_73_fu_426_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1695_101_fu_668_p2 = (($signed(tmp_74_fu_446_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1695_102_fu_682_p2 = (($signed(trunc_ln145_82_fu_186_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1695_103_fu_696_p2 = (($signed(trunc_ln145_83_fu_196_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1695_89_fu_500_p2 = (($signed(in_data_data_26_fu_206_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1695_90_fu_514_p2 = (($signed(in_data_data_27_fu_226_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1695_91_fu_528_p2 = (($signed(in_data_data_28_fu_246_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1695_92_fu_542_p2 = (($signed(tmp_fu_266_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1695_93_fu_556_p2 = (($signed(tmp_s_fu_286_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1695_94_fu_570_p2 = (($signed(tmp_67_fu_306_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1695_95_fu_584_p2 = (($signed(tmp_68_fu_326_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1695_96_fu_598_p2 = (($signed(tmp_69_fu_346_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1695_97_fu_612_p2 = (($signed(tmp_70_fu_366_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1695_98_fu_626_p2 = (($signed(tmp_71_fu_386_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1695_99_fu_640_p2 = (($signed(tmp_72_fu_406_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1695_fu_486_p2 = (($signed(in_data_data_fu_178_p1) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_161_p2 = ((ap_sig_allocacmp_i_17 == 7'd64) ? 1'b1 : 1'b0);

assign in_data_data_26_fu_206_p4 = {{layer20_out_dout[31:16]}};

assign in_data_data_27_fu_226_p4 = {{layer20_out_dout[47:32]}};

assign in_data_data_28_fu_246_p4 = {{layer20_out_dout[63:48]}};

assign in_data_data_fu_178_p1 = layer20_out_dout[15:0];

assign layer23_out_din = or_ln174_s_fu_755_p17;

assign or_ln174_s_fu_755_p17 = {{{{{{{{{{{{{{{{select_ln51_88_reg_881}, {zext_ln1695_84_fu_752_p1}}, {zext_ln1695_83_fu_749_p1}}, {zext_ln1695_82_fu_746_p1}}, {zext_ln1695_81_fu_743_p1}}, {zext_ln1695_80_fu_740_p1}}, {zext_ln1695_79_fu_737_p1}}, {zext_ln1695_78_fu_734_p1}}, {zext_ln1695_77_fu_731_p1}}, {zext_ln1695_76_fu_728_p1}}, {zext_ln1695_75_fu_725_p1}}, {zext_ln1695_fu_722_p1}}, {zext_ln45_11_fu_719_p1}}, {zext_ln45_10_fu_716_p1}}, {zext_ln45_9_fu_713_p1}}, {zext_ln45_fu_710_p1}};

assign out_data_data_22_fu_506_p3 = ((icmp_ln1695_89_fu_500_p2[0:0] == 1'b1) ? trunc_ln_fu_216_p4 : 15'd0);

assign out_data_data_24_fu_520_p3 = ((icmp_ln1695_90_fu_514_p2[0:0] == 1'b1) ? trunc_ln44_9_fu_236_p4 : 15'd0);

assign out_data_data_26_fu_534_p3 = ((icmp_ln1695_91_fu_528_p2[0:0] == 1'b1) ? trunc_ln44_s_fu_256_p4 : 15'd0);

assign out_data_data_fu_492_p3 = ((icmp_ln1695_fu_486_p2[0:0] == 1'b1) ? trunc_ln145_81_fu_182_p1 : 15'd0);

assign select_ln51_78_fu_562_p3 = ((icmp_ln1695_93_fu_556_p2[0:0] == 1'b1) ? trunc_ln145_71_fu_296_p4 : 15'd0);

assign select_ln51_79_fu_576_p3 = ((icmp_ln1695_94_fu_570_p2[0:0] == 1'b1) ? trunc_ln145_72_fu_316_p4 : 15'd0);

assign select_ln51_80_fu_590_p3 = ((icmp_ln1695_95_fu_584_p2[0:0] == 1'b1) ? trunc_ln145_73_fu_336_p4 : 15'd0);

assign select_ln51_81_fu_604_p3 = ((icmp_ln1695_96_fu_598_p2[0:0] == 1'b1) ? trunc_ln145_74_fu_356_p4 : 15'd0);

assign select_ln51_82_fu_618_p3 = ((icmp_ln1695_97_fu_612_p2[0:0] == 1'b1) ? trunc_ln145_75_fu_376_p4 : 15'd0);

assign select_ln51_83_fu_632_p3 = ((icmp_ln1695_98_fu_626_p2[0:0] == 1'b1) ? trunc_ln145_76_fu_396_p4 : 15'd0);

assign select_ln51_84_fu_646_p3 = ((icmp_ln1695_99_fu_640_p2[0:0] == 1'b1) ? trunc_ln145_77_fu_416_p4 : 15'd0);

assign select_ln51_85_fu_660_p3 = ((icmp_ln1695_100_fu_654_p2[0:0] == 1'b1) ? trunc_ln145_78_fu_436_p4 : 15'd0);

assign select_ln51_86_fu_674_p3 = ((icmp_ln1695_101_fu_668_p2[0:0] == 1'b1) ? trunc_ln145_79_fu_456_p4 : 15'd0);

assign select_ln51_87_fu_688_p3 = ((icmp_ln1695_102_fu_682_p2[0:0] == 1'b1) ? trunc_ln145_80_fu_466_p4 : 15'd0);

assign select_ln51_88_fu_702_p3 = ((icmp_ln1695_103_fu_696_p2[0:0] == 1'b1) ? trunc_ln4_fu_476_p4 : 15'd0);

assign select_ln51_fu_548_p3 = ((icmp_ln1695_92_fu_542_p2[0:0] == 1'b1) ? trunc_ln145_s_fu_276_p4 : 15'd0);

assign start_out = real_start;

assign tmp_67_fu_306_p4 = {{layer20_out_dout[111:96]}};

assign tmp_68_fu_326_p4 = {{layer20_out_dout[127:112]}};

assign tmp_69_fu_346_p4 = {{layer20_out_dout[143:128]}};

assign tmp_70_fu_366_p4 = {{layer20_out_dout[159:144]}};

assign tmp_71_fu_386_p4 = {{layer20_out_dout[175:160]}};

assign tmp_72_fu_406_p4 = {{layer20_out_dout[191:176]}};

assign tmp_73_fu_426_p4 = {{layer20_out_dout[207:192]}};

assign tmp_74_fu_446_p4 = {{layer20_out_dout[223:208]}};

assign tmp_fu_266_p4 = {{layer20_out_dout[79:64]}};

assign tmp_s_fu_286_p4 = {{layer20_out_dout[95:80]}};

assign trunc_ln145_71_fu_296_p4 = {{layer20_out_dout[94:80]}};

assign trunc_ln145_72_fu_316_p4 = {{layer20_out_dout[110:96]}};

assign trunc_ln145_73_fu_336_p4 = {{layer20_out_dout[126:112]}};

assign trunc_ln145_74_fu_356_p4 = {{layer20_out_dout[142:128]}};

assign trunc_ln145_75_fu_376_p4 = {{layer20_out_dout[158:144]}};

assign trunc_ln145_76_fu_396_p4 = {{layer20_out_dout[174:160]}};

assign trunc_ln145_77_fu_416_p4 = {{layer20_out_dout[190:176]}};

assign trunc_ln145_78_fu_436_p4 = {{layer20_out_dout[206:192]}};

assign trunc_ln145_79_fu_456_p4 = {{layer20_out_dout[222:208]}};

assign trunc_ln145_80_fu_466_p4 = {{layer20_out_dout[238:224]}};

assign trunc_ln145_81_fu_182_p1 = layer20_out_dout[14:0];

assign trunc_ln145_82_fu_186_p4 = {{layer20_out_dout[239:224]}};

assign trunc_ln145_83_fu_196_p4 = {{layer20_out_dout[255:240]}};

assign trunc_ln145_s_fu_276_p4 = {{layer20_out_dout[78:64]}};

assign trunc_ln44_9_fu_236_p4 = {{layer20_out_dout[46:32]}};

assign trunc_ln44_s_fu_256_p4 = {{layer20_out_dout[62:48]}};

assign trunc_ln4_fu_476_p4 = {{layer20_out_dout[254:240]}};

assign trunc_ln_fu_216_p4 = {{layer20_out_dout[30:16]}};

assign zext_ln1695_75_fu_725_p1 = select_ln51_78_reg_831;

assign zext_ln1695_76_fu_728_p1 = select_ln51_79_reg_836;

assign zext_ln1695_77_fu_731_p1 = select_ln51_80_reg_841;

assign zext_ln1695_78_fu_734_p1 = select_ln51_81_reg_846;

assign zext_ln1695_79_fu_737_p1 = select_ln51_82_reg_851;

assign zext_ln1695_80_fu_740_p1 = select_ln51_83_reg_856;

assign zext_ln1695_81_fu_743_p1 = select_ln51_84_reg_861;

assign zext_ln1695_82_fu_746_p1 = select_ln51_85_reg_866;

assign zext_ln1695_83_fu_749_p1 = select_ln51_86_reg_871;

assign zext_ln1695_84_fu_752_p1 = select_ln51_87_reg_876;

assign zext_ln1695_fu_722_p1 = select_ln51_reg_826;

assign zext_ln45_10_fu_716_p1 = out_data_data_24_reg_816;

assign zext_ln45_11_fu_719_p1 = out_data_data_26_reg_821;

assign zext_ln45_9_fu_713_p1 = out_data_data_22_reg_811;

assign zext_ln45_fu_710_p1 = out_data_data_reg_806;

endmodule //AlexNet_Cifar10_Keras_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_s
