$date
	Mon Aug 24 11:28:55 2020
$end
$version
	ModelSim Version 10.4
$end
$timescale
	100ps
$end

$scope module fifo_8_8_syn_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var reg 1 # wr $end
$var reg 1 $ rd $end
$var reg 8 % datain [7:0] $end
$var wire 1 & full $end
$var wire 1 ' full_err $end
$var wire 1 ( empty $end
$var wire 1 ) empty_err $end
$var wire 1 * dataout [7] $end
$var wire 1 + dataout [6] $end
$var wire 1 , dataout [5] $end
$var wire 1 - dataout [4] $end
$var wire 1 . dataout [3] $end
$var wire 1 / dataout [2] $end
$var wire 1 0 dataout [1] $end
$var wire 1 1 dataout [0] $end
$var wire 1 2 cnt [4] $end
$var wire 1 3 cnt [3] $end
$var wire 1 4 cnt [2] $end
$var wire 1 5 cnt [1] $end
$var wire 1 6 cnt [0] $end
$var reg 1 7 rw_en $end
$var reg 1 8 cycle $end
$var reg 8 9 exp_data [7:0] $end
$var reg 1 : filled_f $end
$var reg 1 ; fast_wr $end
$var reg 1 < fast_rd $end

$scope module fifo_duf $end
$var wire 1 = wr $end
$var wire 1 > rd $end
$var wire 1 ? rst_n $end
$var wire 1 @ clk $end
$var wire 1 & full $end
$var wire 1 ( empty $end
$var reg 1 A full_err $end
$var reg 1 B empty_err $end
$var wire 1 C datain [7] $end
$var wire 1 D datain [6] $end
$var wire 1 E datain [5] $end
$var wire 1 F datain [4] $end
$var wire 1 G datain [3] $end
$var wire 1 H datain [2] $end
$var wire 1 I datain [1] $end
$var wire 1 J datain [0] $end
$var reg 8 K dataout [7:0] $end
$var reg 5 L cnt [4:0] $end
$var reg 4 M wr_addr [3:0] $end
$var reg 4 N rd_addr [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
b0 %
xA
xB
bx K
bx L
bx M
bx N
07
18
b0 9
0:
1;
0<
x&
x'
x(
x)
x1
x0
x/
x.
x-
x,
x+
x*
x6
x5
x4
x3
x2
0J
0I
0H
0G
0F
0E
0D
0C
0@
1?
0>
0=
$end
#100
1!
1@
0"
0?
08
#110
0A
0B
b0 L
b0 M
b0 N
b0 K
0&
0'
0)
1(
01
00
0/
0.
0-
0,
0+
0*
06
05
04
03
02
#200
0!
0@
#300
1!
1@
1"
1?
#400
0!
0@
18
#500
1!
1@
#600
0!
0@
08
#700
1!
1@
#800
0!
0@
18
#900
1!
1@
#1000
0!
0@
08
#1100
1!
1@
#1200
0!
0@
18
#1300
1!
1@
#1400
0!
0@
08
#1500
1!
1@
#1600
0!
0@
18
#1700
1!
1@
#1800
0!
0@
08
#1900
1!
1@
17
#2000
0!
0@
18
1#
b1 %
1=
1J
#2100
1!
1@
#2110
b1 L
b1 M
0(
16
#2200
0!
0@
08
b10 %
0J
1I
#2300
1!
1@
#2310
b10 L
b10 M
06
15
#2400
0!
0@
18
1$
b1 9
b11 %
1>
1J
#2500
1!
1@
#2510
b11 M
b1 N
b1 K
11
#2600
0!
0@
08
0$
b100 %
0>
0J
0I
1H
#2700
1!
1@
#2710
b11 L
b100 M
16
#2800
0!
0@
18
1$
b10 9
b101 %
1>
1J
#2900
1!
1@
#2910
b101 M
b10 N
b10 K
01
10
#3000
0!
0@
08
0$
b110 %
0>
0J
1I
#3100
1!
1@
#3110
b100 L
b110 M
06
05
14
#3200
0!
0@
18
1$
b11 9
b111 %
1>
1J
#3300
1!
1@
#3310
b111 M
b11 N
b11 K
11
#3400
0!
0@
08
0$
b1000 %
0>
0J
0I
0H
1G
#3500
1!
1@
#3510
b101 L
b1000 M
16
#3600
0!
0@
18
1$
b100 9
b1001 %
1>
1J
#3700
1!
1@
#3710
b1001 M
b100 N
b100 K
01
00
1/
#3800
0!
0@
08
0$
b1010 %
0>
0J
1I
#3900
1!
1@
#3910
b110 L
b1010 M
06
15
#4000
0!
0@
18
1$
b101 9
b1011 %
1>
1J
#4100
1!
1@
#4110
b1011 M
b101 N
b101 K
11
#4200
0!
0@
08
0$
b1100 %
0>
0J
0I
1H
#4300
1!
1@
#4310
b111 L
b1100 M
16
#4400
0!
0@
18
1$
b110 9
b1101 %
1>
1J
#4500
1!
1@
#4510
b1101 M
b110 N
b110 K
01
10
#4600
0!
0@
08
0$
b1110 %
0>
0J
1I
#4700
1!
1@
#4710
b1000 L
b1110 M
06
05
04
13
#4800
0!
0@
18
1$
b111 9
b1111 %
1>
1J
#4900
1!
1@
#4910
b1111 M
b111 N
b111 K
11
#5000
0!
0@
08
0$
b10000 %
0>
0J
0I
0H
0G
1F
#5100
1!
1@
#5110
b1001 L
b0 M
16
#5200
0!
0@
18
1$
b1000 9
b10001 %
1>
1J
#5300
1!
1@
#5310
b1 M
b1000 N
b1000 K
01
00
0/
1.
#5400
0!
0@
08
0$
b10010 %
0>
0J
1I
#5500
1!
1@
#5510
b1010 L
b10 M
06
15
#5600
0!
0@
18
1$
b1001 9
b10011 %
1>
1J
#5700
1!
1@
#5710
b11 M
b1001 N
b1001 K
11
#5800
0!
0@
08
0$
b10100 %
0>
0J
0I
1H
#5900
1!
1@
#5910
b1011 L
b100 M
16
#6000
0!
0@
18
1$
b1010 9
b10101 %
1>
1J
#6100
1!
1@
#6110
b101 M
b1010 N
b1010 K
01
10
#6200
0!
0@
08
0$
b10110 %
0>
0J
1I
#6300
1!
1@
#6310
b1100 L
b110 M
06
05
14
#6400
0!
0@
18
1$
b1011 9
b10111 %
1>
1J
#6500
1!
1@
#6510
b111 M
b1011 N
b1011 K
11
#6600
0!
0@
08
0$
b11000 %
0>
0J
0I
0H
1G
#6700
1!
1@
#6710
b1101 L
b1000 M
16
#6800
0!
0@
18
1$
b1100 9
b11001 %
1>
1J
#6900
1!
1@
#6910
b1001 M
b1100 N
b1100 K
01
00
1/
#7000
0!
0@
08
0$
b11010 %
0>
0J
1I
#7100
1!
1@
#7110
b1110 L
b1010 M
06
15
