// Seed: 1541220484
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output wire id_2,
    input supply0 id_3,
    input uwire id_4,
    input uwire id_5,
    input uwire id_6,
    output wor id_7,
    input tri id_8,
    input wire id_9,
    output tri1 id_10,
    input supply1 id_11,
    input tri1 id_12,
    input tri id_13,
    output wand id_14,
    output supply0 id_15,
    input wand id_16
);
  wire id_18;
  wire id_19;
  wire id_20, id_21, id_22;
endmodule
module module_1 (
    input wire id_0,
    inout logic id_1,
    input tri0 id_2,
    output tri1 id_3,
    output wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri0 id_7,
    output supply0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    input tri id_11,
    output tri0 id_12,
    output wand id_13,
    input wor id_14,
    input tri id_15
    , id_21,
    input supply1 id_16,
    input supply1 id_17,
    input wand id_18,
    output wire id_19
);
  assign id_8 = id_17;
  id_22(
      "", 1 ? 1'b0 : (id_3 == 1)
  ); module_0(
      id_2,
      id_10,
      id_8,
      id_18,
      id_9,
      id_11,
      id_0,
      id_12,
      id_17,
      id_11,
      id_4,
      id_15,
      id_2,
      id_5,
      id_8,
      id_4,
      id_10
  );
  always forever id_1 <= 1;
  wire id_23;
  assign id_4 = 1;
endmodule
