<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1755' ll='1763' type='bool llvm::TargetInstrInfo::areMemAccessesTriviallyDisjoint(const llvm::MachineInstr &amp; MIa, const llvm::MachineInstr &amp; MIb) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1744'>/// Sometimes, it is possible for the target
  /// to tell, even without aliasing information, that two MIs access different
  /// memory addresses. This function returns true if two MIs access different
  /// memory addresses and false otherwise.
  ///
  /// Assumes any physical registers used to compute addresses have the same
  /// value for both instructions. (This is the most useful assumption for
  /// post-RA scheduling.)
  ///
  /// See also MachineInstr::mayAlias, which is implemented on top of this
  /// function.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1344' u='c' c='_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2230' u='c' c='_ZN4llvm17SwingSchedulerDAG21canUseLastOffsetValueEPNS_12MachineInstrERjS3_S3_Rl'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1049' c='_ZNK4llvm16AArch64InstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2906' c='_ZNK4llvm11SIInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1898' c='_ZNK4llvm16HexagonInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_'/>
<ovr f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp' l='88' c='_ZNK4llvm14LanaiInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='5462' c='_ZNK4llvm12PPCInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='670' c='_ZNK4llvm14RISCVInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='1964' c='_ZNK4llvm16SystemZInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_'/>
