INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/impl/timing/xsim/tb_lab6dpath_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6dpath
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module multiply_dsp
INFO: [VRFC 10-311] analyzing module multiply_mult_gen_v12_0_18
INFO: [VRFC 10-311] analyzing module multiply_mult_gen_v12_0_18_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sim_1/imports/lab6_part1/tb_lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab6dpath
