/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [15:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [8:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [22:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [21:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_5z[9] | celloutsig_0_4z;
  assign celloutsig_0_23z = celloutsig_0_2z[4] | celloutsig_0_8z;
  assign celloutsig_0_0z = in_data[64:49] + in_data[82:67];
  assign celloutsig_1_1z = { in_data[127:126], celloutsig_1_0z, celloutsig_1_0z } + in_data[107:104];
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_1z } + { in_data[163], celloutsig_1_4z };
  assign celloutsig_1_6z = { in_data[100:99], celloutsig_1_1z } + { celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_5z } + in_data[132:127];
  assign celloutsig_1_13z = celloutsig_1_6z[4:0] / { 1'h1, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_8z } === { celloutsig_1_12z, celloutsig_1_7z };
  assign celloutsig_0_16z = celloutsig_0_0z[6:1] === { celloutsig_0_5z[5:1], celloutsig_0_1z };
  assign celloutsig_0_22z = ! celloutsig_0_17z[5:2];
  assign celloutsig_0_3z = celloutsig_0_0z[15:7] < in_data[27:19];
  assign celloutsig_1_12z = celloutsig_1_7z[21:18] < { celloutsig_1_5z[1:0], celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_1_14z = in_data[133:130] < celloutsig_1_6z[3:0];
  assign celloutsig_0_4z = in_data[41:37] < { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_2z[4], celloutsig_0_2z } < { celloutsig_0_2z[4:2], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_1z = celloutsig_0_0z[3:1] < in_data[45:43];
  assign celloutsig_1_9z = { celloutsig_1_5z[4:3], celloutsig_1_0z } < celloutsig_1_5z[3:1];
  assign celloutsig_1_0z = in_data[171:169] != in_data[122:120];
  assign celloutsig_1_3z = | { in_data[126:119], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_15z = ~^ in_data[20:4];
  assign celloutsig_1_10z = ~^ { in_data[134:131], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_15z = ^ celloutsig_1_4z[3:1];
  assign celloutsig_1_19z = ^ { celloutsig_1_4z[2], celloutsig_1_14z, celloutsig_1_5z };
  assign celloutsig_0_8z = ^ celloutsig_0_7z[9:1];
  assign celloutsig_1_2z = ^ { celloutsig_1_1z[0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_4z = in_data[101:98] << { celloutsig_1_1z[3:2], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_7z = { celloutsig_1_6z[3:1], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z } << { in_data[166:159], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_2z = celloutsig_0_0z[9:5] - in_data[9:5];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_5z = 23'h000000;
    else if (clkin_data[0]) celloutsig_0_5z = { celloutsig_0_0z[6:0], celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_7z = 12'h000;
    else if (clkin_data[32]) celloutsig_0_7z = { in_data[11:7], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_17z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_17z = { celloutsig_0_7z[8], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_16z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
