DCM.v,verilog,xil_defaultlib,../../../bd/DCM/sim/DCM.v,incdir="../../../../ETE4451_BroncoPong.gen/sources_1/bd/DCM/ipshared/d0f7"incdir="../../../../ETE4451_BroncoPong.gen/sources_1/bd/DCM/ipshared/d0f7"
DCM_clk_wiz_0_1_clk_wiz.v,verilog,xil_defaultlib,../../../bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_clk_wiz.v,incdir="../../../../ETE4451_BroncoPong.gen/sources_1/bd/DCM/ipshared/d0f7"incdir="../../../../ETE4451_BroncoPong.gen/sources_1/bd/DCM/ipshared/d0f7"
DCM_clk_wiz_0_1.v,verilog,xil_defaultlib,../../../bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.v,incdir="../../../../ETE4451_BroncoPong.gen/sources_1/bd/DCM/ipshared/d0f7"incdir="../../../../ETE4451_BroncoPong.gen/sources_1/bd/DCM/ipshared/d0f7"
glbl.v,Verilog,xil_defaultlib,glbl.v
