//
// File created by:  ncverilog
// Do not modify this file
//
-VFILE
/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v
-DEFINE
FSDB_FILE=\"avg.fsdb\"
-DEFINE
SDF
-DEFINE
SDFFILE=\"/home/YuChengWang/IC_Contest_Practice/88_Approximate_Mean_Value_Generator/syn/avg_syn.sdf\"
