
---------- Begin Simulation Statistics ----------
final_tick                               1033404700000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 129529                       # Simulator instruction rate (inst/s)
host_mem_usage                                8569032                       # Number of bytes of host memory used
host_op_rate                                   233367                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    54.04                       # Real time elapsed on the host
host_tick_rate                            19122277643                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7000001                       # Number of instructions simulated
sim_ops                                      12611612                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033405                       # Number of seconds simulated
sim_ticks                                1033404700000                       # Number of ticks simulated
system.cpu.Branches                           1401594                       # Number of branches fetched
system.cpu.committedInsts                     7000001                       # Number of instructions committed
system.cpu.committedOps                      12611612                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1400958                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            18                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1746171                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        696260                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     8751627                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            60                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       1033404700                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 1033404700                       # Number of busy cycles
system.cpu.num_cc_register_reads              7012108                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             5594611                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1399499                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   2241                       # Number of float alu accesses
system.cpu.num_fp_insts                          2241                       # number of float instructions
system.cpu.num_fp_register_reads                 3642                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1736                       # number of times the floating registers were written
system.cpu.num_func_calls                        1306                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              12957320                       # Number of integer alu accesses
system.cpu.num_int_insts                     12957320                       # number of integer instructions
system.cpu.num_int_register_reads            23822496                       # number of times the integer registers were read
system.cpu.num_int_register_writes            9810104                       # number of times the integer registers were written
system.cpu.num_load_insts                     1400914                       # Number of load instructions
system.cpu.num_mem_refs                       3147085                       # number of memory refs
system.cpu.num_store_insts                    1746171                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   846      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                   9809873     75.69%     75.70% # Class of executed instruction
system.cpu.op_class::IntMult                      171      0.00%     75.70% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     75.70% # Class of executed instruction
system.cpu.op_class::FloatAdd                      13      0.00%     75.70% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.70% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.70% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.70% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.70% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.70% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.70% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.70% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     75.70% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.70% # Class of executed instruction
system.cpu.op_class::SimdAlu                      956      0.01%     75.71% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.71% # Class of executed instruction
system.cpu.op_class::SimdCvt                      336      0.00%     75.71% # Class of executed instruction
system.cpu.op_class::SimdMisc                     416      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.72% # Class of executed instruction
system.cpu.op_class::MemRead                  1400598     10.81%     86.52% # Class of executed instruction
system.cpu.op_class::MemWrite                 1745995     13.47%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 316      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                176      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   12959738                       # Class of executed instruction
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests      1392866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops          562                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests        2786380                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops              563                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1391912                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2785393                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                791                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1391860                       # Transaction distribution
system.membus.trans_dist::CleanEvict              109                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1392633                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1392633                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           791                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave      4178817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total      4178817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4178817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave    178258176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total    178258176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               178258176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1393424                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1393424    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1393424                       # Request fanout histogram
system.membus.reqLayer0.occupancy          8352833000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy         7371270250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1033404700000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          8750913                       # number of demand (read+write) hits
system.icache.demand_hits::total              8750913                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         8750913                       # number of overall hits
system.icache.overall_hits::total             8750913                       # number of overall hits
system.icache.demand_misses::.cpu.inst            714                       # number of demand (read+write) misses
system.icache.demand_misses::total                714                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst           714                       # number of overall misses
system.icache.overall_misses::total               714                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    468193000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    468193000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    468193000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    468193000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      8751627                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          8751627                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      8751627                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         8751627                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000082                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000082                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000082                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000082                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 655732.492997                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 655732.492997                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 655732.492997                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 655732.492997                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst          714                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total           714                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst          714                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total          714                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    466765000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    466765000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    466765000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    466765000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000082                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000082                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000082                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000082                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 653732.492997                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 653732.492997                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 653732.492997                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 653732.492997                       # average overall mshr miss latency
system.icache.replacements                        343                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         8750913                       # number of ReadReq hits
system.icache.ReadReq_hits::total             8750913                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst           714                       # number of ReadReq misses
system.icache.ReadReq_misses::total               714                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    468193000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    468193000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      8751627                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         8751627                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000082                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000082                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 655732.492997                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 655732.492997                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst          714                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total          714                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    466765000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    466765000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000082                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 653732.492997                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 653732.492997                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1033404700000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               370.884480                       # Cycle average of tags in use
system.icache.tags.total_refs                 8751627                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                   714                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs              12257.180672                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   370.884480                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.724384                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.724384                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               8752341                       # Number of tag accesses
system.icache.tags.data_accesses              8752341                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1033404700000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED 1033404700000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           40768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        89138368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            89179136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        40768                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          40768                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     89079040                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         89079040                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              637                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data          1392787                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total              1393424                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks       1391860                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total             1391860                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              39450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           86256979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               86296430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         39450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             39450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        86199569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              86199569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        86199569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             39450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          86256979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             172495999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples   1391860.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       637.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples   1392787.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000197281750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         77324                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         77324                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              4443809                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState             1314849                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                      1393424                       # Number of read requests accepted
system.mem_ctrl.writeReqs                     1391860                       # Number of write requests accepted
system.mem_ctrl.readBursts                    1393424                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                   1391860                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              87151                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              87065                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              87093                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              87049                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              87115                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              87071                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              87073                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              87130                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              87057                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              87042                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             87095                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             87068                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             87102                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             87088                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             87143                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             87082                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              86984                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              86984                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              86984                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              86992                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              86994                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              86995                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              86992                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              86992                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              86994                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              86992                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             86992                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             86993                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             86986                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             86986                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             86987                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             86985                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.48                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                   13945225250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                  6967120000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat              40071925250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10007.88                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28757.88                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                   1102920                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                  1140523                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  79.15                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 81.94                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                1393424                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6               1391860                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                  1393423                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                   77325                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                   77325                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   77325                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   77325                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   77325                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   77325                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   77325                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   77325                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   77325                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   77325                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   77325                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   77325                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   77325                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   77324                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   77324                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   77324                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   77324                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   77324                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       541811                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     329.000098                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    272.252365                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    162.056242                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127        72006     13.29%     13.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191        33251      6.14%     19.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255        71855     13.26%     32.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319        33188      6.13%     38.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383        71832     13.26%     52.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447        33182      6.12%     58.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511        71815     13.25%     71.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575       154677     28.55%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::576-639            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-703            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::704-767            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        541811                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples        77324                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       18.020421                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      18.001743                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev       5.224662                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-63           77321    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::64-127             2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1408-1471            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          77324                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        77324                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18             77324    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          77324                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                89179136                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 89077248                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 89179136                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              89079040                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         86.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         86.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      86.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      86.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.35                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.67                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.67                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   1033404049000                       # Total gap between requests
system.mem_ctrl.avgGap                      371022.86                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        40768                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     89138368                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks     89077248                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 39450.178618308979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 86256979.477643176913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 86197835.175319030881                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          637                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data      1392787                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks      1391860                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     18500750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  40053424500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 24369033665500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     29043.56                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28757.75                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  17508250.59                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     80.55                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy            1934254560                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy            1028073090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy           4974273780                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy          3632676300                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      81575635440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      293061145770                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy      150039071520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        536245130460                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         518.911062                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 387555371000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF  34507460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 611341869000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy            1934290260                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy            1028099655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy           4974773580                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy          3632686740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      81575635440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      293030055690                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy      150065252640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        536240794005                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         518.906866                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 387623730000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF  34507460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 611273510000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1033404700000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              37                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  49                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             37                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             12                       # number of overall hits
system.l2cache.overall_hits::total                 49                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           677                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data       1392788                       # number of demand (read+write) misses
system.l2cache.demand_misses::total           1393465                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          677                       # number of overall misses
system.l2cache.overall_misses::.cpu.data      1392788                       # number of overall misses
system.l2cache.overall_misses::total          1393465                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    463843000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data 1005658837000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total 1006122680000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    463843000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data 1005658837000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total 1006122680000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          714                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data      1392800                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         1393514                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          714                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data      1392800                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        1393514                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.948179                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.999991                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.999965                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.948179                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.999991                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.999965                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 685144.756278                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 722047.315887                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 722029.387175                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 685144.756278                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 722047.315887                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 722029.387175                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks        1392443                       # number of writebacks
system.l2cache.writebacks::total              1392443                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          677                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data      1392788                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total      1393465                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          677                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data      1392788                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total      1393465                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    450303000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data 977803077000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total 978253380000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    450303000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data 977803077000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total 978253380000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.948179                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.999991                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.999965                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.948179                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.999991                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.999965                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 665144.756278                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 702047.315887                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 702029.387175                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 665144.756278                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 702047.315887                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 702029.387175                       # average overall mshr miss latency
system.l2cache.replacements                   1392851                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks      1392497                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      1392497                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks      1392497                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      1392497                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          196                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          196                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data      1392633                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total        1392633                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data 1005547534000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total 1005547534000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data      1392637                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total      1392637                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.999997                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.999997                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 722047.757019                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 722047.757019                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data      1392633                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total      1392633                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data 977694874000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total 977694874000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 702047.757019                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 702047.757019                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           37                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           45                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          677                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          155                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          832                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    463843000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    111303000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    575146000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          714                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          163                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          877                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.948179                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.950920                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.948689                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 685144.756278                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 718083.870968                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 691281.250000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          677                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          155                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          832                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    450303000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    108203000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    558506000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.948179                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.950920                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.948689                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 665144.756278                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 698083.870968                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 671281.250000                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 1033404700000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              660.781193                       # Cycle average of tags in use
system.l2cache.tags.total_refs                2786183                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs              1393512                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.999396                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    15.993774                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   419.859605                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   224.927814                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.015619                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.410019                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.219656                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.645294                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          661                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          597                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.645508                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              4179891                       # Number of tag accesses
system.l2cache.tags.data_accesses             4179891                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1033404700000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst               40                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data                1                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                   41                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst              40                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data               1                       # number of overall hits
system.l3Dram.overall_hits::total                  41                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst            637                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data        1392787                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total            1393424                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst           637                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data       1392787                       # number of overall misses
system.l3Dram.overall_misses::total           1393424                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst    434046000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data 948554478000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total 948988524000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst    434046000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data 948554478000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total 948988524000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst          677                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data      1392788                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total          1393465                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst          677                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data      1392788                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total         1393465                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.940916                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.999999                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.999971                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.940916                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.999999                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.999971                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 681390.894819                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 681047.768252                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 681047.925111                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 681390.894819                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 681047.768252                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 681047.925111                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks         1392245                       # number of writebacks
system.l3Dram.writebacks::total               1392245                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst          637                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data      1392787                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total       1393424                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst          637                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data      1392787                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total      1393424                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst    401559000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data 877522341000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total 877923900000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst    401559000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data 877522341000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total 877923900000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.940916                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.999971                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.940916                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.999971                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 630390.894819                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 630047.768252                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 630047.925111                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 630390.894819                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 630047.768252                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 630047.925111                       # average overall mshr miss latency
system.l3Dram.replacements                    1392364                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks      1392443                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total      1392443                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks      1392443                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total      1392443                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks           71                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total           71                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.ReadExReq_misses::.cpu.data      1392633                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total         1392633                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data 948449581000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total 948449581000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data      1392633                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total       1392633                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 681047.757019                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 681047.757019                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data      1392633                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total      1392633                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data 877425298000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total 877425298000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 630047.757019                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 630047.757019                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst           40                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data            1                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total            41                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst          637                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data          154                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total          791                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst    434046000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data    104897000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total    538943000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst          677                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data          155                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total          832                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.940916                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.993548                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.950721                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 681390.894819                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 681149.350649                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 681343.868521                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst          637                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data          154                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total          791                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst    401559000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data     97043000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total    498602000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.940916                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.993548                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.950721                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 630390.894819                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 630149.350649                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 630343.868521                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED 1033404700000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              1064.505156                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                 2786075                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs               1393429                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.999438                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks     2.998283                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   541.798079                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data   519.708794                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.000732                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.132275                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.126882                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.259889                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         1065                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4          809                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.260010                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses               4179575                       # Number of tag accesses
system.l3Dram.tags.data_accesses              4179575                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1033404700000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          1406201                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1406201                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1406203                       # number of overall hits
system.dcache.overall_hits::total             1406203                       # number of overall hits
system.dcache.demand_misses::.cpu.data        1392800                       # number of demand (read+write) misses
system.dcache.demand_misses::total            1392800                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data       1392800                       # number of overall misses
system.dcache.overall_misses::total           1392800                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data 1012623091000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total 1012623091000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data 1012623091000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total 1012623091000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2799001                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2799001                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2799003                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2799003                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.497606                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.497606                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.497606                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.497606                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 727041.277283                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 727041.277283                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 727041.277283                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 727041.277283                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks         1392497                       # number of writebacks
system.dcache.writebacks::total               1392497                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data      1392800                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total       1392800                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data      1392800                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total      1392800                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data 1009837491000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total 1009837491000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data 1009837491000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total 1009837491000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.497606                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.497606                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.497606                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.497606                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 725041.277283                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 725041.277283                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 725041.277283                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 725041.277283                       # average overall mshr miss latency
system.dcache.replacements                    1392523                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1400793                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1400793                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data           163                       # number of ReadReq misses
system.dcache.ReadReq_misses::total               163                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    112288000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    112288000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1400956                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1400956                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.000116                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.000116                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 688883.435583                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 688883.435583                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data          163                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total          163                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    111962000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    111962000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000116                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 686883.435583                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 686883.435583                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data           5408                       # number of WriteReq hits
system.dcache.WriteReq_hits::total               5408                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data      1392637                       # number of WriteReq misses
system.dcache.WriteReq_misses::total          1392637                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data 1012510803000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total 1012510803000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      1398045                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        1398045                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.996132                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.996132                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 727045.743435                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 727045.743435                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data      1392637                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total      1392637                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data 1009725529000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total 1009725529000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.996132                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.996132                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 725045.743435                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 725045.743435                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data             2                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total                 2                       # number of SoftPFReq hits
system.dcache.SoftPFReq_accesses::.cpu.data            2                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total             2                       # number of SoftPFReq accesses(hits+misses)
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1033404700000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               276.913305                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2799003                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs               1392800                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                  2.009623                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   276.913305                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.540846                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.540846                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               4191803                       # Number of tag accesses
system.dcache.tags.data_accesses              4191803                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1033404700000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_misses::.cpu.inst          637                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data      1392787                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total      1393424                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst          637                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data      1392787                       # number of overall misses
system.DynamicCache.overall_misses::total      1393424                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst    369072000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data 806490204000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total 806859276000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst    369072000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data 806490204000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total 806859276000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst          637                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data      1392787                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total      1393424                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst          637                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data      1392787                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total      1393424                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 579390.894819                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 579047.768252                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 579047.925111                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 579390.894819                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 579047.768252                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 579047.925111                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks      1391861                       # number of writebacks
system.DynamicCache.writebacks::total         1391861                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst          637                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data      1392787                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total      1393424                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst          637                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data      1392787                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total      1393424                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst    286262000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data 625427894000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total 625714156000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst    286262000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data 625427894000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total 625714156000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 449390.894819                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 449047.768252                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 449047.925111                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 449390.894819                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 449047.768252                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 449047.925111                       # average overall mshr miss latency
system.DynamicCache.replacements              2784247                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks      1392245                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total      1392245                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks      1392245                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total      1392245                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks           79                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total           79                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_misses::.cpu.data      1392633                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total      1392633                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data 806401015000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total 806401015000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data      1392633                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total      1392633                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 579047.757019                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 579047.757019                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data      1392633                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total      1392633                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data 625358725000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total 625358725000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 449047.757019                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 449047.757019                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_misses::.cpu.inst          637                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data          154                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total          791                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst    369072000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data     89189000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total    458261000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst          637                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data          154                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total          791                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 579390.894819                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 579149.350649                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 579343.868521                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst          637                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data          154                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total          791                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst    286262000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data     69169000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total    355431000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 449390.894819                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 449149.350649                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 449343.868521                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED 1033404700000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        1416.159597                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs           2785671                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs         2785668                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.000001                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks   382.165877                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst   521.054167                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data   512.939553                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.093302                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.127210                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.125229                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.345742                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         1421                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          242                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4          909                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     0.346924                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses         5571418                       # Number of tag accesses
system.DynamicCache.tags.data_accesses        5571418                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1033404700000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp                 877                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty       5569046                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict           1377735                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq            1392637                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp           1392637                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq            877                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side      4178123                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side         1771                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                 4179894                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side    178259008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side        45696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                178304704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                           5553915                       # Total snoops (count)
system.l2bar.snoopTraffic                   267299136                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples            6947429                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.000081                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.009034                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                  6946865     99.99%     99.99% # Request fanout histogram
system.l2bar.snoop_fanout::1                      563      0.01%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bar.snoop_fanout::total              6947429                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy           5571374000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy             2142000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy          4178400000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 1033404700000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1033404700000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1033404700000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1033404700000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
