{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676929255887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676929255891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 15:40:55 2023 " "Processing started: Mon Feb 20 15:40:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676929255891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1676929255891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1676929255891 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1676929256080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1676929256081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1676929256081 ""}
{ "Info" "ISTA_SDC_FOUND" "LAB3.out.sdc " "Reading SDC File: 'LAB3.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1676929256443 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Reset_Clear rising Clk fall max " "Port \"Reset_Clear\" relative to the rising edge of clock \"Clk\" does not specify a max-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256452 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Reset_Clear rising Clk fall min " "Port \"Reset_Clear\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256452 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Run_Accumulate rising Clk fall max " "Port \"Run_Accumulate\" relative to the rising edge of clock \"Clk\" does not specify a max-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256452 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Run_Accumulate rising Clk fall min " "Port \"Run_Accumulate\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256452 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input SW\[0\] rising Clk fall max " "Port \"SW\[0\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256452 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input SW\[0\] rising Clk fall min " "Port \"SW\[0\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256452 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input SW\[1\] rising Clk fall max " "Port \"SW\[1\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256452 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input SW\[1\] rising Clk fall min " "Port \"SW\[1\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256452 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input SW\[2\] rising Clk fall max " "Port \"SW\[2\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256452 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input SW\[2\] rising Clk fall min " "Port \"SW\[2\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input SW\[3\] rising Clk fall max " "Port \"SW\[3\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input SW\[3\] rising Clk fall min " "Port \"SW\[3\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input SW\[4\] rising Clk fall max " "Port \"SW\[4\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input SW\[4\] rising Clk fall min " "Port \"SW\[4\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input SW\[5\] rising Clk fall max " "Port \"SW\[5\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input SW\[5\] rising Clk fall min " "Port \"SW\[5\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input SW\[6\] rising Clk fall max " "Port \"SW\[6\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input SW\[6\] rising Clk fall min " "Port \"SW\[6\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input SW\[7\] rising Clk fall max " "Port \"SW\[7\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input SW\[7\] rising Clk fall min " "Port \"SW\[7\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input SW\[8\] rising Clk fall max " "Port \"SW\[8\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input SW\[8\] rising Clk fall min " "Port \"SW\[8\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input SW\[9\] rising Clk fall max " "Port \"SW\[9\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input SW\[9\] rising Clk fall min " "Port \"SW\[9\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output Cout rising Clk fall max " "Port \"Cout\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output Cout rising Clk fall min " "Port \"Cout\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[0\] rising Clk fall max " "Port \"HEX0\[0\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[0\] rising Clk fall min " "Port \"HEX0\[0\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[1\] rising Clk fall max " "Port \"HEX0\[1\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[1\] rising Clk fall min " "Port \"HEX0\[1\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[2\] rising Clk fall max " "Port \"HEX0\[2\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[2\] rising Clk fall min " "Port \"HEX0\[2\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[3\] rising Clk fall max " "Port \"HEX0\[3\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[3\] rising Clk fall min " "Port \"HEX0\[3\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[4\] rising Clk fall max " "Port \"HEX0\[4\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256453 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[4\] rising Clk fall min " "Port \"HEX0\[4\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[5\] rising Clk fall max " "Port \"HEX0\[5\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[5\] rising Clk fall min " "Port \"HEX0\[5\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[6\] rising Clk fall max " "Port \"HEX0\[6\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[6\] rising Clk fall min " "Port \"HEX0\[6\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[0\] rising Clk fall max " "Port \"HEX1\[0\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[0\] rising Clk fall min " "Port \"HEX1\[0\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[1\] rising Clk fall max " "Port \"HEX1\[1\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[1\] rising Clk fall min " "Port \"HEX1\[1\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[2\] rising Clk fall max " "Port \"HEX1\[2\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[2\] rising Clk fall min " "Port \"HEX1\[2\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[3\] rising Clk fall max " "Port \"HEX1\[3\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[3\] rising Clk fall min " "Port \"HEX1\[3\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[4\] rising Clk fall max " "Port \"HEX1\[4\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[4\] rising Clk fall min " "Port \"HEX1\[4\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[5\] rising Clk fall max " "Port \"HEX1\[5\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[5\] rising Clk fall min " "Port \"HEX1\[5\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[6\] rising Clk fall max " "Port \"HEX1\[6\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[6\] rising Clk fall min " "Port \"HEX1\[6\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX2\[0\] rising Clk fall max " "Port \"HEX2\[0\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX2\[0\] rising Clk fall min " "Port \"HEX2\[0\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX2\[1\] rising Clk fall max " "Port \"HEX2\[1\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX2\[1\] rising Clk fall min " "Port \"HEX2\[1\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX2\[2\] rising Clk fall max " "Port \"HEX2\[2\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX2\[2\] rising Clk fall min " "Port \"HEX2\[2\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX2\[3\] rising Clk fall max " "Port \"HEX2\[3\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX2\[3\] rising Clk fall min " "Port \"HEX2\[3\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX2\[4\] rising Clk fall max " "Port \"HEX2\[4\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX2\[4\] rising Clk fall min " "Port \"HEX2\[4\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256454 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX2\[5\] rising Clk fall max " "Port \"HEX2\[5\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX2\[5\] rising Clk fall min " "Port \"HEX2\[5\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX2\[6\] rising Clk fall max " "Port \"HEX2\[6\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX2\[6\] rising Clk fall min " "Port \"HEX2\[6\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX3\[0\] rising Clk fall max " "Port \"HEX3\[0\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX3\[0\] rising Clk fall min " "Port \"HEX3\[0\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX3\[1\] rising Clk fall max " "Port \"HEX3\[1\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX3\[1\] rising Clk fall min " "Port \"HEX3\[1\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX3\[2\] rising Clk fall max " "Port \"HEX3\[2\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX3\[2\] rising Clk fall min " "Port \"HEX3\[2\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX3\[3\] rising Clk fall max " "Port \"HEX3\[3\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX3\[3\] rising Clk fall min " "Port \"HEX3\[3\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX3\[4\] rising Clk fall max " "Port \"HEX3\[4\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX3\[4\] rising Clk fall min " "Port \"HEX3\[4\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX3\[5\] rising Clk fall max " "Port \"HEX3\[5\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX3\[5\] rising Clk fall min " "Port \"HEX3\[5\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX3\[6\] rising Clk fall max " "Port \"HEX3\[6\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX3\[6\] rising Clk fall min " "Port \"HEX3\[6\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX4\[0\] rising Clk fall max " "Port \"HEX4\[0\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX4\[0\] rising Clk fall min " "Port \"HEX4\[0\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX4\[1\] rising Clk fall max " "Port \"HEX4\[1\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX4\[1\] rising Clk fall min " "Port \"HEX4\[1\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX4\[2\] rising Clk fall max " "Port \"HEX4\[2\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX4\[2\] rising Clk fall min " "Port \"HEX4\[2\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX4\[3\] rising Clk fall max " "Port \"HEX4\[3\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX4\[3\] rising Clk fall min " "Port \"HEX4\[3\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX4\[4\] rising Clk fall max " "Port \"HEX4\[4\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX4\[4\] rising Clk fall min " "Port \"HEX4\[4\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX4\[5\] rising Clk fall max " "Port \"HEX4\[5\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX4\[5\] rising Clk fall min " "Port \"HEX4\[5\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX4\[6\] rising Clk fall max " "Port \"HEX4\[6\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX4\[6\] rising Clk fall min " "Port \"HEX4\[6\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX5\[0\] rising Clk fall max " "Port \"HEX5\[0\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX5\[0\] rising Clk fall min " "Port \"HEX5\[0\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX5\[1\] rising Clk fall max " "Port \"HEX5\[1\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX5\[1\] rising Clk fall min " "Port \"HEX5\[1\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX5\[2\] rising Clk fall max " "Port \"HEX5\[2\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX5\[2\] rising Clk fall min " "Port \"HEX5\[2\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX5\[3\] rising Clk fall max " "Port \"HEX5\[3\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX5\[3\] rising Clk fall min " "Port \"HEX5\[3\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX5\[4\] rising Clk fall max " "Port \"HEX5\[4\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX5\[4\] rising Clk fall min " "Port \"HEX5\[4\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX5\[5\] rising Clk fall max " "Port \"HEX5\[5\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX5\[5\] rising Clk fall min " "Port \"HEX5\[5\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX5\[6\] rising Clk fall max " "Port \"HEX5\[6\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX5\[6\] rising Clk fall min " "Port \"HEX5\[6\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output LED\[0\] rising Clk fall max " "Port \"LED\[0\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output LED\[0\] rising Clk fall min " "Port \"LED\[0\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output LED\[1\] rising Clk fall max " "Port \"LED\[1\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output LED\[1\] rising Clk fall min " "Port \"LED\[1\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output LED\[2\] rising Clk fall max " "Port \"LED\[2\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output LED\[2\] rising Clk fall min " "Port \"LED\[2\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output LED\[3\] rising Clk fall max " "Port \"LED\[3\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output LED\[3\] rising Clk fall min " "Port \"LED\[3\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256456 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output LED\[4\] rising Clk fall max " "Port \"LED\[4\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256457 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output LED\[4\] rising Clk fall min " "Port \"LED\[4\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256457 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output LED\[5\] rising Clk fall max " "Port \"LED\[5\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256457 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output LED\[5\] rising Clk fall min " "Port \"LED\[5\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256457 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output LED\[6\] rising Clk fall max " "Port \"LED\[6\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256457 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output LED\[6\] rising Clk fall min " "Port \"LED\[6\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256457 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output LED\[7\] rising Clk fall max " "Port \"LED\[7\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256457 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output LED\[7\] rising Clk fall min " "Port \"LED\[7\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256457 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output LED\[8\] rising Clk fall max " "Port \"LED\[8\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256457 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output LED\[8\] rising Clk fall min " "Port \"LED\[8\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256457 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output LED\[9\] rising Clk fall max " "Port \"LED\[9\]\" relative to the rising edge of clock \"Clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256457 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output LED\[9\] rising Clk fall min " "Port \"LED\[9\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Power Analyzer" 0 -1 1676929256457 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1676929256458 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1676929256458 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1676929256461 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1676929256464 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1676929256580 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1676929256607 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1676929257029 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "5.538 millions of transitions / sec " "Average toggle rate for this design is 5.538 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1676929257519 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "105.59 mW " "Total thermal power estimate for the design is 105.59 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1676929257664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 133 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676929257825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 15:40:57 2023 " "Processing ended: Mon Feb 20 15:40:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676929257825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676929257825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676929257825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1676929257825 ""}
