// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

// DATE "07/09/2023 11:34:38"

// 
// Device: Altera EP4CE10E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ADC_AD9481 (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	EXT_RST_N,
	EXT_CLK,
	KEY,
	RX,
	TX,
	ADC_DCO_P,
	ADC_DCO_N,
	ADC_DIN_A,
	ADC_DIN_B,
	ADC_CLK,
	ADC_PDWN);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	EXT_RST_N;
input 	EXT_CLK;
input 	KEY;
input 	RX;
output 	TX;
input 	ADC_DCO_P;
input 	ADC_DCO_N;
input 	[7:0] ADC_DIN_A;
input 	[7:0] ADC_DIN_B;
output 	ADC_CLK;
output 	ADC_PDWN;

// Design Ports Information
// TX	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_CLK	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_PDWN	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EXT_RST_N	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EXT_CLK	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DCO_N	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DIN_B[0]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DCO_P	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DIN_A[2]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DIN_A[3]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DIN_A[4]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DIN_A[5]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DIN_A[6]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DIN_A[7]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DIN_B[1]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DIN_B[2]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DIN_B[3]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DIN_B[4]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DIN_B[5]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DIN_B[6]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DIN_B[7]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DIN_A[0]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DIN_A[1]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RX	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ADC_AD9481_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~4_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ;
wire \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ;
wire \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ;
wire \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ;
wire \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ;
wire \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ;
wire \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ;
wire \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ;
wire \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ;
wire \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ;
wire \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ;
wire \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ;
wire \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ;
wire \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ;
wire \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ;
wire \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ;
wire \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ;
wire \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ;
wire \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~1 ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~3 ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~2_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~5 ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~4_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~7 ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~6_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~8_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~1_cout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~3 ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~2_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~5 ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~4_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~7 ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~6_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~9 ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~8_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~11 ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~10_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~13 ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~12_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~15 ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~14_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~17 ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~16_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~19 ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~18_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~21 ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~20_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~23 ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~22_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~24_combout ;
wire \U_Data_Processing|Add1~12_combout ;
wire \U_Data_Processing|Add2~0_combout ;
wire \U_Data_Processing|Add2~4_combout ;
wire \U_Data_Processing|Add2~10_combout ;
wire \U_Data_Processing|Add2~22_combout ;
wire \U_Data_Processing|Add2~26_combout ;
wire \U_Data_Processing|Add2~28_combout ;
wire \U_Data_Processing|Add2~30_combout ;
wire \U_Data_Processing|Add2~32_combout ;
wire \U_Data_Processing|Add2~36_combout ;
wire \U_Data_Processing|Add2~45 ;
wire \U_Data_Processing|Add2~46_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~1_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~2_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~3_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~2_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector2~1_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal3~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0]~2_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \U_UART|UART_DATA_TEXT|din_r~0_combout ;
wire \U_UART|UART_DATA_TEXT|din_r[7]~1_combout ;
wire \U_UART|UART_DATA_TEXT|din_r~2_combout ;
wire \U_UART|UART_DATA_TEXT|din_r~3_combout ;
wire \U_UART|UART_DATA_TEXT|din_r~4_combout ;
wire \U_UART|arry[12][2]~q ;
wire \U_UART|arry[5][2]~q ;
wire \U_UART|arry[4][2]~q ;
wire \U_UART|UART_DATA_TEXT|din_r~5_combout ;
wire \U_UART|arry[13][2]~q ;
wire \U_UART|UART_DATA_TEXT|din_r~6_combout ;
wire \U_UART|UART_DATA_TEXT|din_r~7_combout ;
wire \U_UART|UART_DATA_TEXT|din_r~8_combout ;
wire \U_UART|UART_DATA_TEXT|din_r[1]~9_combout ;
wire \U_UART|UART_DATA_TEXT|din_r~10_combout ;
wire \U_UART|arry[11][1]~q ;
wire \U_UART|UART_DATA_TEXT|din_r[1]~11_combout ;
wire \U_UART|arry[3][1]~q ;
wire \U_UART|arry[13][1]~q ;
wire \U_UART|arry[5][1]~q ;
wire \U_UART|UART_DATA_TEXT|din_r~12_combout ;
wire \U_UART|arry[12][1]~q ;
wire \U_UART|arry[4][1]~q ;
wire \U_UART|UART_DATA_TEXT|din_r~13_combout ;
wire \U_UART|UART_DATA_TEXT|din_r~14_combout ;
wire \U_UART|UART_DATA_TEXT|din_r~15_combout ;
wire \U_UART|UART_DATA_TEXT|din_r~16_combout ;
wire \U_UART|UART_DATA_TEXT|din_r~17_combout ;
wire \U_UART|arry[12][0]~q ;
wire \U_UART|arry[5][0]~q ;
wire \U_UART|arry[4][0]~q ;
wire \U_UART|UART_DATA_TEXT|din_r~18_combout ;
wire \U_UART|arry[13][0]~q ;
wire \U_UART|UART_DATA_TEXT|din_r~19_combout ;
wire \U_UART|arry[11][0]~q ;
wire \U_UART|arry[3][0]~q ;
wire \U_UART|UART_DATA_TEXT|din_r~20_combout ;
wire \U_UART|arry[12][3]~q ;
wire \U_UART|arry[13][3]~q ;
wire \U_UART|arry[5][3]~q ;
wire \U_UART|arry[4][3]~q ;
wire \U_UART|UART_DATA_TEXT|din_r~21_combout ;
wire \U_UART|UART_DATA_TEXT|din_r~22_combout ;
wire \U_UART|UART_DATA_TEXT|din_r~23_combout ;
wire \U_UART|UART_DATA_TEXT|din_r~24_combout ;
wire \U_UART|UART_DATA_TEXT|din_r~25_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_STOP~q ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~1_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \U_UART|i[2]~0_combout ;
wire \U_UART|i[1]~1_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~0_combout ;
wire \U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~1_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \U_UART|Mod2|auto_generated|divider|divider|StageOut[30]~2_combout ;
wire \U_UART|Mod2|auto_generated|divider|divider|StageOut[30]~3_combout ;
wire \U_UART|Mod2|auto_generated|divider|divider|StageOut[33]~4_combout ;
wire \U_UART|Mod2|auto_generated|divider|divider|StageOut[33]~5_combout ;
wire \U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~6_combout ;
wire \U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~7_combout ;
wire \U_UART|Mod2|auto_generated|divider|divider|StageOut[37]~8_combout ;
wire \U_UART|FIFO_RD_CLK~q ;
wire \U_UART|i[3]~2_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~56_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~57_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[30]~58_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[30]~59_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[33]~60_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~61_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[37]~62_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~0_combout ;
wire \U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~1_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \U_UART|Mod6|auto_generated|divider|divider|StageOut[30]~2_combout ;
wire \U_UART|Mod6|auto_generated|divider|divider|StageOut[30]~3_combout ;
wire \U_UART|Mod6|auto_generated|divider|divider|StageOut[33]~4_combout ;
wire \U_UART|Mod6|auto_generated|divider|divider|StageOut[33]~5_combout ;
wire \U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~6_combout ;
wire \U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~7_combout ;
wire \U_UART|Mod6|auto_generated|divider|divider|StageOut[37]~8_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~56_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~57_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[30]~58_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[30]~59_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[33]~60_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~61_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[37]~62_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[36]~63_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[36]~63_combout ;
wire \U_UART|Mod2|auto_generated|divider|divider|StageOut[36]~9_combout ;
wire \U_UART|Mod6|auto_generated|divider|divider|StageOut[36]~9_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[33]~56_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[32]~57_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[31]~58_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[31]~59_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[30]~60_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[30]~61_combout ;
wire \U_UART|Mod2|auto_generated|divider|divider|StageOut[35]~10_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[33]~56_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[32]~57_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[31]~58_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[31]~59_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[30]~60_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[30]~61_combout ;
wire \U_UART|Mod6|auto_generated|divider|divider|StageOut[35]~10_combout ;
wire \U_UART|Div1|auto_generated|divider|divider|StageOut[54]~0_combout ;
wire \U_UART|Div1|auto_generated|divider|divider|StageOut[54]~1_combout ;
wire \U_UART|Div1|auto_generated|divider|divider|StageOut[53]~2_combout ;
wire \U_UART|Div1|auto_generated|divider|divider|StageOut[53]~3_combout ;
wire \U_UART|Div1|auto_generated|divider|divider|StageOut[52]~4_combout ;
wire \U_UART|Div1|auto_generated|divider|divider|StageOut[52]~5_combout ;
wire \U_UART|Div1|auto_generated|divider|divider|StageOut[51]~6_combout ;
wire \U_UART|Div1|auto_generated|divider|divider|StageOut[51]~7_combout ;
wire \U_UART|Div1|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \U_UART|Div1|auto_generated|divider|divider|StageOut[50]~9_combout ;
wire \U_UART|Div1|auto_generated|divider|divider|StageOut[49]~10_combout ;
wire \U_UART|Div1|auto_generated|divider|divider|StageOut[49]~11_combout ;
wire \U_UART|Div4|auto_generated|divider|divider|StageOut[54]~0_combout ;
wire \U_UART|Div4|auto_generated|divider|divider|StageOut[54]~1_combout ;
wire \U_UART|Div4|auto_generated|divider|divider|StageOut[53]~2_combout ;
wire \U_UART|Div4|auto_generated|divider|divider|StageOut[53]~3_combout ;
wire \U_UART|Div4|auto_generated|divider|divider|StageOut[52]~4_combout ;
wire \U_UART|Div4|auto_generated|divider|divider|StageOut[52]~5_combout ;
wire \U_UART|Div4|auto_generated|divider|divider|StageOut[51]~6_combout ;
wire \U_UART|Div4|auto_generated|divider|divider|StageOut[51]~7_combout ;
wire \U_UART|Div4|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \U_UART|Div4|auto_generated|divider|divider|StageOut[50]~9_combout ;
wire \U_UART|Div4|auto_generated|divider|divider|StageOut[49]~10_combout ;
wire \U_UART|Div4|auto_generated|divider|divider|StageOut[49]~11_combout ;
wire \U_UART|Mod2|auto_generated|divider|divider|StageOut[38]~11_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[38]~64_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[38]~64_combout ;
wire \U_UART|Mod6|auto_generated|divider|divider|StageOut[38]~11_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|state~10_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|state~11_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|state~12_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add0~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~1_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_START~q ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~2_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~3_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~4_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add0~1_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~5_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[0]~6_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[1]~7_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal2~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~1_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~2_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~3_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~16_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~17_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~1_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[5]~18_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~2_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[4]~19_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~3_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[7]~20_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~4_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[2]~21_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q ;
wire \U_UART|Equal0~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~5_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[1]~22_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~6_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[0]~23_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~7_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[3]~24_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add1~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~8_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos[0]~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add1~1_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add1~2_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~0_combout ;
wire \U_Data_Processing|always5~3_combout ;
wire \U_Data_Processing|always5~4_combout ;
wire \U_Data_Processing|always5~5_combout ;
wire \U_Data_Processing|always5~6_combout ;
wire \U_Data_Processing|always5~7_combout ;
wire \U_Data_Processing|always5~8_combout ;
wire \U_Data_Processing|always5~9_combout ;
wire \U_Data_Processing|always5~10_combout ;
wire \U_Data_Processing|always5~11_combout ;
wire \U_Data_Processing|always5~12_combout ;
wire \U_Data_Processing|always5~13_combout ;
wire \U_Data_Processing|always5~14_combout ;
wire \U_Data_Processing|always5~15_combout ;
wire \U_Data_Processing|always5~16_combout ;
wire \U_Data_Processing|always5~17_combout ;
wire \U_Data_Processing|LessThan5~0_combout ;
wire \U_Data_Processing|LessThan5~1_combout ;
wire \U_Data_Processing|LessThan5~2_combout ;
wire \U_Data_Processing|LessThan5~3_combout ;
wire \U_Data_Processing|always5~18_combout ;
wire \U_Data_Processing|LessThan7~1_combout ;
wire \U_Data_Processing|LessThan7~2_combout ;
wire \U_Data_Processing|LessThan7~3_combout ;
wire \U_Data_Processing|LessThan7~4_combout ;
wire \U_Data_Processing|LessThan7~5_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ;
wire \U_Data_Processing|LessThan4~0_combout ;
wire \U_Data_Processing|LessThan4~1_combout ;
wire \U_Data_Processing|LessThan4~2_combout ;
wire \U_Data_Processing|LessThan4~3_combout ;
wire \U_Data_Processing|LessThan4~4_combout ;
wire \U_Data_Processing|cnt_cnt[31]~1_combout ;
wire \U_Data_Processing|cnt_cnt~8_combout ;
wire \U_Data_Processing|cnt_cnt~9_combout ;
wire \U_Data_Processing|cnt_cnt~13_combout ;
wire \U_Data_Processing|cnt_cnt~18_combout ;
wire \U_Data_Processing|cnt_cnt~22_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor11~combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor12~combout ;
wire \U_Data_Processing|trigger~0_combout ;
wire \U_Data_Processing|trigger~1_combout ;
wire \U_Data_Processing|LessThan1~0_combout ;
wire \U_Data_Processing|LessThan1~1_combout ;
wire \U_Data_Processing|trigger~2_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[28]~62_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[28]~65_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[33]~66_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[28]~62_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[28]~65_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[33]~66_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[33]~63_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[33]~63_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|state~13_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~25_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[5]~26_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[4]~27_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[7]~28_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[2]~29_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[1]~30_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[0]~31_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[3]~32_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[23]~64_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[22]~65_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[27]~66_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[23]~67_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[22]~68_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[27]~69_combout ;
wire \U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~70_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[23]~64_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[22]~65_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[27]~66_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[23]~67_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[22]~68_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[27]~69_combout ;
wire \U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~70_combout ;
wire \U_UART|Div2|auto_generated|divider|divider|StageOut[32]~67_combout ;
wire \U_UART|Div5|auto_generated|divider|divider|StageOut[32]~67_combout ;
wire \U_UART|UART_DATA_TEXT|din_r~26_combout ;
wire \U_UART|UART_DATA_TEXT|din_r~27_combout ;
wire \U_UART|i[0]~3_combout ;
wire \U_UART|arry[11][1]~0_combout ;
wire \U_UART|arry[3][1]~1_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_START~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|tx~_wirecell_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~1_combout ;
wire \auto_signaltap_0|trigger_in_reg~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ;
wire \ADC_DCO_P~input_o ;
wire \RX~input_o ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE~clkctrl_outclk ;
wire \U_Data_Processing|trigger~clkctrl_outclk ;
wire \U_UART|FIFO_RD_CLK~clkctrl_outclk ;
wire \U_Data_Processing|adc_in_reg[0]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout ;
wire \U_Data_Processing|adc_in_reg[10]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ;
wire \U_Data_Processing|adc_in_reg[12]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ;
wire \U_Data_Processing|adc_in_reg[14]~feeder_combout ;
wire \U_Data_Processing|adc_in_reg[15]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout ;
wire \U_Data_Processing|adc_in_reg[1]~feeder_combout ;
wire \U_Data_Processing|adc_in_reg[2]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout ;
wire \U_Data_Processing|adc_in_reg[6]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[12]~feeder_combout ;
wire \U_Data_Processing|adc_in_reg[7]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout ;
wire \U_Data_Processing|adc_in_reg[9]~feeder_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[4]~feeder_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~feeder_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[2]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[6]~feeder_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[5]~feeder_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[4]~feeder_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[7]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[13]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[13]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[13]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout ;
wire \U_Data_Processing|FIFO_IN_REG[15]~feeder_combout ;
wire \U_Data_Processing|FIFO_IN_REG[14]~feeder_combout ;
wire \U_Data_Processing|FIFO_IN_REG[13]~feeder_combout ;
wire \U_Data_Processing|FIFO_IN_REG[12]~feeder_combout ;
wire \U_Data_Processing|FIFO_IN_REG[11]~feeder_combout ;
wire \U_Data_Processing|FIFO_IN_REG[10]~feeder_combout ;
wire \U_Data_Processing|FIFO_IN_REG[2]~feeder_combout ;
wire \U_Data_Processing|FIFO_IN_REG[7]~feeder_combout ;
wire \U_Data_Processing|FIFO_IN_REG[6]~feeder_combout ;
wire \U_Data_Processing|FIFO_IN_REG[5]~feeder_combout ;
wire \U_Data_Processing|FIFO_IN_REG[4]~feeder_combout ;
wire \U_Data_Processing|FIFO_IN_REG[1]~feeder_combout ;
wire \U_Data_Processing|FIFO_IN_REG[9]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout ;
wire \auto_signaltap_0|trigger_in_reg~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[17]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout ;
wire \EXT_CLK~input_o ;
wire \EXT_CLK~inputclkctrl_outclk ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[0]~4_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~1 ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~2_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~3 ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~5 ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~7 ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~8_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~3_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~9 ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~10_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~2_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~11 ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~12_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~6_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~13 ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~14_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~1_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~15 ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~16_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~1_combout ;
wire \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout ;
wire \KEY~input_o ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~13_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~12_combout ;
wire \U_Data_Processing|cnt_reg[0]~32_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \EXT_RST_N~input_o ;
wire \EXT_RST_N~inputclkctrl_outclk ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \HS_AD9481_IN_u1|rdreq_sig~0_combout ;
wire \HS_AD9481_IN_u1|rdreq_sig~q ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \ADC_DCO_N~input_o ;
wire \pll_m_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \ADC_DIN_B[0]~input_o ;
wire \HS_AD9481_IN_u1|din_b_r[0]~feeder_combout ;
wire \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \ADC_DIN_B[1]~input_o ;
wire \HS_AD9481_IN_u1|din_b_r[1]~feeder_combout ;
wire \ADC_DIN_B[2]~input_o ;
wire \HS_AD9481_IN_u1|din_b_r[2]~feeder_combout ;
wire \ADC_DIN_B[3]~input_o ;
wire \HS_AD9481_IN_u1|din_b_r[3]~feeder_combout ;
wire \ADC_DIN_B[4]~input_o ;
wire \HS_AD9481_IN_u1|din_b_r[4]~feeder_combout ;
wire \ADC_DIN_B[5]~input_o ;
wire \ADC_DIN_B[6]~input_o ;
wire \ADC_DIN_B[7]~input_o ;
wire \HS_AD9481_IN_u1|din_b_r[7]~feeder_combout ;
wire \ADC_DIN_A[0]~input_o ;
wire \HS_AD9481_IN_u1|din_a_r[0]~feeder_combout ;
wire \ADC_DIN_A[1]~input_o ;
wire \HS_AD9481_IN_u1|din_a_r[1]~feeder_combout ;
wire \ADC_DIN_A[2]~input_o ;
wire \ADC_DIN_A[3]~input_o ;
wire \ADC_DIN_A[4]~input_o ;
wire \ADC_DIN_A[5]~input_o ;
wire \ADC_DIN_A[6]~input_o ;
wire \HS_AD9481_IN_u1|din_a_r[6]~feeder_combout ;
wire \ADC_DIN_A[7]~input_o ;
wire \U_Data_Processing|trigger~3_combout ;
wire \U_Data_Processing|trigger~4_combout ;
wire \U_Data_Processing|trigger~5_combout ;
wire \U_Data_Processing|trigger~6_combout ;
wire \U_Data_Processing|trigger~7_combout ;
wire \U_Data_Processing|trigger~q ;
wire \U_Data_Processing|trigger_reg~q ;
wire \U_Data_Processing|always3~0_combout ;
wire \U_Data_Processing|cnt_reg[0]~33 ;
wire \U_Data_Processing|cnt_reg[1]~34_combout ;
wire \U_Data_Processing|cnt_reg[1]~35 ;
wire \U_Data_Processing|cnt_reg[2]~36_combout ;
wire \U_Data_Processing|cnt_reg[2]~37 ;
wire \U_Data_Processing|cnt_reg[3]~39 ;
wire \U_Data_Processing|cnt_reg[4]~40_combout ;
wire \U_Data_Processing|cnt_reg[4]~41 ;
wire \U_Data_Processing|cnt_reg[5]~43 ;
wire \U_Data_Processing|cnt_reg[6]~45 ;
wire \U_Data_Processing|cnt_reg[7]~46_combout ;
wire \U_Data_Processing|cnt_reg[7]~47 ;
wire \U_Data_Processing|cnt_reg[8]~48_combout ;
wire \U_Data_Processing|cnt_reg[8]~49 ;
wire \U_Data_Processing|cnt_reg[9]~50_combout ;
wire \U_Data_Processing|cnt_reg[9]~51 ;
wire \U_Data_Processing|cnt_reg[10]~52_combout ;
wire \U_Data_Processing|cnt_reg[10]~53 ;
wire \U_Data_Processing|cnt_reg[11]~55 ;
wire \U_Data_Processing|cnt_reg[12]~56_combout ;
wire \U_Data_Processing|cnt_reg[12]~57 ;
wire \U_Data_Processing|cnt_reg[13]~59 ;
wire \U_Data_Processing|cnt_reg[14]~60_combout ;
wire \U_Data_Processing|cnt_reg[14]~61 ;
wire \U_Data_Processing|cnt_reg[15]~63 ;
wire \U_Data_Processing|cnt_reg[16]~64_combout ;
wire \U_Data_Processing|cnt_reg[16]~65 ;
wire \U_Data_Processing|cnt_reg[17]~66_combout ;
wire \U_Data_Processing|cnt_reg[17]~67 ;
wire \U_Data_Processing|cnt_reg[18]~68_combout ;
wire \U_Data_Processing|cnt_reg[18]~69 ;
wire \U_Data_Processing|cnt_reg[19]~71 ;
wire \U_Data_Processing|cnt_reg[20]~72_combout ;
wire \U_Data_Processing|cnt_reg[20]~73 ;
wire \U_Data_Processing|cnt_reg[21]~75 ;
wire \U_Data_Processing|cnt_reg[22]~77 ;
wire \U_Data_Processing|cnt_reg[23]~78_combout ;
wire \U_Data_Processing|cnt_reg[23]~79 ;
wire \U_Data_Processing|cnt_reg[24]~80_combout ;
wire \U_Data_Processing|cnt_reg[24]~81 ;
wire \U_Data_Processing|cnt_reg[25]~82_combout ;
wire \U_Data_Processing|cnt_reg[25]~83 ;
wire \U_Data_Processing|cnt_reg[26]~84_combout ;
wire \U_Data_Processing|cnt_reg[26]~85 ;
wire \U_Data_Processing|cnt_reg[27]~87 ;
wire \U_Data_Processing|cnt_reg[28]~88_combout ;
wire \U_Data_Processing|cnt_reg[28]~89 ;
wire \U_Data_Processing|cnt_reg[29]~91 ;
wire \U_Data_Processing|cnt_reg[30]~92_combout ;
wire \U_Data_Processing|cnt_reg[30]~93 ;
wire \U_Data_Processing|cnt_reg[31]~94_combout ;
wire \U_Data_Processing|cnt_reg[29]~90_combout ;
wire \U_Data_Processing|cnt_reg[27]~86_combout ;
wire \U_Data_Processing|LessThan4~5_combout ;
wire \U_Data_Processing|LessThan4~6_combout ;
wire \U_Data_Processing|cnt_reg[5]~42_combout ;
wire \U_Data_Processing|cnt_reg[6]~44_combout ;
wire \U_Data_Processing|always5~1_combout ;
wire \U_Data_Processing|cnt_reg[3]~38_combout ;
wire \U_Data_Processing|always5~0_combout ;
wire \U_Data_Processing|always5~2_combout ;
wire \U_Data_Processing|LessThan4~7_combout ;
wire \U_Data_Processing|Add1~1 ;
wire \U_Data_Processing|Add1~3 ;
wire \U_Data_Processing|Add1~4_combout ;
wire \U_Data_Processing|cnt_cnt~4_combout ;
wire \U_Data_Processing|Add1~39 ;
wire \U_Data_Processing|Add1~41 ;
wire \U_Data_Processing|Add1~42_combout ;
wire \U_Data_Processing|cnt_cnt~23_combout ;
wire \U_Data_Processing|Add1~36_combout ;
wire \U_Data_Processing|cnt_cnt~20_combout ;
wire \U_Data_Processing|Add1~30_combout ;
wire \U_Data_Processing|cnt_cnt~17_combout ;
wire \U_Data_Processing|cnt_reg[21]~74_combout ;
wire \U_Data_Processing|Add1~2_combout ;
wire \U_Data_Processing|cnt_cnt~3_combout ;
wire \U_Data_Processing|Add1~0_combout ;
wire \U_Data_Processing|cnt_cnt~0_combout ;
wire \U_Data_Processing|LessThan9~1_cout ;
wire \U_Data_Processing|LessThan9~3_cout ;
wire \U_Data_Processing|LessThan9~5_cout ;
wire \U_Data_Processing|LessThan9~7_cout ;
wire \U_Data_Processing|LessThan9~9_cout ;
wire \U_Data_Processing|LessThan9~11_cout ;
wire \U_Data_Processing|LessThan9~13_cout ;
wire \U_Data_Processing|LessThan9~15_cout ;
wire \U_Data_Processing|LessThan9~17_cout ;
wire \U_Data_Processing|LessThan9~19_cout ;
wire \U_Data_Processing|LessThan9~21_cout ;
wire \U_Data_Processing|LessThan9~23_cout ;
wire \U_Data_Processing|LessThan9~25_cout ;
wire \U_Data_Processing|LessThan9~27_cout ;
wire \U_Data_Processing|LessThan9~29_cout ;
wire \U_Data_Processing|LessThan9~31_cout ;
wire \U_Data_Processing|LessThan9~33_cout ;
wire \U_Data_Processing|LessThan9~35_cout ;
wire \U_Data_Processing|LessThan9~37_cout ;
wire \U_Data_Processing|LessThan9~39_cout ;
wire \U_Data_Processing|LessThan9~41_cout ;
wire \U_Data_Processing|LessThan9~42_combout ;
wire \U_Data_Processing|cnt_reg[22]~76_combout ;
wire \U_Data_Processing|cnt_reg[19]~70_combout ;
wire \U_Data_Processing|cnt_reg[15]~62_combout ;
wire \U_Data_Processing|cnt_reg[13]~58_combout ;
wire \U_Data_Processing|cnt_reg[11]~54_combout ;
wire \U_Data_Processing|LessThan8~1_cout ;
wire \U_Data_Processing|LessThan8~3_cout ;
wire \U_Data_Processing|LessThan8~5_cout ;
wire \U_Data_Processing|LessThan8~7_cout ;
wire \U_Data_Processing|LessThan8~9_cout ;
wire \U_Data_Processing|LessThan8~11_cout ;
wire \U_Data_Processing|LessThan8~13_cout ;
wire \U_Data_Processing|LessThan8~15_cout ;
wire \U_Data_Processing|LessThan8~17_cout ;
wire \U_Data_Processing|LessThan8~19_cout ;
wire \U_Data_Processing|LessThan8~21_cout ;
wire \U_Data_Processing|LessThan8~23_cout ;
wire \U_Data_Processing|LessThan8~25_cout ;
wire \U_Data_Processing|LessThan8~27_cout ;
wire \U_Data_Processing|LessThan8~29_cout ;
wire \U_Data_Processing|LessThan8~31_cout ;
wire \U_Data_Processing|LessThan8~33_cout ;
wire \U_Data_Processing|LessThan8~35_cout ;
wire \U_Data_Processing|LessThan8~37_cout ;
wire \U_Data_Processing|LessThan8~39_cout ;
wire \U_Data_Processing|LessThan8~41_cout ;
wire \U_Data_Processing|LessThan8~43_cout ;
wire \U_Data_Processing|LessThan8~45_cout ;
wire \U_Data_Processing|LessThan8~47_cout ;
wire \U_Data_Processing|LessThan8~49_cout ;
wire \U_Data_Processing|LessThan8~51_cout ;
wire \U_Data_Processing|LessThan8~53_cout ;
wire \U_Data_Processing|LessThan8~55_cout ;
wire \U_Data_Processing|LessThan8~57_cout ;
wire \U_Data_Processing|LessThan8~59_cout ;
wire \U_Data_Processing|LessThan8~61_cout ;
wire \U_Data_Processing|LessThan8~62_combout ;
wire \U_Data_Processing|cnt_cnt[31]~2_combout ;
wire \U_Data_Processing|Add1~5 ;
wire \U_Data_Processing|Add1~6_combout ;
wire \U_Data_Processing|cnt_cnt~5_combout ;
wire \U_Data_Processing|Add1~7 ;
wire \U_Data_Processing|Add1~8_combout ;
wire \U_Data_Processing|cnt_cnt~6_combout ;
wire \U_Data_Processing|Add1~9 ;
wire \U_Data_Processing|Add1~10_combout ;
wire \U_Data_Processing|cnt_cnt~7_combout ;
wire \U_Data_Processing|Add1~11 ;
wire \U_Data_Processing|Add1~13 ;
wire \U_Data_Processing|Add1~15 ;
wire \U_Data_Processing|Add1~16_combout ;
wire \U_Data_Processing|cnt_cnt~10_combout ;
wire \U_Data_Processing|Add1~17 ;
wire \U_Data_Processing|Add1~18_combout ;
wire \U_Data_Processing|cnt_cnt~11_combout ;
wire \U_Data_Processing|Add1~19 ;
wire \U_Data_Processing|Add1~21 ;
wire \U_Data_Processing|Add1~23 ;
wire \U_Data_Processing|Add1~24_combout ;
wire \U_Data_Processing|cnt_cnt~14_combout ;
wire \U_Data_Processing|Add1~25 ;
wire \U_Data_Processing|Add1~26_combout ;
wire \U_Data_Processing|cnt_cnt~15_combout ;
wire \U_Data_Processing|Add1~27 ;
wire \U_Data_Processing|Add1~28_combout ;
wire \U_Data_Processing|cnt_cnt~16_combout ;
wire \U_Data_Processing|Add1~29 ;
wire \U_Data_Processing|Add1~31 ;
wire \U_Data_Processing|Add1~33 ;
wire \U_Data_Processing|Add1~34_combout ;
wire \U_Data_Processing|cnt_cnt~19_combout ;
wire \U_Data_Processing|Add1~35 ;
wire \U_Data_Processing|Add1~37 ;
wire \U_Data_Processing|Add1~38_combout ;
wire \U_Data_Processing|cnt_cnt~21_combout ;
wire \U_Data_Processing|Add1~20_combout ;
wire \U_Data_Processing|cnt_cnt~12_combout ;
wire \U_Data_Processing|Add2~1 ;
wire \U_Data_Processing|Add2~3 ;
wire \U_Data_Processing|Add2~5 ;
wire \U_Data_Processing|Add2~7 ;
wire \U_Data_Processing|Add2~9 ;
wire \U_Data_Processing|Add2~11 ;
wire \U_Data_Processing|Add2~13 ;
wire \U_Data_Processing|Add2~15 ;
wire \U_Data_Processing|Add2~17 ;
wire \U_Data_Processing|Add2~19 ;
wire \U_Data_Processing|Add2~21 ;
wire \U_Data_Processing|Add2~23 ;
wire \U_Data_Processing|Add2~25 ;
wire \U_Data_Processing|Add2~27 ;
wire \U_Data_Processing|Add2~29 ;
wire \U_Data_Processing|Add2~31 ;
wire \U_Data_Processing|Add2~33 ;
wire \U_Data_Processing|Add2~35 ;
wire \U_Data_Processing|Add2~37 ;
wire \U_Data_Processing|Add2~39 ;
wire \U_Data_Processing|Add2~40_combout ;
wire \U_Data_Processing|Add2~38_combout ;
wire \U_Data_Processing|Add2~24_combout ;
wire \U_Data_Processing|Add2~18_combout ;
wire \U_Data_Processing|Add2~20_combout ;
wire \U_Data_Processing|LessThan7~0_combout ;
wire \U_Data_Processing|always5~19_combout ;
wire \U_Data_Processing|Add1~40_combout ;
wire \U_Data_Processing|Add1~32_combout ;
wire \U_Data_Processing|Add1~22_combout ;
wire \U_Data_Processing|Add1~14_combout ;
wire \U_Data_Processing|LessThan6~1_cout ;
wire \U_Data_Processing|LessThan6~3_cout ;
wire \U_Data_Processing|LessThan6~5_cout ;
wire \U_Data_Processing|LessThan6~7_cout ;
wire \U_Data_Processing|LessThan6~9_cout ;
wire \U_Data_Processing|LessThan6~11_cout ;
wire \U_Data_Processing|LessThan6~13_cout ;
wire \U_Data_Processing|LessThan6~15_cout ;
wire \U_Data_Processing|LessThan6~17_cout ;
wire \U_Data_Processing|LessThan6~19_cout ;
wire \U_Data_Processing|LessThan6~21_cout ;
wire \U_Data_Processing|LessThan6~23_cout ;
wire \U_Data_Processing|LessThan6~25_cout ;
wire \U_Data_Processing|LessThan6~27_cout ;
wire \U_Data_Processing|LessThan6~29_cout ;
wire \U_Data_Processing|LessThan6~31_cout ;
wire \U_Data_Processing|LessThan6~33_cout ;
wire \U_Data_Processing|LessThan6~35_cout ;
wire \U_Data_Processing|LessThan6~37_cout ;
wire \U_Data_Processing|LessThan6~39_cout ;
wire \U_Data_Processing|LessThan6~41_cout ;
wire \U_Data_Processing|LessThan6~42_combout ;
wire \U_Data_Processing|Add2~41 ;
wire \U_Data_Processing|Add2~42_combout ;
wire \U_Data_Processing|Add2~34_combout ;
wire \U_Data_Processing|Add2~12_combout ;
wire \U_Data_Processing|Add2~14_combout ;
wire \U_Data_Processing|Add2~16_combout ;
wire \U_Data_Processing|LessThan7~7_combout ;
wire \U_Data_Processing|Add2~8_combout ;
wire \U_Data_Processing|Add2~6_combout ;
wire \U_Data_Processing|Add2~2_combout ;
wire \U_Data_Processing|LessThan7~6_combout ;
wire \U_Data_Processing|always5~20_combout ;
wire \U_Data_Processing|Add2~43 ;
wire \U_Data_Processing|Add2~44_combout ;
wire \U_Data_Processing|always5~21_combout ;
wire \U_Data_Processing|always5~22_combout ;
wire \U_Data_Processing|FIFO_WR_EN~0_combout ;
wire \U_Data_Processing|FIFO_WR_EN~q ;
wire \U_Data_Processing|FIFO_WR_EN_REG~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~7_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[12]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a13~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a13~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[13]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[13]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[13]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~12_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~6_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~7_combout ;
wire \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~8_combout ;
wire \U_UART|WR_EN~0_combout ;
wire \U_UART|WR_EN~q ;
wire \U_UART|UART_DATA_TEXT|wr_en_r~q ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~1_combout ;
wire \U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q ;
wire \U_UART|UART_DATA_TEXT|rdy_r~q ;
wire \U_UART|UART_DATA_TEXT|comb~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector0~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE~q ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0]~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[1]~1_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|Add0~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[2]~3_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~1_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~2_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector1~0_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_START~q ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector2~2_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA~q ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~3_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_STOP~q ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~1_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~3_combout ;
wire \U_UART|UART_DATA_TEXT|UART_TX_DATA|tx~q ;
wire \pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|~GND~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~16 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~20 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~22 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~24 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~26 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~28 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~31_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDO ;
wire [18:0] \auto_signaltap_0|acq_trigger_in_reg ;
wire [18:0] \auto_signaltap_0|acq_data_in_reg ;
wire [10:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg ;
wire [10:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs ;
wire [56:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs ;
wire [11:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count ;
wire [10:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig ;
wire [11:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter ;
wire [10:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr ;
wire [22:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq ;
wire [4:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [10:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit ;
wire [18:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs ;
wire [22:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs ;
wire [4:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit ;
wire [22:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR ;
wire [16:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [8:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [13:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a ;
wire [4:0] \pll_m_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \HS_AD9481_IN_u1|din_b_r ;
wire [7:0] \HS_AD9481_IN_u1|din_a_r ;
wire [5:0] \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g ;
wire [5:0] \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g ;
wire [4:0] \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ram_address_b ;
wire [4:0] \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ram_address_a ;
wire [5:0] \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [1:0] \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [1:0] \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [5:0] \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a ;
wire [5:0] \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a ;
wire [5:0] \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a ;
wire [5:0] \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a ;
wire [31:0] \U_Data_Processing|cnt_reg ;
wire [31:0] \U_Data_Processing|cnt_cnt ;
wire [47:0] \U_Data_Processing|cnt ;
wire [15:0] \U_Data_Processing|adc_in_reg ;
wire [15:0] \U_Data_Processing|FIFO_IN_REG ;
wire [13:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g ;
wire [13:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g ;
wire [12:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b ;
wire [12:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a ;
wire [13:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [3:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [3:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [15:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [13:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a ;
wire [13:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a ;
wire [13:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a ;
wire [13:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a ;
wire [13:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a ;
wire [0:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire ;
wire [3:0] \U_UART|i ;
wire [7:0] \U_UART|UART_DATA_TEXT|din_r ;
wire [8:0] \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc ;
wire [4:0] \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc ;
wire [7:0] \U_UART|UART_DATA_TEXT|UART_TX_DATA|data ;
wire [2:0] \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos ;
wire [7:0] \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch ;
wire [3:0] \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample ;
wire [7:0] \U_UART|UART_DATA_TEXT|UART_RX_DATA|data ;
wire [3:0] \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos ;
wire [15:0] \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b ;

wire [4:0] \pll_m_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [0:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15_PORTBDATAOUT_bus ;
wire [0:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBDATAOUT_bus ;
wire [0:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13_PORTBDATAOUT_bus ;
wire [0:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus ;
wire [0:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus ;
wire [0:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10_PORTBDATAOUT_bus ;
wire [0:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ;
wire [0:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus ;
wire [0:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ;
wire [0:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus ;
wire [0:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ;
wire [0:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus ;
wire [0:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1_PORTBDATAOUT_bus ;
wire [0:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus ;
wire [0:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [0:0] \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;

assign \pll_m_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \pll_m_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll_m_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \pll_m_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll_m_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \pll_m_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll_m_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \pll_m_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll_m_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \pll_m_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];
assign \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [8];
assign \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [9];
assign \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [10];
assign \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [11];
assign \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [12];
assign \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [13];
assign \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [14];
assign \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [15];

assign \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15_PORTBDATAOUT_bus [0];

assign \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBDATAOUT_bus [0];

assign \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13_PORTBDATAOUT_bus [0];

assign \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus [0];

assign \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus [0];

assign \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10_PORTBDATAOUT_bus [0];

assign \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [0];

assign \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus [0];

assign \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus [0];

assign \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus [0];

assign \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [0];

assign \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus [0];

assign \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1_PORTBDATAOUT_bus [0];

assign \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus [0];

assign \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];

assign \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [1];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [2];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [3];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus [1];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus [2];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus [3];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [1];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [2];

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\ADC_DCO_N~input_o ),
	.clk1(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.ena1(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\EXT_RST_N~inputclkctrl_outclk ),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\HS_AD9481_IN_u1|din_a_r [7],\HS_AD9481_IN_u1|din_a_r [6],\HS_AD9481_IN_u1|din_a_r [5],\HS_AD9481_IN_u1|din_a_r [4],\HS_AD9481_IN_u1|din_a_r [3],\HS_AD9481_IN_u1|din_a_r [2],\HS_AD9481_IN_u1|din_a_r [1],
\HS_AD9481_IN_u1|din_a_r [0],\HS_AD9481_IN_u1|din_b_r [7],\HS_AD9481_IN_u1|din_b_r [6],\HS_AD9481_IN_u1|din_b_r [5],\HS_AD9481_IN_u1|din_b_r [4],\HS_AD9481_IN_u1|din_b_r [3],\HS_AD9481_IN_u1|din_b_r [2],\HS_AD9481_IN_u1|din_b_r [1],\HS_AD9481_IN_u1|din_b_r [0]}),
	.portaaddr({\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ram_address_a [4],\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [3],\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [2],
\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [1],\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ram_address_b [4],\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|ALTSYNCRAM";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 5;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 36;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 31;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 32;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 16;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 5;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 36;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 31;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 32;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 16;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~4 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~4_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [2] & (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~3  $ (GND))) # (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [2] & 
// (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~3  & VCC))
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~5  = CARRY((\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [2] & !\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~3 ))

	.dataa(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~3 ),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~4_combout ),
	.cout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~5 ));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~4 .lut_mask = 16'hA50A;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 (
	.portawe(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.clk0(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.ena0(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U_Data_Processing|FIFO_IN_REG [15]}),
	.portaaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .clk0_core_clock_enable = "ena0";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .data_interleave_offset_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .data_interleave_width_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .logical_ram_name = "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|altsyncram_nru:fifo_ram|ALTSYNCRAM";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .operation_mode = "dual_port";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_byte_enable_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_first_bit_number = 15;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_address_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_first_bit_number = 15;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_read_enable_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 (
	.portawe(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.clk0(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.ena0(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U_Data_Processing|FIFO_IN_REG [14]}),
	.portaaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .clk0_core_clock_enable = "ena0";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .data_interleave_offset_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .data_interleave_width_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .logical_ram_name = "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|altsyncram_nru:fifo_ram|ALTSYNCRAM";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .operation_mode = "dual_port";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_byte_enable_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_first_bit_number = 14;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_address_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_first_bit_number = 14;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_read_enable_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 (
	.portawe(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.clk0(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.ena0(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U_Data_Processing|FIFO_IN_REG [13]}),
	.portaaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .clk0_core_clock_enable = "ena0";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .data_interleave_offset_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .data_interleave_width_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .logical_ram_name = "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|altsyncram_nru:fifo_ram|ALTSYNCRAM";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .operation_mode = "dual_port";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_byte_enable_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_first_bit_number = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_address_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_first_bit_number = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_read_enable_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [13] $ (VCC)
// \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [13])

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14] & (\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14] & (!\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14] & !\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [15] & (\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [15] & (!\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [15] & !\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 (
	.portawe(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.clk0(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.ena0(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U_Data_Processing|FIFO_IN_REG [12]}),
	.portaaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .clk0_core_clock_enable = "ena0";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .data_interleave_offset_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .data_interleave_width_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .logical_ram_name = "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|altsyncram_nru:fifo_ram|ALTSYNCRAM";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .operation_mode = "dual_port";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_byte_enable_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_first_bit_number = 12;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_address_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_first_bit_number = 12;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_read_enable_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\U_UART|Div2|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\U_UART|Div2|auto_generated|divider|divider|StageOut[15]~43_combout )))
// \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\U_UART|Div2|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\U_UART|Div2|auto_generated|divider|divider|StageOut[15]~43_combout ))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datab(\U_UART|Div2|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\U_UART|Div2|auto_generated|divider|divider|StageOut[16]~41_combout ) # 
// (\U_UART|Div2|auto_generated|divider|divider|StageOut[16]~40_combout )))) # (!\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\U_UART|Div2|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// (!\U_UART|Div2|auto_generated|divider|divider|StageOut[16]~40_combout )))
// \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\U_UART|Div2|auto_generated|divider|divider|StageOut[16]~41_combout  & (!\U_UART|Div2|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// !\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datab(\U_UART|Div2|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\U_UART|Div2|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\U_UART|Div2|auto_generated|divider|divider|StageOut[17]~38_combout )))) # (!\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\U_UART|Div2|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\U_UART|Div2|auto_generated|divider|divider|StageOut[17]~38_combout )))))
// \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\U_UART|Div2|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\U_UART|Div2|auto_generated|divider|divider|StageOut[17]~38_combout ))))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datab(\U_UART|Div2|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\U_UART|Div2|auto_generated|divider|divider|StageOut[18]~36_combout  & (!\U_UART|Div2|auto_generated|divider|divider|StageOut[18]~37_combout  & 
// !\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datab(\U_UART|Div2|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 (
	.portawe(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.clk0(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.ena0(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U_Data_Processing|FIFO_IN_REG [11]}),
	.portaaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .clk0_core_clock_enable = "ena0";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .data_interleave_offset_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .data_interleave_width_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .logical_ram_name = "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|altsyncram_nru:fifo_ram|ALTSYNCRAM";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .operation_mode = "dual_port";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_byte_enable_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_first_bit_number = 11;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_address_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_first_bit_number = 11;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_read_enable_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\U_UART|Div2|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\U_UART|Div2|auto_generated|divider|divider|StageOut[20]~48_combout )))
// \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\U_UART|Div2|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\U_UART|Div2|auto_generated|divider|divider|StageOut[20]~48_combout ))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datab(\U_UART|Div2|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\U_UART|Div2|auto_generated|divider|divider|StageOut[21]~47_combout ) # 
// (\U_UART|Div2|auto_generated|divider|divider|StageOut[21]~46_combout )))) # (!\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\U_UART|Div2|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// (!\U_UART|Div2|auto_generated|divider|divider|StageOut[21]~46_combout )))
// \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\U_UART|Div2|auto_generated|divider|divider|StageOut[21]~47_combout  & (!\U_UART|Div2|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// !\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datab(\U_UART|Div2|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\U_UART|Div2|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\U_UART|Div2|auto_generated|divider|divider|StageOut[22]~65_combout )))) # (!\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\U_UART|Div2|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\U_UART|Div2|auto_generated|divider|divider|StageOut[22]~65_combout )))))
// \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\U_UART|Div2|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\U_UART|Div2|auto_generated|divider|divider|StageOut[22]~65_combout ))))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datab(\U_UART|Div2|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\U_UART|Div2|auto_generated|divider|divider|StageOut[23]~64_combout  & (!\U_UART|Div2|auto_generated|divider|divider|StageOut[23]~44_combout  & 
// !\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.datab(\U_UART|Div2|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N2
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = \U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ (GND)
// \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(!\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'hCC33;
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N4
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )) # 
// (!\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & VCC))
// \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'h5A0A;
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N6
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & VCC)) # 
// (!\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3  $ (GND)))
// \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'h3C03;
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N8
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h000F;
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N10
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 (
	.portawe(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.clk0(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.ena0(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U_Data_Processing|FIFO_IN_REG [10]}),
	.portaaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .clk0_core_clock_enable = "ena0";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .data_interleave_offset_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .data_interleave_width_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .logical_ram_name = "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|altsyncram_nru:fifo_ram|ALTSYNCRAM";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .operation_mode = "dual_port";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_byte_enable_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_first_bit_number = 10;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_address_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_first_bit_number = 10;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_read_enable_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\U_UART|Div2|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\U_UART|Div2|auto_generated|divider|divider|StageOut[25]~55_combout )))
// \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\U_UART|Div2|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\U_UART|Div2|auto_generated|divider|divider|StageOut[25]~55_combout ))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datab(\U_UART|Div2|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N12
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\U_UART|Div2|auto_generated|divider|divider|StageOut[26]~52_combout ) # 
// (\U_UART|Div2|auto_generated|divider|divider|StageOut[26]~53_combout )))) # (!\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\U_UART|Div2|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// (!\U_UART|Div2|auto_generated|divider|divider|StageOut[26]~53_combout )))
// \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\U_UART|Div2|auto_generated|divider|divider|StageOut[26]~52_combout  & (!\U_UART|Div2|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// !\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datab(\U_UART|Div2|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N14
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\U_UART|Div2|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// (\U_UART|Div2|auto_generated|divider|divider|StageOut[27]~51_combout )))) # (!\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\U_UART|Div2|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// (\U_UART|Div2|auto_generated|divider|divider|StageOut[27]~51_combout )))))
// \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\U_UART|Div2|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// (\U_UART|Div2|auto_generated|divider|divider|StageOut[27]~51_combout ))))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datab(\U_UART|Div2|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\U_UART|Div2|auto_generated|divider|divider|StageOut[28]~50_combout  & (!\U_UART|Div2|auto_generated|divider|divider|StageOut[28]~62_combout  & 
// !\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datab(\U_UART|Div2|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N18
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~10 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout  = !\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N8
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\U_UART|Mod2|auto_generated|divider|divider|StageOut[30]~2_combout ) # (\U_UART|Mod2|auto_generated|divider|divider|StageOut[30]~3_combout )))
// \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\U_UART|Mod2|auto_generated|divider|divider|StageOut[30]~2_combout ) # (\U_UART|Mod2|auto_generated|divider|divider|StageOut[30]~3_combout ))

	.dataa(\U_UART|Mod2|auto_generated|divider|divider|StageOut[30]~2_combout ),
	.datab(\U_UART|Mod2|auto_generated|divider|divider|StageOut[30]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N10
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~0_combout ) # 
// (\U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~1_combout )))) # (!\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~0_combout  & 
// (!\U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~1_combout )))
// \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~0_combout  & (!\U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~1_combout  & 
// !\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.datab(\U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~7_combout ) # 
// (\U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~6_combout )))) # (!\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~7_combout ) # 
// (\U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~6_combout )))))
// \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~7_combout ) # 
// (\U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~6_combout ))))

	.dataa(\U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.datab(\U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N14
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\U_UART|Mod2|auto_generated|divider|divider|StageOut[33]~5_combout  & (!\U_UART|Mod2|auto_generated|divider|divider|StageOut[33]~4_combout  & 
// !\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\U_UART|Mod2|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.datab(\U_UART|Mod2|auto_generated|divider|divider|StageOut[33]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N16
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 (
	.portawe(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.clk0(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.ena0(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U_Data_Processing|FIFO_IN_REG [2]}),
	.portaaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk0_core_clock_enable = "ena0";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_offset_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_width_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .logical_ram_name = "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|altsyncram_nru:fifo_ram|ALTSYNCRAM";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .operation_mode = "dual_port";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_byte_enable_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_bit_number = 2;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_bit_number = 2;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_enable_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 (
	.portawe(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.clk0(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.ena0(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U_Data_Processing|FIFO_IN_REG [7]}),
	.portaaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .clk0_core_clock_enable = "ena0";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .data_interleave_offset_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .data_interleave_width_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .logical_ram_name = "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|altsyncram_nru:fifo_ram|ALTSYNCRAM";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .operation_mode = "dual_port";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_byte_enable_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_first_bit_number = 7;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_first_bit_number = 7;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_read_enable_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 (
	.portawe(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.clk0(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.ena0(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U_Data_Processing|FIFO_IN_REG [6]}),
	.portaaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .clk0_core_clock_enable = "ena0";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_offset_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_width_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .logical_ram_name = "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|altsyncram_nru:fifo_ram|ALTSYNCRAM";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .operation_mode = "dual_port";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_byte_enable_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_bit_number = 6;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_bit_number = 6;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_enable_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 (
	.portawe(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.clk0(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.ena0(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U_Data_Processing|FIFO_IN_REG [5]}),
	.portaaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .clk0_core_clock_enable = "ena0";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .data_interleave_offset_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .data_interleave_width_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .logical_ram_name = "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|altsyncram_nru:fifo_ram|ALTSYNCRAM";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .operation_mode = "dual_port";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_byte_enable_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_first_bit_number = 5;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_address_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_first_bit_number = 5;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_read_enable_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [5] $ (VCC)
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [5])

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6] & (\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6] & (!\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6] & !\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [7] & (\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [7] & (!\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [7] & !\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 (
	.portawe(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.clk0(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.ena0(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U_Data_Processing|FIFO_IN_REG [4]}),
	.portaaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk0_core_clock_enable = "ena0";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_offset_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_width_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .logical_ram_name = "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|altsyncram_nru:fifo_ram|ALTSYNCRAM";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .operation_mode = "dual_port";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_byte_enable_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_bit_number = 4;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_bit_number = 4;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_enable_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\U_UART|Mod7|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\U_UART|Mod7|auto_generated|divider|divider|StageOut[15]~43_combout )))
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\U_UART|Mod7|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\U_UART|Mod7|auto_generated|divider|divider|StageOut[15]~43_combout ))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\U_UART|Mod7|auto_generated|divider|divider|StageOut[16]~40_combout ) # 
// (\U_UART|Mod7|auto_generated|divider|divider|StageOut[16]~41_combout )))) # (!\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\U_UART|Mod7|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// (!\U_UART|Mod7|auto_generated|divider|divider|StageOut[16]~41_combout )))
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\U_UART|Mod7|auto_generated|divider|divider|StageOut[16]~40_combout  & (!\U_UART|Mod7|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// !\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\U_UART|Mod7|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\U_UART|Mod7|auto_generated|divider|divider|StageOut[17]~38_combout )))) # (!\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\U_UART|Mod7|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\U_UART|Mod7|auto_generated|divider|divider|StageOut[17]~38_combout )))))
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\U_UART|Mod7|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\U_UART|Mod7|auto_generated|divider|divider|StageOut[17]~38_combout ))))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\U_UART|Mod7|auto_generated|divider|divider|StageOut[18]~36_combout  & (!\U_UART|Mod7|auto_generated|divider|divider|StageOut[18]~37_combout  & 
// !\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 (
	.portawe(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.clk0(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.ena0(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U_Data_Processing|FIFO_IN_REG [3]}),
	.portaaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .clk0_core_clock_enable = "ena0";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .data_interleave_offset_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .data_interleave_width_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .logical_ram_name = "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|altsyncram_nru:fifo_ram|ALTSYNCRAM";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .operation_mode = "dual_port";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_byte_enable_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_first_bit_number = 3;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_address_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_first_bit_number = 3;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_read_enable_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\U_UART|Mod7|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\U_UART|Mod7|auto_generated|divider|divider|StageOut[20]~49_combout )))
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\U_UART|Mod7|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\U_UART|Mod7|auto_generated|divider|divider|StageOut[20]~49_combout ))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\U_UART|Mod7|auto_generated|divider|divider|StageOut[21]~46_combout ) # 
// (\U_UART|Mod7|auto_generated|divider|divider|StageOut[21]~47_combout )))) # (!\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\U_UART|Mod7|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// (!\U_UART|Mod7|auto_generated|divider|divider|StageOut[21]~47_combout )))
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\U_UART|Mod7|auto_generated|divider|divider|StageOut[21]~46_combout  & (!\U_UART|Mod7|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// !\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\U_UART|Mod7|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// (\U_UART|Mod7|auto_generated|divider|divider|StageOut[22]~45_combout )))) # (!\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\U_UART|Mod7|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// (\U_UART|Mod7|auto_generated|divider|divider|StageOut[22]~45_combout )))))
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\U_UART|Mod7|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// (\U_UART|Mod7|auto_generated|divider|divider|StageOut[22]~45_combout ))))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\U_UART|Mod7|auto_generated|divider|divider|StageOut[23]~44_combout  & (!\U_UART|Mod7|auto_generated|divider|divider|StageOut[23]~67_combout  & 
// !\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\U_UART|Mod7|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\U_UART|Mod7|auto_generated|divider|divider|StageOut[25]~55_combout )))
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\U_UART|Mod7|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\U_UART|Mod7|auto_generated|divider|divider|StageOut[25]~55_combout ))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\U_UART|Mod7|auto_generated|divider|divider|StageOut[26]~53_combout ) # 
// (\U_UART|Mod7|auto_generated|divider|divider|StageOut[26]~52_combout )))) # (!\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\U_UART|Mod7|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// (!\U_UART|Mod7|auto_generated|divider|divider|StageOut[26]~52_combout )))
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\U_UART|Mod7|auto_generated|divider|divider|StageOut[26]~53_combout  & (!\U_UART|Mod7|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// !\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\U_UART|Mod7|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// (\U_UART|Mod7|auto_generated|divider|divider|StageOut[27]~51_combout )))) # (!\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\U_UART|Mod7|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// (\U_UART|Mod7|auto_generated|divider|divider|StageOut[27]~51_combout )))))
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\U_UART|Mod7|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// (\U_UART|Mod7|auto_generated|divider|divider|StageOut[27]~51_combout ))))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\U_UART|Mod7|auto_generated|divider|divider|StageOut[28]~50_combout  & (!\U_UART|Mod7|auto_generated|divider|divider|StageOut[28]~65_combout  & 
// !\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 (
	.portawe(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.clk0(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.ena0(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U_Data_Processing|FIFO_IN_REG [1]}),
	.portaaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .clk0_core_clock_enable = "ena0";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .data_interleave_offset_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .data_interleave_width_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .logical_ram_name = "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|altsyncram_nru:fifo_ram|ALTSYNCRAM";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .operation_mode = "dual_port";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_byte_enable_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_first_bit_number = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_address_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_first_bit_number = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_read_enable_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\U_UART|Mod7|auto_generated|divider|divider|StageOut[30]~59_combout ) # (\U_UART|Mod7|auto_generated|divider|divider|StageOut[30]~58_combout )))
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\U_UART|Mod7|auto_generated|divider|divider|StageOut[30]~59_combout ) # (\U_UART|Mod7|auto_generated|divider|divider|StageOut[30]~58_combout ))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|StageOut[30]~59_combout ),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|StageOut[30]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~57_combout ) # 
// (\U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~56_combout )))) # (!\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~57_combout  & 
// (!\U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~56_combout )))
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~57_combout  & (!\U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~56_combout  & 
// !\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~57_combout ),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~70_combout ) # 
// (\U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~61_combout )))) # (!\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~70_combout ) # 
// (\U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~61_combout )))))
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~70_combout ) # 
// (\U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~61_combout ))))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\U_UART|Mod7|auto_generated|divider|divider|StageOut[33]~66_combout  & (!\U_UART|Mod7|auto_generated|divider|divider|StageOut[33]~60_combout  & 
// !\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|StageOut[33]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N0
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [5] $ (VCC)
// \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [5])

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N2
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6] & (\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6] & (!\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6] & !\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N4
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [7] & (\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [7] & (!\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [7] & !\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N6
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N22
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\U_UART|Div5|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\U_UART|Div5|auto_generated|divider|divider|StageOut[15]~42_combout )))
// \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\U_UART|Div5|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\U_UART|Div5|auto_generated|divider|divider|StageOut[15]~42_combout ))

	.dataa(\U_UART|Div5|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datab(\U_UART|Div5|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N24
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\U_UART|Div5|auto_generated|divider|divider|StageOut[16]~41_combout ) # 
// (\U_UART|Div5|auto_generated|divider|divider|StageOut[16]~40_combout )))) # (!\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\U_UART|Div5|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// (!\U_UART|Div5|auto_generated|divider|divider|StageOut[16]~40_combout )))
// \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\U_UART|Div5|auto_generated|divider|divider|StageOut[16]~41_combout  & (!\U_UART|Div5|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// !\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\U_UART|Div5|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datab(\U_UART|Div5|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N26
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\U_UART|Div5|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\U_UART|Div5|auto_generated|divider|divider|StageOut[17]~39_combout )))) # (!\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\U_UART|Div5|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\U_UART|Div5|auto_generated|divider|divider|StageOut[17]~39_combout )))))
// \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\U_UART|Div5|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\U_UART|Div5|auto_generated|divider|divider|StageOut[17]~39_combout ))))

	.dataa(\U_UART|Div5|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datab(\U_UART|Div5|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N28
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\U_UART|Div5|auto_generated|divider|divider|StageOut[18]~36_combout  & (!\U_UART|Div5|auto_generated|divider|divider|StageOut[18]~37_combout  & 
// !\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\U_UART|Div5|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datab(\U_UART|Div5|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N30
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N22
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\U_UART|Div5|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\U_UART|Div5|auto_generated|divider|divider|StageOut[20]~48_combout )))
// \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\U_UART|Div5|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\U_UART|Div5|auto_generated|divider|divider|StageOut[20]~48_combout ))

	.dataa(\U_UART|Div5|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datab(\U_UART|Div5|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N24
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\U_UART|Div5|auto_generated|divider|divider|StageOut[21]~47_combout ) # 
// (\U_UART|Div5|auto_generated|divider|divider|StageOut[21]~46_combout )))) # (!\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\U_UART|Div5|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// (!\U_UART|Div5|auto_generated|divider|divider|StageOut[21]~46_combout )))
// \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\U_UART|Div5|auto_generated|divider|divider|StageOut[21]~47_combout  & (!\U_UART|Div5|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// !\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\U_UART|Div5|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datab(\U_UART|Div5|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\U_UART|Div5|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\U_UART|Div5|auto_generated|divider|divider|StageOut[22]~65_combout )))) # (!\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\U_UART|Div5|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\U_UART|Div5|auto_generated|divider|divider|StageOut[22]~65_combout )))))
// \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\U_UART|Div5|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\U_UART|Div5|auto_generated|divider|divider|StageOut[22]~65_combout ))))

	.dataa(\U_UART|Div5|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datab(\U_UART|Div5|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N28
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\U_UART|Div5|auto_generated|divider|divider|StageOut[23]~64_combout  & (!\U_UART|Div5|auto_generated|divider|divider|StageOut[23]~44_combout  & 
// !\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\U_UART|Div5|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.datab(\U_UART|Div5|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N30
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N6
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ (GND)
// \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(!\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'hCC33;
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N8
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )) # 
// (!\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & VCC))
// \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ))

	.dataa(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'h5A0A;
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N10
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & VCC)) # 
// (!\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3  $ (GND)))
// \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'h3C03;
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N12
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h000F;
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N14
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N16
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\U_UART|Div5|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\U_UART|Div5|auto_generated|divider|divider|StageOut[25]~55_combout )))
// \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\U_UART|Div5|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\U_UART|Div5|auto_generated|divider|divider|StageOut[25]~55_combout ))

	.dataa(\U_UART|Div5|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datab(\U_UART|Div5|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N18
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\U_UART|Div5|auto_generated|divider|divider|StageOut[26]~53_combout ) # 
// (\U_UART|Div5|auto_generated|divider|divider|StageOut[26]~52_combout )))) # (!\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\U_UART|Div5|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// (!\U_UART|Div5|auto_generated|divider|divider|StageOut[26]~52_combout )))
// \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\U_UART|Div5|auto_generated|divider|divider|StageOut[26]~53_combout  & (!\U_UART|Div5|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// !\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\U_UART|Div5|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datab(\U_UART|Div5|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N20
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\U_UART|Div5|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// (\U_UART|Div5|auto_generated|divider|divider|StageOut[27]~51_combout )))) # (!\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\U_UART|Div5|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// (\U_UART|Div5|auto_generated|divider|divider|StageOut[27]~51_combout )))))
// \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\U_UART|Div5|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// (\U_UART|Div5|auto_generated|divider|divider|StageOut[27]~51_combout ))))

	.dataa(\U_UART|Div5|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datab(\U_UART|Div5|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N22
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\U_UART|Div5|auto_generated|divider|divider|StageOut[28]~50_combout  & (!\U_UART|Div5|auto_generated|divider|divider|StageOut[28]~62_combout  & 
// !\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\U_UART|Div5|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datab(\U_UART|Div5|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N24
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[0]~10 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout  = !\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N0
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\U_UART|Mod6|auto_generated|divider|divider|StageOut[30]~2_combout ) # (\U_UART|Mod6|auto_generated|divider|divider|StageOut[30]~3_combout )))
// \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\U_UART|Mod6|auto_generated|divider|divider|StageOut[30]~2_combout ) # (\U_UART|Mod6|auto_generated|divider|divider|StageOut[30]~3_combout ))

	.dataa(\U_UART|Mod6|auto_generated|divider|divider|StageOut[30]~2_combout ),
	.datab(\U_UART|Mod6|auto_generated|divider|divider|StageOut[30]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N2
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~1_combout ) # 
// (\U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~0_combout )))) # (!\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~1_combout  & 
// (!\U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~0_combout )))
// \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~1_combout  & (!\U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~0_combout  & 
// !\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datab(\U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N4
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~7_combout ) # 
// (\U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~6_combout )))) # (!\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~7_combout ) # 
// (\U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~6_combout )))))
// \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~7_combout ) # 
// (\U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~6_combout ))))

	.dataa(\U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.datab(\U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N6
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\U_UART|Mod6|auto_generated|divider|divider|StageOut[33]~5_combout  & (!\U_UART|Mod6|auto_generated|divider|divider|StageOut[33]~4_combout  & 
// !\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\U_UART|Mod6|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.datab(\U_UART|Mod6|auto_generated|divider|divider|StageOut[33]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N8
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [13] $ (VCC)
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [13])

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14] & (\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14] & (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14] & !\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [15] & (\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [15] & (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [15] & !\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\U_UART|Mod3|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\U_UART|Mod3|auto_generated|divider|divider|StageOut[15]~43_combout )))
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\U_UART|Mod3|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\U_UART|Mod3|auto_generated|divider|divider|StageOut[15]~43_combout ))

	.dataa(\U_UART|Mod3|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\U_UART|Mod3|auto_generated|divider|divider|StageOut[16]~41_combout ) # 
// (\U_UART|Mod3|auto_generated|divider|divider|StageOut[16]~40_combout )))) # (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\U_UART|Mod3|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// (!\U_UART|Mod3|auto_generated|divider|divider|StageOut[16]~40_combout )))
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\U_UART|Mod3|auto_generated|divider|divider|StageOut[16]~41_combout  & (!\U_UART|Mod3|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// !\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\U_UART|Mod3|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\U_UART|Mod3|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\U_UART|Mod3|auto_generated|divider|divider|StageOut[17]~38_combout )))) # (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\U_UART|Mod3|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\U_UART|Mod3|auto_generated|divider|divider|StageOut[17]~38_combout )))))
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\U_UART|Mod3|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\U_UART|Mod3|auto_generated|divider|divider|StageOut[17]~38_combout ))))

	.dataa(\U_UART|Mod3|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\U_UART|Mod3|auto_generated|divider|divider|StageOut[18]~37_combout  & (!\U_UART|Mod3|auto_generated|divider|divider|StageOut[18]~36_combout  & 
// !\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\U_UART|Mod3|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\U_UART|Mod3|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\U_UART|Mod3|auto_generated|divider|divider|StageOut[20]~49_combout )))
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\U_UART|Mod3|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\U_UART|Mod3|auto_generated|divider|divider|StageOut[20]~49_combout ))

	.dataa(\U_UART|Mod3|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\U_UART|Mod3|auto_generated|divider|divider|StageOut[21]~47_combout ) # 
// (\U_UART|Mod3|auto_generated|divider|divider|StageOut[21]~46_combout )))) # (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\U_UART|Mod3|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// (!\U_UART|Mod3|auto_generated|divider|divider|StageOut[21]~46_combout )))
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\U_UART|Mod3|auto_generated|divider|divider|StageOut[21]~47_combout  & (!\U_UART|Mod3|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// !\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\U_UART|Mod3|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\U_UART|Mod3|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\U_UART|Mod3|auto_generated|divider|divider|StageOut[22]~68_combout )))) # (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\U_UART|Mod3|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\U_UART|Mod3|auto_generated|divider|divider|StageOut[22]~68_combout )))))
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\U_UART|Mod3|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\U_UART|Mod3|auto_generated|divider|divider|StageOut[22]~68_combout ))))

	.dataa(\U_UART|Mod3|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\U_UART|Mod3|auto_generated|divider|divider|StageOut[23]~67_combout  & (!\U_UART|Mod3|auto_generated|divider|divider|StageOut[23]~44_combout  & 
// !\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\U_UART|Mod3|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\U_UART|Mod3|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\U_UART|Mod3|auto_generated|divider|divider|StageOut[25]~55_combout )))
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\U_UART|Mod3|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\U_UART|Mod3|auto_generated|divider|divider|StageOut[25]~55_combout ))

	.dataa(\U_UART|Mod3|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\U_UART|Mod3|auto_generated|divider|divider|StageOut[26]~52_combout ) # 
// (\U_UART|Mod3|auto_generated|divider|divider|StageOut[26]~53_combout )))) # (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\U_UART|Mod3|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// (!\U_UART|Mod3|auto_generated|divider|divider|StageOut[26]~53_combout )))
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\U_UART|Mod3|auto_generated|divider|divider|StageOut[26]~52_combout  & (!\U_UART|Mod3|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// !\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\U_UART|Mod3|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\U_UART|Mod3|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// (\U_UART|Mod3|auto_generated|divider|divider|StageOut[27]~51_combout )))) # (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\U_UART|Mod3|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// (\U_UART|Mod3|auto_generated|divider|divider|StageOut[27]~51_combout )))))
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\U_UART|Mod3|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// (\U_UART|Mod3|auto_generated|divider|divider|StageOut[27]~51_combout ))))

	.dataa(\U_UART|Mod3|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\U_UART|Mod3|auto_generated|divider|divider|StageOut[28]~50_combout  & (!\U_UART|Mod3|auto_generated|divider|divider|StageOut[28]~65_combout  & 
// !\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\U_UART|Mod3|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 (
	.portawe(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.clk0(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.ena0(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U_Data_Processing|FIFO_IN_REG [9]}),
	.portaaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .clk0_core_clock_enable = "ena0";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .data_interleave_offset_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .data_interleave_width_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .logical_ram_name = "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|altsyncram_nru:fifo_ram|ALTSYNCRAM";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .operation_mode = "dual_port";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_byte_enable_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_first_bit_number = 9;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_address_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_first_bit_number = 9;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_read_enable_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\U_UART|Mod3|auto_generated|divider|divider|StageOut[30]~59_combout ) # (\U_UART|Mod3|auto_generated|divider|divider|StageOut[30]~58_combout )))
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\U_UART|Mod3|auto_generated|divider|divider|StageOut[30]~59_combout ) # (\U_UART|Mod3|auto_generated|divider|divider|StageOut[30]~58_combout ))

	.dataa(\U_UART|Mod3|auto_generated|divider|divider|StageOut[30]~59_combout ),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|StageOut[30]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~56_combout ) # 
// (\U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~57_combout )))) # (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~56_combout  & 
// (!\U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~57_combout )))
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~56_combout  & (!\U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~57_combout  & 
// !\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~56_combout ),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~61_combout ) # 
// (\U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~70_combout )))) # (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~61_combout ) # 
// (\U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~70_combout )))))
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~61_combout ) # 
// (\U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~70_combout ))))

	.dataa(\U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~61_combout ),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\U_UART|Mod3|auto_generated|divider|divider|StageOut[33]~60_combout  & (!\U_UART|Mod3|auto_generated|divider|divider|StageOut[33]~66_combout  & 
// !\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\U_UART|Mod3|auto_generated|divider|divider|StageOut[33]~60_combout ),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [11] $ (VCC)
// \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [11])

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h33CC;
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12] & (\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & VCC)) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12] & (!\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))
// \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12] & !\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hC303;
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [13] & ((GND) # (!\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [13] & (\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3  $ (GND)))
// \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [13]) # (!\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'h3CCF;
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14] & (!\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14] & ((\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (GND)))
// \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY((!\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14]))

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h3C3F;
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [15] & (\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  $ (GND))) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [15] & (!\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  & VCC))
// \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9  = CARRY((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [15] & !\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ));
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hA50A;
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ),
	.combout(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [3] $ (VCC)
// \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [3])

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h33CC;
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4] & (\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & VCC)) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4] & (!\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))
// \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4] & !\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hA505;
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [5] & ((GND) # (!\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [5] & (\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3  $ (GND)))
// \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [5]) # (!\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'h3CCF;
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6] & (!\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6] & ((\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (GND)))
// \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY((!\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6]))

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h3C3F;
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [7] & (\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7  $ (GND))) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [7] & (!\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7  & VCC))
// \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9  = CARRY((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [7] & !\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ))

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ));
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hC30C;
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ),
	.combout(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout  = CARRY((\U_UART|Div2|auto_generated|divider|divider|StageOut[30]~60_combout ) # (\U_UART|Div2|auto_generated|divider|divider|StageOut[30]~61_combout ))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.datab(\U_UART|Div2|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ));
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  = CARRY((!\U_UART|Div2|auto_generated|divider|divider|StageOut[31]~59_combout  & (!\U_UART|Div2|auto_generated|divider|divider|StageOut[31]~58_combout  & 
// !\U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout )))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.datab(\U_UART|Div2|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ),
	.combout(),
	.cout(\U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ));
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .lut_mask = 16'h0001;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout  = CARRY((!\U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  & ((\U_UART|Div2|auto_generated|divider|divider|StageOut[32]~57_combout ) # 
// (\U_UART|Div2|auto_generated|divider|divider|StageOut[32]~67_combout ))))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.datab(\U_UART|Div2|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ),
	.combout(),
	.cout(\U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ));
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .lut_mask = 16'h000E;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\U_UART|Div2|auto_generated|divider|divider|StageOut[33]~56_combout  & (!\U_UART|Div2|auto_generated|divider|divider|StageOut[33]~63_combout  & 
// !\U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout )))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.datab(\U_UART|Div2|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ),
	.combout(),
	.cout(\U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N28
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~10 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout  = !\U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.clk0(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.ena0(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U_Data_Processing|FIFO_IN_REG [0]}),
	.portaaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|altsyncram_nru:fifo_ram|ALTSYNCRAM";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout  = CARRY((\U_UART|Div5|auto_generated|divider|divider|StageOut[30]~61_combout ) # (\U_UART|Div5|auto_generated|divider|divider|StageOut[30]~60_combout ))

	.dataa(\U_UART|Div5|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.datab(\U_UART|Div5|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ));
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  = CARRY((!\U_UART|Div5|auto_generated|divider|divider|StageOut[31]~59_combout  & (!\U_UART|Div5|auto_generated|divider|divider|StageOut[31]~58_combout  & 
// !\U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout )))

	.dataa(\U_UART|Div5|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.datab(\U_UART|Div5|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ),
	.combout(),
	.cout(\U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ));
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .lut_mask = 16'h0001;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout  = CARRY((!\U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  & ((\U_UART|Div5|auto_generated|divider|divider|StageOut[32]~57_combout ) # 
// (\U_UART|Div5|auto_generated|divider|divider|StageOut[32]~67_combout ))))

	.dataa(\U_UART|Div5|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.datab(\U_UART|Div5|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ),
	.combout(),
	.cout(\U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ));
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .lut_mask = 16'h000E;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\U_UART|Div5|auto_generated|divider|divider|StageOut[33]~56_combout  & (!\U_UART|Div5|auto_generated|divider|divider|StageOut[33]~63_combout  & 
// !\U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout )))

	.dataa(\U_UART|Div5|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.datab(\U_UART|Div5|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ),
	.combout(),
	.cout(\U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[0]~10 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout  = !\U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 (
	.portawe(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.clk0(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.ena0(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U_Data_Processing|FIFO_IN_REG [8]}),
	.portaaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1],
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b [12],\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .clk0_core_clock_enable = "ena0";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .data_interleave_offset_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .data_interleave_width_in_bits = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .logical_ram_name = "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|altsyncram_nru:fifo_ram|ALTSYNCRAM";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .operation_mode = "dual_port";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_byte_enable_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_first_bit_number = 8;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_address_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_address_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_address_width = 13;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_data_out_clear = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_data_out_clock = "none";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_data_width = 1;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_first_address = 0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_first_bit_number = 8;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_last_address = 8191;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_logical_ram_depth = 8192;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_logical_ram_width = 16;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_read_enable_clock = "clock1";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout  = CARRY((\U_UART|Div1|auto_generated|divider|divider|StageOut[49]~11_combout ) # (\U_UART|Div1|auto_generated|divider|divider|StageOut[49]~10_combout ))

	.dataa(\U_UART|Div1|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.datab(\U_UART|Div1|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ));
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 .lut_mask = 16'h00EE;
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout  = CARRY((!\U_UART|Div1|auto_generated|divider|divider|StageOut[50]~9_combout  & (!\U_UART|Div1|auto_generated|divider|divider|StageOut[50]~8_combout  & 
// !\U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout )))

	.dataa(\U_UART|Div1|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.datab(\U_UART|Div1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ),
	.combout(),
	.cout(\U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ));
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 .lut_mask = 16'h0001;
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout  = CARRY((\U_UART|Div1|auto_generated|divider|divider|StageOut[51]~7_combout ) # ((\U_UART|Div1|auto_generated|divider|divider|StageOut[51]~6_combout ) # 
// (!\U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout )))

	.dataa(\U_UART|Div1|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datab(\U_UART|Div1|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ),
	.combout(),
	.cout(\U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ));
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 .lut_mask = 16'h00EF;
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N22
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout  = CARRY(((!\U_UART|Div1|auto_generated|divider|divider|StageOut[52]~4_combout  & !\U_UART|Div1|auto_generated|divider|divider|StageOut[52]~5_combout )) # 
// (!\U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ))

	.dataa(\U_UART|Div1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datab(\U_UART|Div1|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ),
	.combout(),
	.cout(\U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ));
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 .lut_mask = 16'h001F;
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout  = CARRY((!\U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout  & ((\U_UART|Div1|auto_generated|divider|divider|StageOut[53]~3_combout ) # 
// (\U_UART|Div1|auto_generated|divider|divider|StageOut[53]~2_combout ))))

	.dataa(\U_UART|Div1|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.datab(\U_UART|Div1|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ),
	.combout(),
	.cout(\U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ));
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .lut_mask = 16'h000E;
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N26
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout  = CARRY((!\U_UART|Div1|auto_generated|divider|divider|StageOut[54]~1_combout  & (!\U_UART|Div1|auto_generated|divider|divider|StageOut[54]~0_combout  & 
// !\U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout )))

	.dataa(\U_UART|Div1|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.datab(\U_UART|Div1|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ),
	.combout(),
	.cout(\U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ));
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .lut_mask = 16'h0001;
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N28
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  = \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ),
	.combout(\U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout  = CARRY((\U_UART|Div4|auto_generated|divider|divider|StageOut[49]~11_combout ) # (\U_UART|Div4|auto_generated|divider|divider|StageOut[49]~10_combout ))

	.dataa(\U_UART|Div4|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.datab(\U_UART|Div4|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ));
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1 .lut_mask = 16'h00EE;
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout  = CARRY((!\U_UART|Div4|auto_generated|divider|divider|StageOut[50]~9_combout  & (!\U_UART|Div4|auto_generated|divider|divider|StageOut[50]~8_combout  & 
// !\U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout )))

	.dataa(\U_UART|Div4|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.datab(\U_UART|Div4|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ),
	.combout(),
	.cout(\U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ));
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3 .lut_mask = 16'h0001;
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout  = CARRY((\U_UART|Div4|auto_generated|divider|divider|StageOut[51]~6_combout ) # ((\U_UART|Div4|auto_generated|divider|divider|StageOut[51]~7_combout ) # 
// (!\U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout )))

	.dataa(\U_UART|Div4|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.datab(\U_UART|Div4|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ),
	.combout(),
	.cout(\U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ));
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5 .lut_mask = 16'h00EF;
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout  = CARRY(((!\U_UART|Div4|auto_generated|divider|divider|StageOut[52]~5_combout  & !\U_UART|Div4|auto_generated|divider|divider|StageOut[52]~4_combout )) # 
// (!\U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ))

	.dataa(\U_UART|Div4|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.datab(\U_UART|Div4|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ),
	.combout(),
	.cout(\U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ));
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7 .lut_mask = 16'h001F;
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout  = CARRY((!\U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout  & ((\U_UART|Div4|auto_generated|divider|divider|StageOut[53]~3_combout ) # 
// (\U_UART|Div4|auto_generated|divider|divider|StageOut[53]~2_combout ))))

	.dataa(\U_UART|Div4|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.datab(\U_UART|Div4|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ),
	.combout(),
	.cout(\U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ));
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .lut_mask = 16'h000E;
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout  = CARRY((!\U_UART|Div4|auto_generated|divider|divider|StageOut[54]~1_combout  & (!\U_UART|Div4|auto_generated|divider|divider|StageOut[54]~0_combout  & 
// !\U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout )))

	.dataa(\U_UART|Div4|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.datab(\U_UART|Div4|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ),
	.combout(),
	.cout(\U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ));
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .lut_mask = 16'h0001;
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  = \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ),
	.combout(\U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N1
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos[3] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.sload(gnd),
	.ena(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos[3] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N3
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos[1] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Add1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.sload(gnd),
	.ena(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos[1] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N13
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos[2] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.sload(gnd),
	.ena(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos[2] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~0_combout  = \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [0] $ (GND)
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~1  = CARRY(!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [0])

	.dataa(gnd),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~0_combout ),
	.cout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~1 ));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~0 .lut_mask = 16'hCC33;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~2 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~2_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [1] & (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~1 )) # (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [1] & 
// ((\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~1 ) # (GND)))
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~3  = CARRY((!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~1 ) # (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [1]))

	.dataa(gnd),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~1 ),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~2_combout ),
	.cout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~3 ));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~2 .lut_mask = 16'h3C3F;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~4 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~4_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [2] & (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~3  $ (GND))) # (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [2] & 
// (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~3  & VCC))
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~5  = CARRY((\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [2] & !\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~3 ))

	.dataa(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~3 ),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~4_combout ),
	.cout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~5 ));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~4 .lut_mask = 16'hA50A;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~6 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~6_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [3] & (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~5 )) # (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [3] & 
// ((\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~5 ) # (GND)))
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~7  = CARRY((!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~5 ) # (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [3]))

	.dataa(gnd),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~5 ),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~6_combout ),
	.cout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~7 ));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~6 .lut_mask = 16'h3C3F;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~8 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~8_combout  = \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~7  $ (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [4]),
	.cin(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~7 ),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~8 .lut_mask = 16'hF00F;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~1 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~1_cout  = CARRY((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [0]) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [0]))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [0]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~1 .lut_mask = 16'h00DD;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~2 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~2_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [1] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [1] & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~1_cout )) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [1] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~1_cout ) # (GND))))) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [1] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [1] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~1_cout  & VCC)) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [1] & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~1_cout ))))
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~3  = CARRY((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [1] & ((!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~1_cout ) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [1]))) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [1] & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [1] & 
// !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~1_cout )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [1]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~1_cout ),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~2_combout ),
	.cout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~2 .lut_mask = 16'h692B;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~4 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~4_combout  = ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [2] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [2] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~3 )))) # (GND)
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~5  = CARRY((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [2] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [2] & 
// !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~3 )) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [2] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [2]) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~3 ))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [2]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~3 ),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~4_combout ),
	.cout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~4 .lut_mask = 16'h964D;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~6 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~6_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [3] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [3] & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~5 )) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [3] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~5  & VCC)))) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [3] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [3] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~5 ) # (GND))) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [3] & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~5 ))))
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~7  = CARRY((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [3] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [3] & 
// !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~5 )) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [3] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [3]) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~5 ))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [3]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~5 ),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~6_combout ),
	.cout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~6 .lut_mask = 16'h694D;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~8 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~8_combout  = ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [4] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [4] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~7 )))) # (GND)
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~9  = CARRY((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [4] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [4] & 
// !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~7 )) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [4] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [4]) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~7 ))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [4]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~7 ),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~8_combout ),
	.cout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~8 .lut_mask = 16'h964D;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~10 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~10_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [5] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [5] & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~9 )) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [5] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~9  & VCC)))) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [5] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [5] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~9 ) # (GND))) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [5] & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~9 ))))
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~11  = CARRY((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [5] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [5] & 
// !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~9 )) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [5] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [5]) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~9 ))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [5]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~9 ),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~10_combout ),
	.cout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~10 .lut_mask = 16'h694D;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~12 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~12_combout  = ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [6] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [6] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~11 )))) # (GND)
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~13  = CARRY((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [6] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [6] & 
// !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~11 )) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [6] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [6]) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~11 ))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [6]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~11 ),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~12_combout ),
	.cout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~12 .lut_mask = 16'h964D;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~14 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~14_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [7] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [7] & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~13 )) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [7] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~13 ) # (GND))))) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [7] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [7] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~13  & VCC)) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [7] & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~13 ))))
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~15  = CARRY((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [7] & ((!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~13 ) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [7]))) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [7] & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [7] & 
// !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~13 )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [7]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~13 ),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~14_combout ),
	.cout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~14 .lut_mask = 16'h692B;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~16 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~16_combout  = ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [8] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [8] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~15 )))) # (GND)
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~17  = CARRY((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [8] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [8] & 
// !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~15 )) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [8] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [8]) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~15 ))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [8]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~15 ),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~16_combout ),
	.cout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~16 .lut_mask = 16'h964D;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~18 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~18_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [9] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [9] & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~17 )) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [9] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~17  & VCC)))) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [9] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [9] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~17 ) # (GND))) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [9] & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~17 ))))
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~19  = CARRY((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [9] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [9] & 
// !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~17 )) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [9] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [9]) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~17 ))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [9]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~17 ),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~18_combout ),
	.cout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~18 .lut_mask = 16'h694D;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~20 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~20_combout  = ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [10] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [10] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~19 )))) # (GND)
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~21  = CARRY((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [10] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [10] & 
// !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~19 )) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [10] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [10]) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~19 ))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [10]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~19 ),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~20_combout ),
	.cout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~20 .lut_mask = 16'h964D;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~22 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~22_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [11] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [11] & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~21 )) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [11] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~21 ) # (GND))))) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [11] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [11] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~21  & VCC)) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [11] & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~21 ))))
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~23  = CARRY((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [11] & ((!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~21 ) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [11]))) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [11] & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [11] & 
// !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~21 )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [11]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~21 ),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~22_combout ),
	.cout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~22 .lut_mask = 16'h692B;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~24 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~24_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [12] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~23  $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [12]))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [12]),
	.cin(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~23 ),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~24_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~24 .lut_mask = 16'hA55A;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
cycloneive_lcell_comb \U_Data_Processing|Add1~12 (
// Equation(s):
// \U_Data_Processing|Add1~12_combout  = (\U_Data_Processing|cnt_cnt [16] & (\U_Data_Processing|Add1~11  $ (GND))) # (!\U_Data_Processing|cnt_cnt [16] & (!\U_Data_Processing|Add1~11  & VCC))
// \U_Data_Processing|Add1~13  = CARRY((\U_Data_Processing|cnt_cnt [16] & !\U_Data_Processing|Add1~11 ))

	.dataa(\U_Data_Processing|cnt_cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add1~11 ),
	.combout(\U_Data_Processing|Add1~12_combout ),
	.cout(\U_Data_Processing|Add1~13 ));
// synopsys translate_off
defparam \U_Data_Processing|Add1~12 .lut_mask = 16'hA50A;
defparam \U_Data_Processing|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N8
cycloneive_lcell_comb \U_Data_Processing|Add2~0 (
// Equation(s):
// \U_Data_Processing|Add2~0_combout  = (\U_Data_Processing|cnt_cnt [10] & (\U_Data_Processing|cnt [10] $ (VCC))) # (!\U_Data_Processing|cnt_cnt [10] & ((\U_Data_Processing|cnt [10]) # (GND)))
// \U_Data_Processing|Add2~1  = CARRY((\U_Data_Processing|cnt [10]) # (!\U_Data_Processing|cnt_cnt [10]))

	.dataa(\U_Data_Processing|cnt_cnt [10]),
	.datab(\U_Data_Processing|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_Data_Processing|Add2~0_combout ),
	.cout(\U_Data_Processing|Add2~1 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~0 .lut_mask = 16'h66DD;
defparam \U_Data_Processing|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N12
cycloneive_lcell_comb \U_Data_Processing|Add2~4 (
// Equation(s):
// \U_Data_Processing|Add2~4_combout  = ((\U_Data_Processing|cnt [12] $ (\U_Data_Processing|cnt_cnt [12] $ (\U_Data_Processing|Add2~3 )))) # (GND)
// \U_Data_Processing|Add2~5  = CARRY((\U_Data_Processing|cnt [12] & ((!\U_Data_Processing|Add2~3 ) # (!\U_Data_Processing|cnt_cnt [12]))) # (!\U_Data_Processing|cnt [12] & (!\U_Data_Processing|cnt_cnt [12] & !\U_Data_Processing|Add2~3 )))

	.dataa(\U_Data_Processing|cnt [12]),
	.datab(\U_Data_Processing|cnt_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add2~3 ),
	.combout(\U_Data_Processing|Add2~4_combout ),
	.cout(\U_Data_Processing|Add2~5 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~4 .lut_mask = 16'h962B;
defparam \U_Data_Processing|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N18
cycloneive_lcell_comb \U_Data_Processing|Add2~10 (
// Equation(s):
// \U_Data_Processing|Add2~10_combout  = (\U_Data_Processing|cnt [15] & ((\U_Data_Processing|cnt_cnt [15] & (!\U_Data_Processing|Add2~9 )) # (!\U_Data_Processing|cnt_cnt [15] & (\U_Data_Processing|Add2~9  & VCC)))) # (!\U_Data_Processing|cnt [15] & 
// ((\U_Data_Processing|cnt_cnt [15] & ((\U_Data_Processing|Add2~9 ) # (GND))) # (!\U_Data_Processing|cnt_cnt [15] & (!\U_Data_Processing|Add2~9 ))))
// \U_Data_Processing|Add2~11  = CARRY((\U_Data_Processing|cnt [15] & (\U_Data_Processing|cnt_cnt [15] & !\U_Data_Processing|Add2~9 )) # (!\U_Data_Processing|cnt [15] & ((\U_Data_Processing|cnt_cnt [15]) # (!\U_Data_Processing|Add2~9 ))))

	.dataa(\U_Data_Processing|cnt [15]),
	.datab(\U_Data_Processing|cnt_cnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add2~9 ),
	.combout(\U_Data_Processing|Add2~10_combout ),
	.cout(\U_Data_Processing|Add2~11 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~10 .lut_mask = 16'h694D;
defparam \U_Data_Processing|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
cycloneive_lcell_comb \U_Data_Processing|Add2~22 (
// Equation(s):
// \U_Data_Processing|Add2~22_combout  = (\U_Data_Processing|cnt_cnt [21] & ((\U_Data_Processing|cnt [21] & (!\U_Data_Processing|Add2~21 )) # (!\U_Data_Processing|cnt [21] & ((\U_Data_Processing|Add2~21 ) # (GND))))) # (!\U_Data_Processing|cnt_cnt [21] & 
// ((\U_Data_Processing|cnt [21] & (\U_Data_Processing|Add2~21  & VCC)) # (!\U_Data_Processing|cnt [21] & (!\U_Data_Processing|Add2~21 ))))
// \U_Data_Processing|Add2~23  = CARRY((\U_Data_Processing|cnt_cnt [21] & ((!\U_Data_Processing|Add2~21 ) # (!\U_Data_Processing|cnt [21]))) # (!\U_Data_Processing|cnt_cnt [21] & (!\U_Data_Processing|cnt [21] & !\U_Data_Processing|Add2~21 )))

	.dataa(\U_Data_Processing|cnt_cnt [21]),
	.datab(\U_Data_Processing|cnt [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add2~21 ),
	.combout(\U_Data_Processing|Add2~22_combout ),
	.cout(\U_Data_Processing|Add2~23 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~22 .lut_mask = 16'h692B;
defparam \U_Data_Processing|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N2
cycloneive_lcell_comb \U_Data_Processing|Add2~26 (
// Equation(s):
// \U_Data_Processing|Add2~26_combout  = (\U_Data_Processing|cnt_cnt [23] & ((\U_Data_Processing|cnt [23] & (!\U_Data_Processing|Add2~25 )) # (!\U_Data_Processing|cnt [23] & ((\U_Data_Processing|Add2~25 ) # (GND))))) # (!\U_Data_Processing|cnt_cnt [23] & 
// ((\U_Data_Processing|cnt [23] & (\U_Data_Processing|Add2~25  & VCC)) # (!\U_Data_Processing|cnt [23] & (!\U_Data_Processing|Add2~25 ))))
// \U_Data_Processing|Add2~27  = CARRY((\U_Data_Processing|cnt_cnt [23] & ((!\U_Data_Processing|Add2~25 ) # (!\U_Data_Processing|cnt [23]))) # (!\U_Data_Processing|cnt_cnt [23] & (!\U_Data_Processing|cnt [23] & !\U_Data_Processing|Add2~25 )))

	.dataa(\U_Data_Processing|cnt_cnt [23]),
	.datab(\U_Data_Processing|cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add2~25 ),
	.combout(\U_Data_Processing|Add2~26_combout ),
	.cout(\U_Data_Processing|Add2~27 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~26 .lut_mask = 16'h692B;
defparam \U_Data_Processing|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N4
cycloneive_lcell_comb \U_Data_Processing|Add2~28 (
// Equation(s):
// \U_Data_Processing|Add2~28_combout  = ((\U_Data_Processing|cnt_cnt [24] $ (\U_Data_Processing|cnt [24] $ (\U_Data_Processing|Add2~27 )))) # (GND)
// \U_Data_Processing|Add2~29  = CARRY((\U_Data_Processing|cnt_cnt [24] & (\U_Data_Processing|cnt [24] & !\U_Data_Processing|Add2~27 )) # (!\U_Data_Processing|cnt_cnt [24] & ((\U_Data_Processing|cnt [24]) # (!\U_Data_Processing|Add2~27 ))))

	.dataa(\U_Data_Processing|cnt_cnt [24]),
	.datab(\U_Data_Processing|cnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add2~27 ),
	.combout(\U_Data_Processing|Add2~28_combout ),
	.cout(\U_Data_Processing|Add2~29 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~28 .lut_mask = 16'h964D;
defparam \U_Data_Processing|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N6
cycloneive_lcell_comb \U_Data_Processing|Add2~30 (
// Equation(s):
// \U_Data_Processing|Add2~30_combout  = (\U_Data_Processing|cnt [25] & ((\U_Data_Processing|cnt_cnt [25] & (!\U_Data_Processing|Add2~29 )) # (!\U_Data_Processing|cnt_cnt [25] & (\U_Data_Processing|Add2~29  & VCC)))) # (!\U_Data_Processing|cnt [25] & 
// ((\U_Data_Processing|cnt_cnt [25] & ((\U_Data_Processing|Add2~29 ) # (GND))) # (!\U_Data_Processing|cnt_cnt [25] & (!\U_Data_Processing|Add2~29 ))))
// \U_Data_Processing|Add2~31  = CARRY((\U_Data_Processing|cnt [25] & (\U_Data_Processing|cnt_cnt [25] & !\U_Data_Processing|Add2~29 )) # (!\U_Data_Processing|cnt [25] & ((\U_Data_Processing|cnt_cnt [25]) # (!\U_Data_Processing|Add2~29 ))))

	.dataa(\U_Data_Processing|cnt [25]),
	.datab(\U_Data_Processing|cnt_cnt [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add2~29 ),
	.combout(\U_Data_Processing|Add2~30_combout ),
	.cout(\U_Data_Processing|Add2~31 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~30 .lut_mask = 16'h694D;
defparam \U_Data_Processing|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N8
cycloneive_lcell_comb \U_Data_Processing|Add2~32 (
// Equation(s):
// \U_Data_Processing|Add2~32_combout  = ((\U_Data_Processing|cnt_cnt [26] $ (\U_Data_Processing|cnt [26] $ (\U_Data_Processing|Add2~31 )))) # (GND)
// \U_Data_Processing|Add2~33  = CARRY((\U_Data_Processing|cnt_cnt [26] & (\U_Data_Processing|cnt [26] & !\U_Data_Processing|Add2~31 )) # (!\U_Data_Processing|cnt_cnt [26] & ((\U_Data_Processing|cnt [26]) # (!\U_Data_Processing|Add2~31 ))))

	.dataa(\U_Data_Processing|cnt_cnt [26]),
	.datab(\U_Data_Processing|cnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add2~31 ),
	.combout(\U_Data_Processing|Add2~32_combout ),
	.cout(\U_Data_Processing|Add2~33 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~32 .lut_mask = 16'h964D;
defparam \U_Data_Processing|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
cycloneive_lcell_comb \U_Data_Processing|Add2~36 (
// Equation(s):
// \U_Data_Processing|Add2~36_combout  = ((\U_Data_Processing|cnt_cnt [28] $ (\U_Data_Processing|cnt [28] $ (\U_Data_Processing|Add2~35 )))) # (GND)
// \U_Data_Processing|Add2~37  = CARRY((\U_Data_Processing|cnt_cnt [28] & (\U_Data_Processing|cnt [28] & !\U_Data_Processing|Add2~35 )) # (!\U_Data_Processing|cnt_cnt [28] & ((\U_Data_Processing|cnt [28]) # (!\U_Data_Processing|Add2~35 ))))

	.dataa(\U_Data_Processing|cnt_cnt [28]),
	.datab(\U_Data_Processing|cnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add2~35 ),
	.combout(\U_Data_Processing|Add2~36_combout ),
	.cout(\U_Data_Processing|Add2~37 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~36 .lut_mask = 16'h964D;
defparam \U_Data_Processing|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N20
cycloneive_lcell_comb \U_Data_Processing|Add2~44 (
// Equation(s):
// \U_Data_Processing|Add2~44_combout  = \U_Data_Processing|Add2~43  $ (GND)
// \U_Data_Processing|Add2~45  = CARRY(!\U_Data_Processing|Add2~43 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add2~43 ),
	.combout(\U_Data_Processing|Add2~44_combout ),
	.cout(\U_Data_Processing|Add2~45 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~44 .lut_mask = 16'hF00F;
defparam \U_Data_Processing|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N22
cycloneive_lcell_comb \U_Data_Processing|Add2~46 (
// Equation(s):
// \U_Data_Processing|Add2~46_combout  = !\U_Data_Processing|Add2~45 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_Data_Processing|Add2~45 ),
	.combout(\U_Data_Processing|Add2~46_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|Add2~46 .lut_mask = 16'h0F0F;
defparam \U_Data_Processing|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y10_N11
dffeas \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[2] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[2] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~0_combout  = (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout  & ((\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA~q ) # (\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_START~q )))

	.dataa(gnd),
	.datab(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA~q ),
	.datac(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_START~q ),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~0 .lut_mask = 16'h00FC;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N9
dffeas \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[6] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART|UART_DATA_TEXT|din_r [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[6] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N5
dffeas \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[5] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART|UART_DATA_TEXT|din_r [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[5] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N23
dffeas \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N1
dffeas \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[4] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[4] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~0_combout  = (\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [0] & ((\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [1]) # ((\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [5])))) # (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos 
// [0] & (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [1] & ((\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [4]))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [0]),
	.datab(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [1]),
	.datac(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [5]),
	.datad(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [4]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~0 .lut_mask = 16'hB9A8;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N3
dffeas \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~1 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~1_combout  = (\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [1] & ((\U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~0_combout  & ((\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [7]))) # 
// (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~0_combout  & (\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [6])))) # (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [1] & (\U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~0_combout ))

	.dataa(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [1]),
	.datab(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~0_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [6]),
	.datad(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [7]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~1 .lut_mask = 16'hEC64;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N29
dffeas \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[2] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[2] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N7
dffeas \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[1] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART|UART_DATA_TEXT|din_r [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[1] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N25
dffeas \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[0] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART|UART_DATA_TEXT|din_r [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[0] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~2 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~2_combout  = (\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [0] & (((\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [1]) # (\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [1])))) # (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos 
// [0] & (\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [0] & ((!\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [1]))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [0]),
	.datab(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [0]),
	.datac(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [1]),
	.datad(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [1]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~2 .lut_mask = 16'hAAE4;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N11
dffeas \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[3] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART|UART_DATA_TEXT|din_r [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[3] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~3 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~3_combout  = (\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [1] & ((\U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~2_combout  & ((\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [3]))) # 
// (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~2_combout  & (\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [2])))) # (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [1] & (((\U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~2_combout ))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [1]),
	.datab(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [2]),
	.datac(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data [3]),
	.datad(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~2_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~3 .lut_mask = 16'hF588;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~2 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~2_combout  = (\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA~q  & ((\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [2] & ((\U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~1_combout ))) # 
// (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [2] & (\U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~3_combout ))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [2]),
	.datab(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~3_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Mux0~1_combout ),
	.datad(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA~q ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~2 .lut_mask = 16'hE400;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N13
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector2~1 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector2~1_combout  = (\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA~q  & (((\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE~q  & !\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout )) # 
// (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~1_combout )))

	.dataa(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~1_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA~q ),
	.datac(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE~q ),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector2~1 .lut_mask = 16'h44C4;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal3~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal3~0_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [7] & (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [5] & (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [8] & 
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [4])))

	.dataa(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [7]),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [5]),
	.datac(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [8]),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [4]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal3~0 .lut_mask = 16'h8000;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N29
dffeas \U_UART|UART_DATA_TEXT|din_r[6] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|din_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART|UART_DATA_TEXT|din_r[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|din_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r[6] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|din_r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N15
dffeas \U_UART|UART_DATA_TEXT|din_r[5] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|din_r~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART|UART_DATA_TEXT|din_r[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|din_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r[5] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|din_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0]~2 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0]~2_combout  = (\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0]~0_combout  & (\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [0])) # (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0]~0_combout  & 
// (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [0] & \U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA~q ))

	.dataa(gnd),
	.datab(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0]~0_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [0]),
	.datad(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA~q ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0]~2 .lut_mask = 16'hC3C0;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N9
dffeas \U_UART|UART_DATA_TEXT|din_r[4] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|din_r~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART|UART_DATA_TEXT|din_r[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|din_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r[4] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|din_r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N3
dffeas \U_UART|UART_DATA_TEXT|din_r[7] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|din_r~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART|UART_DATA_TEXT|din_r[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|din_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r[7] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|din_r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N21
dffeas \U_UART|UART_DATA_TEXT|din_r[2] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|din_r~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART|UART_DATA_TEXT|din_r[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|din_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r[2] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|din_r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N7
dffeas \U_UART|UART_DATA_TEXT|din_r[1] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|din_r~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART|UART_DATA_TEXT|din_r[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|din_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r[1] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|din_r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N1
dffeas \U_UART|UART_DATA_TEXT|din_r[0] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|din_r~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART|UART_DATA_TEXT|din_r[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|din_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r[0] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|din_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N27
dffeas \U_UART|UART_DATA_TEXT|din_r[3] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|din_r~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART|UART_DATA_TEXT|din_r[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|din_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r[3] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|din_r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N7
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N31
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N17
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[6] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[6] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~0_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q  & \U_UART|UART_DATA_TEXT|UART_RX_DATA|data [6])

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [6]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~0 .lut_mask = 16'hAA00;
defparam \U_UART|UART_DATA_TEXT|din_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r[7]~1 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r[7]~1_combout  = (\U_UART|WR_EN~q ) # (\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|WR_EN~q ),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r[7]~1 .lut_mask = 16'hFFF0;
defparam \U_UART|UART_DATA_TEXT|din_r[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N19
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[5] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[5] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N9
dffeas \U_UART|i[2] (
	.clk(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE~clkctrl_outclk ),
	.d(\U_UART|i[2]~0_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|i[2] .is_wysiwyg = "true";
defparam \U_UART|i[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N3
dffeas \U_UART|i[1] (
	.clk(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE~clkctrl_outclk ),
	.d(\U_UART|i[1]~1_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|i[1] .is_wysiwyg = "true";
defparam \U_UART|i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~2 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~2_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q  & (((\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [5])))) # (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q  & (((!\U_UART|i [2])) # (!\U_UART|i [1])))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q ),
	.datab(\U_UART|i [1]),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [5]),
	.datad(\U_UART|i [2]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~2 .lut_mask = 16'hB1F5;
defparam \U_UART|UART_DATA_TEXT|din_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N5
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[4] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[4] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~3 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~3_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q  & (((\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [4])))) # (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q  & (((!\U_UART|i [2])) # (!\U_UART|i [1])))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q ),
	.datab(\U_UART|i [1]),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [4]),
	.datad(\U_UART|i [2]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~3 .lut_mask = 16'hB1F5;
defparam \U_UART|UART_DATA_TEXT|din_r~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N23
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[7] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[7] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~4 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~4_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [7] & \U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [7]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~4 .lut_mask = 16'hF000;
defparam \U_UART|UART_DATA_TEXT|din_r~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N1
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[2] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[2] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N3
dffeas \U_UART|arry[12][2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_UART|Mod2|auto_generated|divider|divider|StageOut[37]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U_UART|FIFO_RD_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|arry[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|arry[12][2] .is_wysiwyg = "true";
defparam \U_UART|arry[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N21
dffeas \U_UART|i[3] (
	.clk(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE~clkctrl_outclk ),
	.d(\U_UART|i[3]~2_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|i[3] .is_wysiwyg = "true";
defparam \U_UART|i[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N17
dffeas \U_UART|arry[5][2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_UART|Mod7|auto_generated|divider|divider|StageOut[37]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U_UART|FIFO_RD_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|arry[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|arry[5][2] .is_wysiwyg = "true";
defparam \U_UART|arry[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N7
dffeas \U_UART|i[0] (
	.clk(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE~clkctrl_outclk ),
	.d(\U_UART|i[0]~3_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|i[0] .is_wysiwyg = "true";
defparam \U_UART|i[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N19
dffeas \U_UART|arry[4][2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_UART|Mod6|auto_generated|divider|divider|StageOut[37]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U_UART|FIFO_RD_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|arry[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|arry[4][2] .is_wysiwyg = "true";
defparam \U_UART|arry[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~5 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~5_combout  = (\U_UART|i [0] & ((\U_UART|i [3]) # ((\U_UART|arry[5][2]~q )))) # (!\U_UART|i [0] & (!\U_UART|i [3] & ((\U_UART|arry[4][2]~q ))))

	.dataa(\U_UART|i [0]),
	.datab(\U_UART|i [3]),
	.datac(\U_UART|arry[5][2]~q ),
	.datad(\U_UART|arry[4][2]~q ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~5 .lut_mask = 16'hB9A8;
defparam \U_UART|UART_DATA_TEXT|din_r~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N1
dffeas \U_UART|arry[13][2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_UART|Mod3|auto_generated|divider|divider|StageOut[37]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U_UART|FIFO_RD_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|arry[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|arry[13][2] .is_wysiwyg = "true";
defparam \U_UART|arry[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~6 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~6_combout  = (\U_UART|UART_DATA_TEXT|din_r~5_combout  & (((\U_UART|arry[13][2]~q ) # (!\U_UART|i [3])))) # (!\U_UART|UART_DATA_TEXT|din_r~5_combout  & (\U_UART|arry[12][2]~q  & ((\U_UART|i [3]))))

	.dataa(\U_UART|arry[12][2]~q ),
	.datab(\U_UART|UART_DATA_TEXT|din_r~5_combout ),
	.datac(\U_UART|arry[13][2]~q ),
	.datad(\U_UART|i [3]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~6 .lut_mask = 16'hE2CC;
defparam \U_UART|UART_DATA_TEXT|din_r~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~7 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~7_combout  = (\U_UART|i [1] & ((!\U_UART|i [0]))) # (!\U_UART|i [1] & (\U_UART|UART_DATA_TEXT|din_r~6_combout ))

	.dataa(\U_UART|UART_DATA_TEXT|din_r~6_combout ),
	.datab(gnd),
	.datac(\U_UART|i [1]),
	.datad(\U_UART|i [0]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~7 .lut_mask = 16'h0AFA;
defparam \U_UART|UART_DATA_TEXT|din_r~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~8 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~8_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q  & (((\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [2])))) # (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q  & (\U_UART|UART_DATA_TEXT|din_r~7_combout  & ((\U_UART|i [2]))))

	.dataa(\U_UART|UART_DATA_TEXT|din_r~7_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [2]),
	.datad(\U_UART|i [2]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~8 .lut_mask = 16'hE2C0;
defparam \U_UART|UART_DATA_TEXT|din_r~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r[1]~9 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r[1]~9_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q ) # (\U_UART|i [2])

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|i [2]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r[1]~9 .lut_mask = 16'hFFAA;
defparam \U_UART|UART_DATA_TEXT|din_r[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~10 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~10_combout  = (\U_UART|UART_DATA_TEXT|din_r~8_combout  & ((\U_UART|UART_DATA_TEXT|din_r[1]~9_combout ) # ((\U_UART|i [0] & \U_UART|i [1]))))

	.dataa(\U_UART|i [0]),
	.datab(\U_UART|UART_DATA_TEXT|din_r[1]~9_combout ),
	.datac(\U_UART|UART_DATA_TEXT|din_r~8_combout ),
	.datad(\U_UART|i [1]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~10 .lut_mask = 16'hE0C0;
defparam \U_UART|UART_DATA_TEXT|din_r~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N9
dffeas \U_UART|arry[11][1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_UART|arry[11][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U_UART|FIFO_RD_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|arry[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|arry[11][1] .is_wysiwyg = "true";
defparam \U_UART|arry[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r[1]~11 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r[1]~11_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q ) # ((\U_UART|i [3] & !\U_UART|i [2]))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q ),
	.datab(gnd),
	.datac(\U_UART|i [3]),
	.datad(\U_UART|i [2]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r[1]~11 .lut_mask = 16'hAAFA;
defparam \U_UART|UART_DATA_TEXT|din_r[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N3
dffeas \U_UART|arry[3][1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_UART|arry[3][1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U_UART|FIFO_RD_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|arry[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|arry[3][1] .is_wysiwyg = "true";
defparam \U_UART|arry[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N11
dffeas \U_UART|arry[13][1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_UART|Mod3|auto_generated|divider|divider|StageOut[36]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U_UART|FIFO_RD_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|arry[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|arry[13][1] .is_wysiwyg = "true";
defparam \U_UART|arry[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N27
dffeas \U_UART|arry[5][1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_UART|Mod7|auto_generated|divider|divider|StageOut[36]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U_UART|FIFO_RD_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|arry[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|arry[5][1] .is_wysiwyg = "true";
defparam \U_UART|arry[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~12 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~12_combout  = (\U_UART|i [1]) # ((\U_UART|i [3] & ((\U_UART|arry[13][1]~q ))) # (!\U_UART|i [3] & (\U_UART|arry[5][1]~q )))

	.dataa(\U_UART|arry[5][1]~q ),
	.datab(\U_UART|arry[13][1]~q ),
	.datac(\U_UART|i [1]),
	.datad(\U_UART|i [3]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~12 .lut_mask = 16'hFCFA;
defparam \U_UART|UART_DATA_TEXT|din_r~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N21
dffeas \U_UART|arry[12][1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_UART|Mod2|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U_UART|FIFO_RD_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|arry[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|arry[12][1] .is_wysiwyg = "true";
defparam \U_UART|arry[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N21
dffeas \U_UART|arry[4][1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_UART|Mod6|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U_UART|FIFO_RD_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|arry[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|arry[4][1] .is_wysiwyg = "true";
defparam \U_UART|arry[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~13 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~13_combout  = (!\U_UART|i [1] & ((\U_UART|i [3] & ((!\U_UART|arry[12][1]~q ))) # (!\U_UART|i [3] & (!\U_UART|arry[4][1]~q ))))

	.dataa(\U_UART|arry[4][1]~q ),
	.datab(\U_UART|i [3]),
	.datac(\U_UART|i [1]),
	.datad(\U_UART|arry[12][1]~q ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~13 .lut_mask = 16'h010D;
defparam \U_UART|UART_DATA_TEXT|din_r~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~14 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~14_combout  = (\U_UART|i [0] & ((\U_UART|UART_DATA_TEXT|din_r~12_combout ))) # (!\U_UART|i [0] & (\U_UART|UART_DATA_TEXT|din_r~13_combout ))

	.dataa(gnd),
	.datab(\U_UART|UART_DATA_TEXT|din_r~13_combout ),
	.datac(\U_UART|UART_DATA_TEXT|din_r~12_combout ),
	.datad(\U_UART|i [0]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~14 .lut_mask = 16'hF0CC;
defparam \U_UART|UART_DATA_TEXT|din_r~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~15 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~15_combout  = (\U_UART|UART_DATA_TEXT|din_r[1]~9_combout  & ((\U_UART|UART_DATA_TEXT|din_r~14_combout ) # ((\U_UART|UART_DATA_TEXT|din_r[1]~11_combout )))) # (!\U_UART|UART_DATA_TEXT|din_r[1]~9_combout  & 
// (((\U_UART|arry[3][1]~q  & !\U_UART|UART_DATA_TEXT|din_r[1]~11_combout ))))

	.dataa(\U_UART|UART_DATA_TEXT|din_r~14_combout ),
	.datab(\U_UART|arry[3][1]~q ),
	.datac(\U_UART|UART_DATA_TEXT|din_r[1]~9_combout ),
	.datad(\U_UART|UART_DATA_TEXT|din_r[1]~11_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~15 .lut_mask = 16'hF0AC;
defparam \U_UART|UART_DATA_TEXT|din_r~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N7
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[1] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[1] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N6
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~16 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~16_combout  = (\U_UART|UART_DATA_TEXT|din_r~15_combout  & (((\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [1]) # (!\U_UART|UART_DATA_TEXT|din_r[1]~11_combout )))) # (!\U_UART|UART_DATA_TEXT|din_r~15_combout  & 
// (\U_UART|arry[11][1]~q  & ((\U_UART|UART_DATA_TEXT|din_r[1]~11_combout ))))

	.dataa(\U_UART|UART_DATA_TEXT|din_r~15_combout ),
	.datab(\U_UART|arry[11][1]~q ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [1]),
	.datad(\U_UART|UART_DATA_TEXT|din_r[1]~11_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~16 .lut_mask = 16'hE4AA;
defparam \U_UART|UART_DATA_TEXT|din_r~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~17 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~17_combout  = (\U_UART|UART_DATA_TEXT|din_r~16_combout  & ((\U_UART|UART_DATA_TEXT|din_r[1]~9_combout ) # ((\U_UART|i [0] & \U_UART|i [1]))))

	.dataa(\U_UART|UART_DATA_TEXT|din_r[1]~9_combout ),
	.datab(\U_UART|UART_DATA_TEXT|din_r~16_combout ),
	.datac(\U_UART|i [0]),
	.datad(\U_UART|i [1]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~17 .lut_mask = 16'hC888;
defparam \U_UART|UART_DATA_TEXT|din_r~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N13
dffeas \U_UART|arry[12][0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_UART|Mod2|auto_generated|divider|divider|StageOut[35]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U_UART|FIFO_RD_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|arry[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|arry[12][0] .is_wysiwyg = "true";
defparam \U_UART|arry[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N31
dffeas \U_UART|arry[5][0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\U_UART|FIFO_RD_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|arry[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|arry[5][0] .is_wysiwyg = "true";
defparam \U_UART|arry[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N9
dffeas \U_UART|arry[4][0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_UART|Mod6|auto_generated|divider|divider|StageOut[35]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U_UART|FIFO_RD_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|arry[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|arry[4][0] .is_wysiwyg = "true";
defparam \U_UART|arry[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~18 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~18_combout  = (\U_UART|i [3] & (((\U_UART|i [0])))) # (!\U_UART|i [3] & ((\U_UART|i [0] & ((\U_UART|arry[5][0]~q ))) # (!\U_UART|i [0] & (\U_UART|arry[4][0]~q ))))

	.dataa(\U_UART|i [3]),
	.datab(\U_UART|arry[4][0]~q ),
	.datac(\U_UART|arry[5][0]~q ),
	.datad(\U_UART|i [0]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~18 .lut_mask = 16'hFA44;
defparam \U_UART|UART_DATA_TEXT|din_r~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N11
dffeas \U_UART|arry[13][0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\U_UART|FIFO_RD_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|arry[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|arry[13][0] .is_wysiwyg = "true";
defparam \U_UART|arry[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~19 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~19_combout  = (\U_UART|i [3] & ((\U_UART|UART_DATA_TEXT|din_r~18_combout  & (\U_UART|arry[13][0]~q )) # (!\U_UART|UART_DATA_TEXT|din_r~18_combout  & ((\U_UART|arry[12][0]~q ))))) # (!\U_UART|i [3] & 
// (\U_UART|UART_DATA_TEXT|din_r~18_combout ))

	.dataa(\U_UART|i [3]),
	.datab(\U_UART|UART_DATA_TEXT|din_r~18_combout ),
	.datac(\U_UART|arry[13][0]~q ),
	.datad(\U_UART|arry[12][0]~q ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~19 .lut_mask = 16'hE6C4;
defparam \U_UART|UART_DATA_TEXT|din_r~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N29
dffeas \U_UART|arry[11][0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_UART|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U_UART|FIFO_RD_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|arry[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|arry[11][0] .is_wysiwyg = "true";
defparam \U_UART|arry[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \U_UART|arry[3][0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_UART|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U_UART|FIFO_RD_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|arry[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|arry[3][0] .is_wysiwyg = "true";
defparam \U_UART|arry[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N0
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~20 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~20_combout  = (\U_UART|UART_DATA_TEXT|din_r[1]~11_combout  & (((\U_UART|UART_DATA_TEXT|din_r[1]~9_combout ) # (!\U_UART|arry[11][0]~q )))) # (!\U_UART|UART_DATA_TEXT|din_r[1]~11_combout  & (!\U_UART|arry[3][0]~q  & 
// (!\U_UART|UART_DATA_TEXT|din_r[1]~9_combout )))

	.dataa(\U_UART|arry[3][0]~q ),
	.datab(\U_UART|UART_DATA_TEXT|din_r[1]~11_combout ),
	.datac(\U_UART|UART_DATA_TEXT|din_r[1]~9_combout ),
	.datad(\U_UART|arry[11][0]~q ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~20 .lut_mask = 16'hC1CD;
defparam \U_UART|UART_DATA_TEXT|din_r~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N11
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[0] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[0] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N13
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[3] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[3] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N23
dffeas \U_UART|arry[12][3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_UART|Mod2|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U_UART|FIFO_RD_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|arry[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|arry[12][3] .is_wysiwyg = "true";
defparam \U_UART|arry[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N5
dffeas \U_UART|arry[13][3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_UART|Mod3|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U_UART|FIFO_RD_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|arry[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|arry[13][3] .is_wysiwyg = "true";
defparam \U_UART|arry[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N29
dffeas \U_UART|arry[5][3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_UART|Mod7|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U_UART|FIFO_RD_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|arry[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|arry[5][3] .is_wysiwyg = "true";
defparam \U_UART|arry[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N31
dffeas \U_UART|arry[4][3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_UART|Mod6|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U_UART|FIFO_RD_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|arry[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|arry[4][3] .is_wysiwyg = "true";
defparam \U_UART|arry[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~21 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~21_combout  = (\U_UART|i [0] & ((\U_UART|i [3]) # ((!\U_UART|arry[5][3]~q )))) # (!\U_UART|i [0] & (!\U_UART|i [3] & ((\U_UART|arry[4][3]~q ))))

	.dataa(\U_UART|i [0]),
	.datab(\U_UART|i [3]),
	.datac(\U_UART|arry[5][3]~q ),
	.datad(\U_UART|arry[4][3]~q ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~21_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~21 .lut_mask = 16'h9B8A;
defparam \U_UART|UART_DATA_TEXT|din_r~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~22 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~22_combout  = (\U_UART|UART_DATA_TEXT|din_r~21_combout  & (((!\U_UART|i [3])) # (!\U_UART|arry[13][3]~q ))) # (!\U_UART|UART_DATA_TEXT|din_r~21_combout  & (((\U_UART|arry[12][3]~q  & \U_UART|i [3]))))

	.dataa(\U_UART|arry[13][3]~q ),
	.datab(\U_UART|arry[12][3]~q ),
	.datac(\U_UART|UART_DATA_TEXT|din_r~21_combout ),
	.datad(\U_UART|i [3]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~22_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~22 .lut_mask = 16'h5CF0;
defparam \U_UART|UART_DATA_TEXT|din_r~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~23 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~23_combout  = (\U_UART|i [2] & ((\U_UART|i [1]) # (\U_UART|UART_DATA_TEXT|din_r~22_combout )))

	.dataa(gnd),
	.datab(\U_UART|i [1]),
	.datac(\U_UART|UART_DATA_TEXT|din_r~22_combout ),
	.datad(\U_UART|i [2]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~23_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~23 .lut_mask = 16'hFC00;
defparam \U_UART|UART_DATA_TEXT|din_r~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~24 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~24_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q  & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [3])) # (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q  & ((\U_UART|UART_DATA_TEXT|din_r~23_combout )))

	.dataa(gnd),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [3]),
	.datad(\U_UART|UART_DATA_TEXT|din_r~23_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~24_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~24 .lut_mask = 16'hF3C0;
defparam \U_UART|UART_DATA_TEXT|din_r~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~25 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~25_combout  = (\U_UART|UART_DATA_TEXT|din_r~24_combout  & ((\U_UART|UART_DATA_TEXT|din_r[1]~9_combout ) # ((\U_UART|i [0] & \U_UART|i [1]))))

	.dataa(\U_UART|i [0]),
	.datab(\U_UART|UART_DATA_TEXT|din_r[1]~9_combout ),
	.datac(\U_UART|UART_DATA_TEXT|din_r~24_combout ),
	.datad(\U_UART|i [1]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~25_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~25 .lut_mask = 16'hE0C0;
defparam \U_UART|UART_DATA_TEXT|din_r~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N11
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\ADC_DCO_N~input_o ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N13
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ram_address_b [4]),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N5
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ 
// (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'hF00F;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N3
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_STOP (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_STOP .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_STOP .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N21
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N31
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N13
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[0] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[0] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N27
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[1] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[1] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [2] & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [3] & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [1] & \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [0])))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [2]),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [3]),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [1]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [0]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0 .lut_mask = 16'h8000;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~0_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_STOP~q  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout ) # ((!\RX~input_o  & \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [3]))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout ),
	.datab(\RX~input_o ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_STOP~q ),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [3]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~0 .lut_mask = 16'hB0A0;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N17
dffeas \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc[0] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc[0] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N11
dffeas \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc[2] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc[2] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~0_combout  = (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [0] & !\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [2])

	.dataa(gnd),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [0]),
	.datac(gnd),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [2]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~0 .lut_mask = 16'h0033;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N7
dffeas \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc[4] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc[4] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N21
dffeas \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc[1] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc[1] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc[3] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc[3] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~1 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~1_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~0_combout  & (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [3] & (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [4] & 
// !\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [1])))

	.dataa(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~0_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [3]),
	.datac(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [4]),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [1]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~1 .lut_mask = 16'h0002;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~0_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~1_combout  & \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~1_combout ),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~0 .lut_mask = 16'hF000;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N25
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[12] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[12] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[12] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N25
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[13] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[13] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[13] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[13] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [13] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [12] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [12])) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [13]))) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [13] & 
// ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [13]) # (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [12] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [12]))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [13]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [13]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [12]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [12]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h6FF6;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N23
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[11] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[11] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N3
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11] & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10] $ (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10])))) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11] & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10] $ (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10]))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h8241;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N25
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X16_Y17_N27
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8] $ (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8])))) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9] & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8] $ (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h9009;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N3
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N21
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X16_Y17_N31
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~3_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6] & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] $ (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7])))) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] $ (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7]))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h8421;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N31
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N25
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X16_Y17_N17
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~4_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4] $ (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4])))) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5] & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4] $ (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h9009;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~5_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~4_combout  & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1_combout  & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2_combout  & 
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~3_combout )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h8000;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N25
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N19
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[5] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[5] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cycloneive_lcell_comb \U_UART|i[2]~0 (
// Equation(s):
// \U_UART|i[2]~0_combout  = \U_UART|i [2] $ (((\U_UART|i [0] & \U_UART|i [1])))

	.dataa(\U_UART|i [0]),
	.datab(\U_UART|i [1]),
	.datac(\U_UART|i [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|i[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|i[2]~0 .lut_mask = 16'h7878;
defparam \U_UART|i[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
cycloneive_lcell_comb \U_UART|i[1]~1 (
// Equation(s):
// \U_UART|i[1]~1_combout  = \U_UART|i [1] $ (\U_UART|i [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|i [1]),
	.datad(\U_UART|i [0]),
	.cin(gnd),
	.combout(\U_UART|i[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|i[1]~1 .lut_mask = 16'h0FF0;
defparam \U_UART|i[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N29
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[4] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[4] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N7
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[7] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[7]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[7] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N9
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[2] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[2] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[18]~36_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [15] & \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hF000;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[18]~37_combout  = (!\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h0F00;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[17]~38_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14] & \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datac(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hC0C0;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[17]~39_combout  = (!\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )

	.dataa(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(gnd),
	.datac(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h5050;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[16]~40_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hF000;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[16]~41_combout  = (!\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h0F00;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[15]~42_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12] & \U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datab(gnd),
	.datac(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hA0A0;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[15]~43_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12] & !\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datab(gnd),
	.datac(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h0A0A;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[23]~44_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h00AA;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[22]~45_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h00AA;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[21]~46_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12] & \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hF000;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[21]~47_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h00F0;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[20]~48_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [11] & \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datac(gnd),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hCC00;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[20]~49_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [11] & !\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datac(gnd),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h00CC;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N26
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~0 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~0_combout  = (\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~0 .lut_mask = 16'h00AA;
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~1 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~1_combout  = (!\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~1 .lut_mask = 16'h5500;
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[28]~50_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h00CC;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N8
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[27]~51_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h00CC;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N26
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[26]~52_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [11])

	.dataa(gnd),
	.datab(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hCC00;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N28
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[26]~53_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h00CC;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N22
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[25]~54_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [10])

	.dataa(gnd),
	.datab(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hCC00;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N0
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[25]~55_combout  = (!\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [10])

	.dataa(gnd),
	.datab(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h3300;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|StageOut[30]~2 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|StageOut[30]~2_combout  = (\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod2|auto_generated|divider|divider|StageOut[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[30]~2 .lut_mask = 16'h00AA;
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|StageOut[30]~3 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|StageOut[30]~3_combout  = (!\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout )

	.dataa(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod2|auto_generated|divider|divider|StageOut[30]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[30]~3 .lut_mask = 16'h5500;
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[30]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N18
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|StageOut[33]~4 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|StageOut[33]~4_combout  = (!\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod2|auto_generated|divider|divider|StageOut[33]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[33]~4 .lut_mask = 16'h0F00;
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[33]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N16
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|StageOut[33]~5 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|StageOut[33]~5_combout  = (\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod2|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[33]~5 .lut_mask = 16'h00AA;
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[33]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~6 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~6_combout  = (!\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~6 .lut_mask = 16'h5500;
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~7 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~7_combout  = (\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(\U_UART|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~7 .lut_mask = 16'h00F0;
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N2
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|StageOut[37]~8 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|StageOut[37]~8_combout  = (\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~1_combout ) # 
// (\U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~0_combout )))) # (!\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))

	.dataa(\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datab(\U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datac(\U_UART|Mod2|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.datad(\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod2|auto_generated|divider|divider|StageOut[37]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[37]~8 .lut_mask = 16'hFCAA;
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[37]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N19
dffeas \U_UART|FIFO_RD_CLK (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_UART|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|FIFO_RD_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|FIFO_RD_CLK .is_wysiwyg = "true";
defparam \U_UART|FIFO_RD_CLK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cycloneive_lcell_comb \U_UART|i[3]~2 (
// Equation(s):
// \U_UART|i[3]~2_combout  = \U_UART|i [3] $ (((\U_UART|i [0] & (\U_UART|i [1] & \U_UART|i [2]))))

	.dataa(\U_UART|i [0]),
	.datab(\U_UART|i [1]),
	.datac(\U_UART|i [3]),
	.datad(\U_UART|i [2]),
	.cin(gnd),
	.combout(\U_UART|i[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|i[3]~2 .lut_mask = 16'h78F0;
defparam \U_UART|i[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[18]~36_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [7] & \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hF000;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[18]~37_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h00F0;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[17]~38_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6] & \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hF000;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[17]~39_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h00CC;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[16]~40_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [5] & \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hAA00;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[16]~41_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h00CC;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[15]~42_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4] & \U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datac(gnd),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hCC00;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[15]~43_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4] & !\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datac(gnd),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h00CC;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[23]~44_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h00F0;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[22]~45_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h00F0;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[21]~46_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4] & \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datac(gnd),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hCC00;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[21]~47_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h00F0;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[20]~48_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [3] & \U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hAA00;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[20]~49_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [3] & !\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h00AA;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[28]~50_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h00CC;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N2
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[27]~51_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h00F0;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[26]~52_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [3] & \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hF000;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[26]~53_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h00CC;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[25]~54_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [2] & \U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hAA00;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[25]~55_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [2] & !\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h00AA;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~56 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~56_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [2] & \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~56_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~56 .lut_mask = 16'hF000;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~57 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~57_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~57_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~57 .lut_mask = 16'h00F0;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[30]~58 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[30]~58_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [1] & \U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[30]~58_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[30]~58 .lut_mask = 16'hF000;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[30]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[30]~59 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[30]~59_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [1] & !\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[30]~59_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[30]~59 .lut_mask = 16'h00F0;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[30]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[33]~60 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[33]~60_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[33]~60_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[33]~60 .lut_mask = 16'h00AA;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[33]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N2
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~61 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~61_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~61_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~61 .lut_mask = 16'h00AA;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[37]~62 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[37]~62_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~56_combout ) # 
// (\U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~57_combout )))) # (!\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~56_combout ),
	.datac(\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|StageOut[31]~57_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[37]~62_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[37]~62 .lut_mask = 16'hFACA;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[37]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N16
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[18]~36_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [7] & \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datac(gnd),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hCC00;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N18
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[18]~37_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h00F0;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N20
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[17]~38_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6] & \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hF000;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N14
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[17]~39_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h00CC;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N8
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[16]~40_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [5] & \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hF000;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N10
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[16]~41_combout  = (!\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h5500;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[15]~42_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hF000;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[15]~43_combout  = (!\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h0F00;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N0
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[23]~44_combout  = (!\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h3030;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[22]~45_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h0C0C;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N4
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[21]~46_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4] & \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datab(gnd),
	.datac(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hA0A0;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N14
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[21]~47_combout  = (!\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h0F00;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N8
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[20]~48_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [3] & \U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datac(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hC0C0;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N10
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[20]~49_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [3] & !\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datac(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h0C0C;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N16
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~0 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~0_combout  = (\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~0 .lut_mask = 16'h0C0C;
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N26
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~1 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~1_combout  = (!\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~1 .lut_mask = 16'h0F00;
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N12
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[28]~50_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h0A0A;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N0
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[27]~51_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h00CC;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N2
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[26]~52_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [3] & \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hF000;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N4
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[26]~53_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h00CC;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N26
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[25]~54_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [2] & \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datac(gnd),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hCC00;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N28
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[25]~55_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [2] & !\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datac(gnd),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h00CC;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N12
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|StageOut[30]~2 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|StageOut[30]~2_combout  = (\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod6|auto_generated|divider|divider|StageOut[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[30]~2 .lut_mask = 16'h00F0;
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N14
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|StageOut[30]~3 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|StageOut[30]~3_combout  = (\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout  & !\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.datab(gnd),
	.datac(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Mod6|auto_generated|divider|divider|StageOut[30]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[30]~3 .lut_mask = 16'h0A0A;
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[30]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N24
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|StageOut[33]~4 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|StageOut[33]~4_combout  = (\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Mod6|auto_generated|divider|divider|StageOut[33]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[33]~4 .lut_mask = 16'h0C0C;
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[33]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N10
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|StageOut[33]~5 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|StageOut[33]~5_combout  = (\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datac(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Mod6|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[33]~5 .lut_mask = 16'h0C0C;
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[33]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N28
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~6 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~6_combout  = (!\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~6 .lut_mask = 16'h3030;
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N22
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~7 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~7_combout  = (!\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\U_UART|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~7 .lut_mask = 16'h0F00;
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N18
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|StageOut[37]~8 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|StageOut[37]~8_combout  = (\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~1_combout ) # 
// ((\U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~0_combout )))) # (!\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datab(\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datac(\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\U_UART|Mod6|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod6|auto_generated|divider|divider|StageOut[37]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[37]~8 .lut_mask = 16'hFCAC;
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[37]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[18]~36_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [15] & \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datac(gnd),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hCC00;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[18]~37_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h00CC;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[17]~38_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14] & \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hAA00;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[17]~39_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h00F0;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[16]~40_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [13] & \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hF000;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[16]~41_combout  = (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h3300;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[15]~42_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12] & \U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hF000;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[15]~43_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12] & !\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h00AA;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[23]~44_combout  = (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h3300;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[22]~45_combout  = (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h3300;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[21]~46_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12] & \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hAA00;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[21]~47_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h00F0;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[20]~48_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [11] & \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hF000;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[20]~49_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [11] & !\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h00F0;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[28]~50_combout  = (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout )

	.dataa(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h5050;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[27]~51_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h0C0C;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[26]~52_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [11] & \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hC0C0;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[26]~53_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h0C0C;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[25]~54_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [10] & \U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datab(gnd),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hA0A0;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[25]~55_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [10] & !\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datab(gnd),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h0A0A;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~56 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~56_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [10] & \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~56_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~56 .lut_mask = 16'hC0C0;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~57 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~57_combout  = (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~57_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~57 .lut_mask = 16'h0F00;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[30]~58 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[30]~58_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[30]~58_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[30]~58 .lut_mask = 16'hF000;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[30]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[30]~59 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[30]~59_combout  = (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[30]~59_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[30]~59 .lut_mask = 16'h0F00;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[30]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[33]~60 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[33]~60_combout  = (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[33]~60_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[33]~60 .lut_mask = 16'h0F00;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[33]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~61 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~61_combout  = (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~61_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~61 .lut_mask = 16'h0F00;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[37]~62 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[37]~62_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~57_combout ) # 
// (\U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~56_combout )))) # (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))

	.dataa(\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~57_combout ),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|StageOut[31]~56_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[37]~62_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[37]~62 .lut_mask = 16'hEEE4;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[37]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[36]~63 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[36]~63_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [9])) # 
// (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )))

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[36]~63_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[36]~63 .lut_mask = 16'hCFC0;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[36]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[36]~63 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[36]~63_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [1])) # 
// (!\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datab(gnd),
	.datac(\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[36]~63_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[36]~63 .lut_mask = 16'hAFA0;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[36]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|StageOut[36]~9 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|StageOut[36]~9_combout  = (\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (!\U_UART|Mod2|auto_generated|divider|divider|StageOut[30]~2_combout  & 
// (!\U_UART|Mod2|auto_generated|divider|divider|StageOut[30]~3_combout ))) # (!\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((!\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))))

	.dataa(\U_UART|Mod2|auto_generated|divider|divider|StageOut[30]~2_combout ),
	.datab(\U_UART|Mod2|auto_generated|divider|divider|StageOut[30]~3_combout ),
	.datac(\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datad(\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod2|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[36]~9 .lut_mask = 16'h110F;
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[36]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N20
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|StageOut[36]~9 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|StageOut[36]~9_combout  = (\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((!\U_UART|Mod6|auto_generated|divider|divider|StageOut[30]~3_combout  & 
// !\U_UART|Mod6|auto_generated|divider|divider|StageOut[30]~2_combout )))) # (!\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (!\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))

	.dataa(\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datab(\U_UART|Mod6|auto_generated|divider|divider|StageOut[30]~3_combout ),
	.datac(\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\U_UART|Mod6|auto_generated|divider|divider|StageOut[30]~2_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod6|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[36]~9 .lut_mask = 16'h0535;
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[36]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N27
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[1] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[1] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N4
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[33]~56 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[33]~56_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[33]~56 .lut_mask = 16'h00F0;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[33]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N6
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[32]~57 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[32]~57_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[32]~57 .lut_mask = 16'h00AA;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[32]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[31]~58 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[31]~58_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [10] & \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datac(gnd),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[31]~58 .lut_mask = 16'hCC00;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[31]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[31]~59 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[31]~59_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[31]~59 .lut_mask = 16'h00AA;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[30]~60 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[30]~60_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [9] & \U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[30]~60 .lut_mask = 16'hF000;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[30]~61 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[30]~61_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [9] & !\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[30]~61 .lut_mask = 16'h00F0;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|StageOut[35]~10 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|StageOut[35]~10_combout  = (\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((!\U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ))) # 
// (!\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ))

	.dataa(gnd),
	.datab(\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ),
	.datac(\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod2|auto_generated|divider|divider|StageOut[35]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[35]~10 .lut_mask = 16'h0CFC;
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[35]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[33]~56 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[33]~56_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[33]~56 .lut_mask = 16'h00AA;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[33]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[32]~57 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[32]~57_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[32]~57 .lut_mask = 16'h00CC;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[32]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[31]~58 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[31]~58_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [2] & \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[31]~58 .lut_mask = 16'hAA00;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[31]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[31]~59 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[31]~59_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[31]~59 .lut_mask = 16'h00F0;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[30]~60 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[30]~60_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [1] & \U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datac(gnd),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[30]~60 .lut_mask = 16'hCC00;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[30]~61 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[30]~61_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [1] & !\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datac(gnd),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[30]~61 .lut_mask = 16'h00CC;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N8
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|StageOut[35]~10 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|StageOut[35]~10_combout  = (\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((!\U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ))) # 
// (!\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ))

	.dataa(gnd),
	.datab(\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ),
	.datac(\U_UART|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod6|auto_generated|divider|divider|StageOut[35]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[35]~10 .lut_mask = 16'h0FCC;
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[35]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N26
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|StageOut[54]~0 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|StageOut[54]~0_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [15] & \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datad(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\U_UART|Div1|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[54]~0 .lut_mask = 16'hF000;
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[54]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N28
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|StageOut[54]~1 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|StageOut[54]~1_combout  = (\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & !\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.datac(gnd),
	.datad(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\U_UART|Div1|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[54]~1 .lut_mask = 16'h00CC;
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[54]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|StageOut[53]~2 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|StageOut[53]~2_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14] & \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datac(gnd),
	.datad(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\U_UART|Div1|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[53]~2 .lut_mask = 16'hCC00;
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[53]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|StageOut[53]~3 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|StageOut[53]~3_combout  = (\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  & !\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datad(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\U_UART|Div1|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[53]~3 .lut_mask = 16'h00F0;
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[53]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|StageOut[52]~4 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|StageOut[52]~4_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [13] & \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datac(gnd),
	.datad(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\U_UART|Div1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[52]~4 .lut_mask = 16'hCC00;
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[52]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|StageOut[52]~5 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|StageOut[52]~5_combout  = (\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  & !\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\U_UART|Div1|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[52]~5 .lut_mask = 16'h00AA;
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[52]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|StageOut[51]~6 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|StageOut[51]~6_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12] & \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\U_UART|Div1|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[51]~6 .lut_mask = 16'hAA00;
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[51]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|StageOut[51]~7 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|StageOut[51]~7_combout  = (\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  & !\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\U_UART|Div1|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[51]~7 .lut_mask = 16'h00AA;
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[51]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N4
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|StageOut[50]~8_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [11] & \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datac(gnd),
	.datad(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\U_UART|Div1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = 16'hCC00;
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[50]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|StageOut[50]~9 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|StageOut[50]~9_combout  = (\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  & !\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datad(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\U_UART|Div1|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[50]~9 .lut_mask = 16'h00F0;
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[50]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N14
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|StageOut[49]~10 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|StageOut[49]~10_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [10] & \U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\U_UART|Div1|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[49]~10 .lut_mask = 16'hAA00;
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[49]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N30
cycloneive_lcell_comb \U_UART|Div1|auto_generated|divider|divider|StageOut[49]~11 (
// Equation(s):
// \U_UART|Div1|auto_generated|divider|divider|StageOut[49]~11_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [10] & !\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\U_UART|Div1|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[49]~11 .lut_mask = 16'h00AA;
defparam \U_UART|Div1|auto_generated|divider|divider|StageOut[49]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|StageOut[54]~0 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|StageOut[54]~0_combout  = (\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [7])

	.dataa(gnd),
	.datab(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Div4|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[54]~0 .lut_mask = 16'hC0C0;
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[54]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|StageOut[54]~1 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|StageOut[54]~1_combout  = (\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & !\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.datab(gnd),
	.datac(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Div4|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[54]~1 .lut_mask = 16'h0A0A;
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[54]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|StageOut[53]~2 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|StageOut[53]~2_combout  = (\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6])

	.dataa(gnd),
	.datab(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Div4|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[53]~2 .lut_mask = 16'hC0C0;
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[53]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|StageOut[53]~3 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|StageOut[53]~3_combout  = (\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  & !\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datab(gnd),
	.datac(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Div4|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[53]~3 .lut_mask = 16'h0A0A;
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[53]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|StageOut[52]~4 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|StageOut[52]~4_combout  = (\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [5])

	.dataa(gnd),
	.datab(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Div4|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[52]~4 .lut_mask = 16'hC0C0;
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[52]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|StageOut[52]~5 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|StageOut[52]~5_combout  = (!\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\U_UART|Div4|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[52]~5 .lut_mask = 16'h0F00;
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[52]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|StageOut[51]~6 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|StageOut[51]~6_combout  = (\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4])

	.dataa(gnd),
	.datab(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Div4|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[51]~6 .lut_mask = 16'hC0C0;
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[51]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|StageOut[51]~7 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|StageOut[51]~7_combout  = (!\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\U_UART|Div4|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[51]~7 .lut_mask = 16'h0F00;
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[51]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|StageOut[50]~8_combout  = (\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [3])

	.dataa(gnd),
	.datab(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Div4|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = 16'hC0C0;
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[50]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|StageOut[50]~9 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|StageOut[50]~9_combout  = (!\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout )

	.dataa(gnd),
	.datab(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(gnd),
	.datad(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\U_UART|Div4|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[50]~9 .lut_mask = 16'h3300;
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[50]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|StageOut[49]~10 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|StageOut[49]~10_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [2] & \U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datab(gnd),
	.datac(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Div4|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[49]~10 .lut_mask = 16'hA0A0;
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[49]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \U_UART|Div4|auto_generated|divider|divider|StageOut[49]~11 (
// Equation(s):
// \U_UART|Div4|auto_generated|divider|divider|StageOut[49]~11_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [2] & !\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datab(gnd),
	.datac(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|Div4|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[49]~11 .lut_mask = 16'h0A0A;
defparam \U_UART|Div4|auto_generated|divider|divider|StageOut[49]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N21
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[0] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[0]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[0] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N31
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[3] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[3]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[3] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N22
cycloneive_lcell_comb \U_UART|Mod2|auto_generated|divider|divider|StageOut[38]~11 (
// Equation(s):
// \U_UART|Mod2|auto_generated|divider|divider|StageOut[38]~11_combout  = (\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~6_combout ) # 
// (\U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~7_combout )))) # (!\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ))

	.dataa(\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datab(\U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~6_combout ),
	.datac(\U_UART|Mod2|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.datad(\U_UART|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod2|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[38]~11 .lut_mask = 16'hFCAA;
defparam \U_UART|Mod2|auto_generated|divider|divider|StageOut[38]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[38]~64 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[38]~64_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (!\U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~61_combout  & 
// (!\U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~70_combout ))) # (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((!\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ))))

	.dataa(\U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~61_combout ),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[38]~64 .lut_mask = 16'h101F;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[38]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[38]~64 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[38]~64_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((!\U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~70_combout  & 
// !\U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~61_combout )))) # (!\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (!\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~61_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[38]~64 .lut_mask = 16'h111D;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[38]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N30
cycloneive_lcell_comb \U_UART|Mod6|auto_generated|divider|divider|StageOut[38]~11 (
// Equation(s):
// \U_UART|Mod6|auto_generated|divider|divider|StageOut[38]~11_combout  = (\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~7_combout ) # 
// ((\U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~6_combout )))) # (!\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ))))

	.dataa(\U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.datab(\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datac(\U_UART|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\U_UART|Mod6|auto_generated|divider|divider|StageOut[32]~6_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod6|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[38]~11 .lut_mask = 16'hFCAC;
defparam \U_UART|Mod6|auto_generated|divider|divider|StageOut[38]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h9669;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N23
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N23
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos[0] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos[0] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|state~10 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|state~10_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & !\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0])

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.datab(gnd),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|state~10 .lut_mask = 16'h0A0A;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|state~11 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|state~11_combout  = (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2] & (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1] & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|state~10_combout  & 
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [3])))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2]),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1]),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state~10_combout ),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [3]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|state~11 .lut_mask = 16'h1000;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|state~12 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|state~12_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~1_combout  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|state~13_combout ) # (\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~0_combout )))

	.dataa(gnd),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state~13_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~1_combout ),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|state~12 .lut_mask = 16'hF0C0;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add0~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add0~0_combout  = \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [3] $ (((\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [2] & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [1] & \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [0]))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [2]),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [3]),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [1]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [0]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add0~0 .lut_mask = 16'h6CCC;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~1 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~1_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [1]) # (((\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [2]) # (\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [0])) # (!\RX~input_o ))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [1]),
	.datab(\RX~input_o ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [2]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [0]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~1 .lut_mask = 16'hFFFB;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N7
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_START (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_START~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_START .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~2 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~2_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~1_combout  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_START~q ) # ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~1_combout ) # 
// (\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [3]))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_START~q ),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~1_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~1_combout ),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [3]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~2 .lut_mask = 16'hF0E0;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~3 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~3_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~2_combout  & (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~0_combout  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_START~q ) # 
// (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout ))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~2_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_START~q ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout ),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~3 .lut_mask = 16'h008A;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~4 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~4_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~2_combout  & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|Add0~0_combout  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~3_combout )))) # 
// (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~2_combout  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [3]) # ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|Add0~0_combout  & \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~3_combout ))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~2_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Add0~0_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [3]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~3_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~4 .lut_mask = 16'hDC50;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add0~1 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add0~1_combout  = \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [2] $ (((\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [1] & \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [0])))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [2]),
	.datab(gnd),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [1]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [0]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add0~1 .lut_mask = 16'h5AAA;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~5 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~5_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~2_combout  & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|Add0~1_combout  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~3_combout )))) # 
// (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~2_combout  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [2]) # ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|Add0~1_combout  & \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~3_combout ))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~2_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Add0~1_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [2]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~3_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~5 .lut_mask = 16'hDC50;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[0]~6 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[0]~6_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~2_combout  & (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [0] & !\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~0_combout )) # 
// (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~2_combout  & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [0]))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~2_combout ),
	.datab(gnd),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [0]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[0]~6 .lut_mask = 16'h505A;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[1]~7 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[1]~7_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [1] & (((\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~3_combout  & !\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [0])) # 
// (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~2_combout ))) # (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [1] & (((\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~3_combout  & \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [0]))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[3]~2_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~3_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [1]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [0]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[1]~7 .lut_mask = 16'h5CD0;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal2~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal2~0_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~0_combout  & (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [3] & (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [4] & 
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [1])))

	.dataa(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~0_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [3]),
	.datac(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [4]),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc [1]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal2~0 .lut_mask = 16'h8000;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~0_combout  = (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~0_combout  & !\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal2~0_combout )

	.dataa(gnd),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~0_combout ),
	.datac(gnd),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal2~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~0 .lut_mask = 16'h0033;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~1 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~1_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~4_combout  & !\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~4_combout ),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal2~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~1 .lut_mask = 16'h00F0;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~2 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~2_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~8_combout  & !\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~8_combout ),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal2~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~2 .lut_mask = 16'h00F0;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~3 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~3_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~6_combout  & !\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal2~0_combout )

	.dataa(gnd),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add0~6_combout ),
	.datac(gnd),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal2~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~3 .lut_mask = 16'h00CC;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|rx_acc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [13] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [13]) # 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [12] $ (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [12])))) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [13] & 
// ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [12] $ (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [12])) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [13])))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [13]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [12]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [12]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [13]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'hEBD7;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N27
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[12] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[12] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[12] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N13
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[13] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[13] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[13] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[13] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N7
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N7
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X16_Y17_N11
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X16_Y17_N13
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N23
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X16_Y17_N1
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N11
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X16_Y17_N3
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~16 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~16_combout  = (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_STOP~q  & \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~1_combout )

	.dataa(gnd),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_STOP~q ),
	.datac(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~16 .lut_mask = 16'h3030;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0_combout  = (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [2] & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [3] & (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [1] & !\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample 
// [0])))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [2]),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [3]),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [1]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample [0]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0 .lut_mask = 16'h0004;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~0_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2] & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1] & (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0] & 
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0_combout )))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2]),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1]),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~0 .lut_mask = 16'h0800;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~17 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~17_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~25_combout  & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & (\RX~input_o ))) # 
// (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~25_combout  & (((\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [6]))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.datab(\RX~input_o ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [6]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~25_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~17 .lut_mask = 16'h88F0;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~1 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~1_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2] & (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1] & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0] & 
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0_combout )))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2]),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1]),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~1 .lut_mask = 16'h2000;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[5]~18 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[5]~18_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[5]~26_combout  & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & (\RX~input_o ))) # 
// (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[5]~26_combout  & (((\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [5]))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.datab(\RX~input_o ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [5]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[5]~26_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[5]~18 .lut_mask = 16'h88F0;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~2 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~2_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2] & (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1] & (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0] & 
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0_combout )))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2]),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1]),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~2 .lut_mask = 16'h0200;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[4]~19 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[4]~19_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[4]~27_combout  & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & (\RX~input_o ))) # 
// (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[4]~27_combout  & (((\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [4]))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.datab(\RX~input_o ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [4]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[4]~27_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[4]~19 .lut_mask = 16'h88F0;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~3 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~3_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2] & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1] & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0] & 
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0_combout )))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2]),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1]),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~3 .lut_mask = 16'h8000;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[7]~20 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[7]~20_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[7]~28_combout  & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & (\RX~input_o ))) # 
// (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[7]~28_combout  & (((\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [7]))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.datab(\RX~input_o ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [7]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[7]~28_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[7]~20 .lut_mask = 16'h88F0;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~4 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~4_combout  = (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2] & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1] & (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0] & 
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0_combout )))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2]),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1]),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~4 .lut_mask = 16'h0400;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[2]~21 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[2]~21_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[2]~29_combout  & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & (\RX~input_o ))) # 
// (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[2]~29_combout  & (((\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [2]))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.datab(\RX~input_o ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [2]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[2]~29_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[2]~21 .lut_mask = 16'h88F0;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[13] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[13] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N13
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N11
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [6] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [7])) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]))) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [6] & 
// ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]) # (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [7]))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [6]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h6FF6;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N1
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N29
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N9
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N31
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5])) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [4]))) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & 
// ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [4]) # (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [5] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h7DBE;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N9
dffeas \U_Data_Processing|FIFO_IN_REG[15] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|FIFO_IN_REG[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|FIFO_WR_EN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|FIFO_IN_REG [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[15] .is_wysiwyg = "true";
defparam \U_Data_Processing|FIFO_IN_REG[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a[12] (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a [12] = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [12] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [13])

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [12]),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [13]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a [12]),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a[12] .lut_mask = 16'h33CC;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N27
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N7
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a13 (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a13 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b[12] (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b [12] = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b [12]),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b[12] .lut_mask = 16'h33CC;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N27
dffeas \U_Data_Processing|FIFO_IN_REG[14] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|FIFO_IN_REG[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|FIFO_WR_EN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|FIFO_IN_REG [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[14] .is_wysiwyg = "true";
defparam \U_Data_Processing|FIFO_IN_REG[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N21
dffeas \U_Data_Processing|FIFO_IN_REG[13] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|FIFO_IN_REG[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|FIFO_WR_EN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|FIFO_IN_REG [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[13] .is_wysiwyg = "true";
defparam \U_Data_Processing|FIFO_IN_REG[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N23
dffeas \U_Data_Processing|FIFO_IN_REG[12] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|FIFO_IN_REG[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|FIFO_WR_EN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|FIFO_IN_REG [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[12] .is_wysiwyg = "true";
defparam \U_Data_Processing|FIFO_IN_REG[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N17
dffeas \U_Data_Processing|FIFO_IN_REG[11] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|FIFO_IN_REG[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|FIFO_WR_EN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|FIFO_IN_REG [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[11] .is_wysiwyg = "true";
defparam \U_Data_Processing|FIFO_IN_REG[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N17
dffeas \U_Data_Processing|FIFO_IN_REG[10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|FIFO_IN_REG[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|FIFO_WR_EN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|FIFO_IN_REG [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[10] .is_wysiwyg = "true";
defparam \U_Data_Processing|FIFO_IN_REG[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cycloneive_lcell_comb \U_UART|Equal0~0 (
// Equation(s):
// \U_UART|Equal0~0_combout  = (\U_UART|i [0] & (!\U_UART|i [3] & (!\U_UART|i [1] & !\U_UART|i [2])))

	.dataa(\U_UART|i [0]),
	.datab(\U_UART|i [3]),
	.datac(\U_UART|i [1]),
	.datad(\U_UART|i [2]),
	.cin(gnd),
	.combout(\U_UART|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Equal0~0 .lut_mask = 16'h0002;
defparam \U_UART|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N11
dffeas \U_Data_Processing|FIFO_IN_REG[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|FIFO_IN_REG[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|FIFO_WR_EN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|FIFO_IN_REG [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[2] .is_wysiwyg = "true";
defparam \U_Data_Processing|FIFO_IN_REG[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N17
dffeas \U_Data_Processing|FIFO_IN_REG[7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|FIFO_IN_REG[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|FIFO_WR_EN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|FIFO_IN_REG [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[7] .is_wysiwyg = "true";
defparam \U_Data_Processing|FIFO_IN_REG[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N27
dffeas \U_Data_Processing|FIFO_IN_REG[6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|FIFO_IN_REG[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|FIFO_WR_EN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|FIFO_IN_REG [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[6] .is_wysiwyg = "true";
defparam \U_Data_Processing|FIFO_IN_REG[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N21
dffeas \U_Data_Processing|FIFO_IN_REG[5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|FIFO_IN_REG[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|FIFO_WR_EN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|FIFO_IN_REG [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[5] .is_wysiwyg = "true";
defparam \U_Data_Processing|FIFO_IN_REG[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N31
dffeas \U_Data_Processing|FIFO_IN_REG[4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|FIFO_IN_REG[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|FIFO_WR_EN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|FIFO_IN_REG [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[4] .is_wysiwyg = "true";
defparam \U_Data_Processing|FIFO_IN_REG[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N21
dffeas \U_Data_Processing|FIFO_IN_REG[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|adc_in_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|FIFO_WR_EN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|FIFO_IN_REG [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[3] .is_wysiwyg = "true";
defparam \U_Data_Processing|FIFO_IN_REG[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N31
dffeas \U_Data_Processing|FIFO_IN_REG[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|FIFO_IN_REG[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|FIFO_WR_EN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|FIFO_IN_REG [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[1] .is_wysiwyg = "true";
defparam \U_Data_Processing|FIFO_IN_REG[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N1
dffeas \U_Data_Processing|FIFO_IN_REG[9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|FIFO_IN_REG[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|FIFO_WR_EN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|FIFO_IN_REG [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[9] .is_wysiwyg = "true";
defparam \U_Data_Processing|FIFO_IN_REG[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~5 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~5_combout  = (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2] & (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1] & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0] & 
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0_combout )))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2]),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1]),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~5 .lut_mask = 16'h1000;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[1]~22 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[1]~22_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[1]~30_combout  & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & (\RX~input_o ))) # 
// (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[1]~30_combout  & (((\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [1]))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.datab(\RX~input_o ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [1]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[1]~30_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[1]~22 .lut_mask = 16'h88F0;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N27
dffeas \U_Data_Processing|FIFO_IN_REG[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|adc_in_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|FIFO_WR_EN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|FIFO_IN_REG [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[0] .is_wysiwyg = "true";
defparam \U_Data_Processing|FIFO_IN_REG[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N11
dffeas \U_Data_Processing|FIFO_IN_REG[8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|adc_in_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|FIFO_WR_EN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|FIFO_IN_REG [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[8] .is_wysiwyg = "true";
defparam \U_Data_Processing|FIFO_IN_REG[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~6 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~6_combout  = (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2] & (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1] & (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0] & 
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0_combout )))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2]),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1]),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~6 .lut_mask = 16'h0100;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[0]~23 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[0]~23_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[0]~31_combout  & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & (\RX~input_o ))) # 
// (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[0]~31_combout  & (((\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [0]))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.datab(\RX~input_o ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [0]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[0]~31_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[0]~23 .lut_mask = 16'h88F0;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~7 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~7_combout  = (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2] & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1] & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0] & 
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0_combout )))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2]),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1]),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~7 .lut_mask = 16'h4000;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[3]~24 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[3]~24_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[3]~32_combout  & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & (\RX~input_o ))) # 
// (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[3]~32_combout  & (((\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [3]))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.datab(\RX~input_o ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [3]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[3]~32_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[3]~24 .lut_mask = 16'h88F0;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add1~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add1~0_combout  = \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [3] $ (((\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0] & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1] & \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2]))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0]),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1]),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [3]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add1~0 .lut_mask = 16'h78F0;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~8 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~8_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout  & !\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_START~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout ),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_START~q ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~8 .lut_mask = 16'h00F0;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos[0]~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos[0]~0_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~1_combout  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~8_combout ) # ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & 
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0_combout ))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal0~1_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|sample[2]~8_combout ),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal1~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos[0]~0 .lut_mask = 16'hC8C0;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add1~1 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add1~1_combout  = \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0] $ (\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1])

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0]),
	.datab(gnd),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add1~1 .lut_mask = 16'h5A5A;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add1~2 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add1~2_combout  = \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2] $ (((\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0] & \U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1])))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [0]),
	.datab(gnd),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [2]),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|bitpos [1]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add1~2 .lut_mask = 16'h5AF0;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h3CF0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N9
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N19
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N5
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N13
dffeas \U_Data_Processing|adc_in_reg[15] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|adc_in_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|adc_in_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[15] .is_wysiwyg = "true";
defparam \U_Data_Processing|adc_in_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0200;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h0FF0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q  $ (((!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  & 
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout )))

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~0 .lut_mask = 16'hC3F0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N7
dffeas \U_Data_Processing|adc_in_reg[14] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|adc_in_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|adc_in_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[14] .is_wysiwyg = "true";
defparam \U_Data_Processing|adc_in_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N25
dffeas \U_Data_Processing|adc_in_reg[13] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|adc_in_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[13] .is_wysiwyg = "true";
defparam \U_Data_Processing|adc_in_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N3
dffeas \U_Data_Processing|adc_in_reg[12] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|adc_in_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|adc_in_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[12] .is_wysiwyg = "true";
defparam \U_Data_Processing|adc_in_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \U_Data_Processing|adc_in_reg[11] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|adc_in_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[11] .is_wysiwyg = "true";
defparam \U_Data_Processing|adc_in_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N29
dffeas \U_Data_Processing|adc_in_reg[10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|adc_in_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|adc_in_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[10] .is_wysiwyg = "true";
defparam \U_Data_Processing|adc_in_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N7
dffeas \U_Data_Processing|adc_in_reg[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|adc_in_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|adc_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[2] .is_wysiwyg = "true";
defparam \U_Data_Processing|adc_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N1
dffeas \U_Data_Processing|adc_in_reg[7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|adc_in_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|adc_in_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[7] .is_wysiwyg = "true";
defparam \U_Data_Processing|adc_in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N3
dffeas \U_Data_Processing|adc_in_reg[6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|adc_in_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|adc_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[6] .is_wysiwyg = "true";
defparam \U_Data_Processing|adc_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N13
dffeas \U_Data_Processing|adc_in_reg[5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|adc_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[5] .is_wysiwyg = "true";
defparam \U_Data_Processing|adc_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N7
dffeas \U_Data_Processing|adc_in_reg[4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|adc_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[4] .is_wysiwyg = "true";
defparam \U_Data_Processing|adc_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N9
dffeas \U_Data_Processing|adc_in_reg[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|adc_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[3] .is_wysiwyg = "true";
defparam \U_Data_Processing|adc_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N3
dffeas \U_Data_Processing|adc_in_reg[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|adc_in_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|adc_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[1] .is_wysiwyg = "true";
defparam \U_Data_Processing|adc_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N29
dffeas \U_Data_Processing|adc_in_reg[9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|adc_in_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|adc_in_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[9] .is_wysiwyg = "true";
defparam \U_Data_Processing|adc_in_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N23
dffeas \U_Data_Processing|adc_in_reg[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|adc_in_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|adc_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[0] .is_wysiwyg = "true";
defparam \U_Data_Processing|adc_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N31
dffeas \U_Data_Processing|adc_in_reg[8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|adc_in_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[8] .is_wysiwyg = "true";
defparam \U_Data_Processing|adc_in_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N3
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[3] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N4
cycloneive_lcell_comb \U_Data_Processing|always5~3 (
// Equation(s):
// \U_Data_Processing|always5~3_combout  = (\U_Data_Processing|cnt_reg [11] & (\U_Data_Processing|cnt_cnt [11] & (\U_Data_Processing|cnt_reg [10] $ (!\U_Data_Processing|cnt_cnt [10])))) # (!\U_Data_Processing|cnt_reg [11] & (!\U_Data_Processing|cnt_cnt [11] 
// & (\U_Data_Processing|cnt_reg [10] $ (!\U_Data_Processing|cnt_cnt [10]))))

	.dataa(\U_Data_Processing|cnt_reg [11]),
	.datab(\U_Data_Processing|cnt_cnt [11]),
	.datac(\U_Data_Processing|cnt_reg [10]),
	.datad(\U_Data_Processing|cnt_cnt [10]),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~3 .lut_mask = 16'h9009;
defparam \U_Data_Processing|always5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cycloneive_lcell_comb \U_Data_Processing|always5~4 (
// Equation(s):
// \U_Data_Processing|always5~4_combout  = (\U_Data_Processing|cnt_reg [13] & (\U_Data_Processing|cnt_cnt [13] & (\U_Data_Processing|cnt_cnt [12] $ (!\U_Data_Processing|cnt_reg [12])))) # (!\U_Data_Processing|cnt_reg [13] & (!\U_Data_Processing|cnt_cnt [13] 
// & (\U_Data_Processing|cnt_cnt [12] $ (!\U_Data_Processing|cnt_reg [12]))))

	.dataa(\U_Data_Processing|cnt_reg [13]),
	.datab(\U_Data_Processing|cnt_cnt [12]),
	.datac(\U_Data_Processing|cnt_cnt [13]),
	.datad(\U_Data_Processing|cnt_reg [12]),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~4 .lut_mask = 16'h8421;
defparam \U_Data_Processing|always5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
cycloneive_lcell_comb \U_Data_Processing|always5~5 (
// Equation(s):
// \U_Data_Processing|always5~5_combout  = (\U_Data_Processing|cnt_reg [15] & (\U_Data_Processing|cnt_cnt [15] & (\U_Data_Processing|cnt_cnt [14] $ (!\U_Data_Processing|cnt_reg [14])))) # (!\U_Data_Processing|cnt_reg [15] & (!\U_Data_Processing|cnt_cnt [15] 
// & (\U_Data_Processing|cnt_cnt [14] $ (!\U_Data_Processing|cnt_reg [14]))))

	.dataa(\U_Data_Processing|cnt_reg [15]),
	.datab(\U_Data_Processing|cnt_cnt [15]),
	.datac(\U_Data_Processing|cnt_cnt [14]),
	.datad(\U_Data_Processing|cnt_reg [14]),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~5 .lut_mask = 16'h9009;
defparam \U_Data_Processing|always5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \U_Data_Processing|cnt_cnt[16] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_cnt~8_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[16] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N7
dffeas \U_Data_Processing|cnt_cnt[17] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_cnt~9_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[17] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N4
cycloneive_lcell_comb \U_Data_Processing|always5~6 (
// Equation(s):
// \U_Data_Processing|always5~6_combout  = (\U_Data_Processing|cnt_cnt [16] & (\U_Data_Processing|cnt_reg [16] & (\U_Data_Processing|cnt_reg [17] $ (!\U_Data_Processing|cnt_cnt [17])))) # (!\U_Data_Processing|cnt_cnt [16] & (!\U_Data_Processing|cnt_reg [16] 
// & (\U_Data_Processing|cnt_reg [17] $ (!\U_Data_Processing|cnt_cnt [17]))))

	.dataa(\U_Data_Processing|cnt_cnt [16]),
	.datab(\U_Data_Processing|cnt_reg [16]),
	.datac(\U_Data_Processing|cnt_reg [17]),
	.datad(\U_Data_Processing|cnt_cnt [17]),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~6 .lut_mask = 16'h9009;
defparam \U_Data_Processing|always5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N6
cycloneive_lcell_comb \U_Data_Processing|always5~7 (
// Equation(s):
// \U_Data_Processing|always5~7_combout  = (\U_Data_Processing|cnt_reg [19] & (\U_Data_Processing|cnt_cnt [19] & (\U_Data_Processing|cnt_reg [18] $ (!\U_Data_Processing|cnt_cnt [18])))) # (!\U_Data_Processing|cnt_reg [19] & (!\U_Data_Processing|cnt_cnt [19] 
// & (\U_Data_Processing|cnt_reg [18] $ (!\U_Data_Processing|cnt_cnt [18]))))

	.dataa(\U_Data_Processing|cnt_reg [19]),
	.datab(\U_Data_Processing|cnt_cnt [19]),
	.datac(\U_Data_Processing|cnt_reg [18]),
	.datad(\U_Data_Processing|cnt_cnt [18]),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~7 .lut_mask = 16'h9009;
defparam \U_Data_Processing|always5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N0
cycloneive_lcell_comb \U_Data_Processing|always5~8 (
// Equation(s):
// \U_Data_Processing|always5~8_combout  = (\U_Data_Processing|always5~7_combout  & (\U_Data_Processing|always5~4_combout  & (\U_Data_Processing|always5~6_combout  & \U_Data_Processing|always5~5_combout )))

	.dataa(\U_Data_Processing|always5~7_combout ),
	.datab(\U_Data_Processing|always5~4_combout ),
	.datac(\U_Data_Processing|always5~6_combout ),
	.datad(\U_Data_Processing|always5~5_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~8 .lut_mask = 16'h8000;
defparam \U_Data_Processing|always5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cycloneive_lcell_comb \U_Data_Processing|always5~9 (
// Equation(s):
// \U_Data_Processing|always5~9_combout  = (\U_Data_Processing|always5~3_combout  & (\U_Data_Processing|always5~8_combout  & \U_Data_Processing|always5~2_combout ))

	.dataa(\U_Data_Processing|always5~3_combout ),
	.datab(gnd),
	.datac(\U_Data_Processing|always5~8_combout ),
	.datad(\U_Data_Processing|always5~2_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~9 .lut_mask = 16'hA000;
defparam \U_Data_Processing|always5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N23
dffeas \U_Data_Processing|cnt_cnt[21] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_cnt~13_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[21] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cycloneive_lcell_comb \U_Data_Processing|always5~10 (
// Equation(s):
// \U_Data_Processing|always5~10_combout  = (\U_Data_Processing|cnt_reg [21] & (\U_Data_Processing|cnt_cnt [21] & (\U_Data_Processing|cnt_reg [20] $ (!\U_Data_Processing|cnt_cnt [20])))) # (!\U_Data_Processing|cnt_reg [21] & (!\U_Data_Processing|cnt_cnt [21] 
// & (\U_Data_Processing|cnt_reg [20] $ (!\U_Data_Processing|cnt_cnt [20]))))

	.dataa(\U_Data_Processing|cnt_reg [21]),
	.datab(\U_Data_Processing|cnt_reg [20]),
	.datac(\U_Data_Processing|cnt_cnt [21]),
	.datad(\U_Data_Processing|cnt_cnt [20]),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~10 .lut_mask = 16'h8421;
defparam \U_Data_Processing|always5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneive_lcell_comb \U_Data_Processing|always5~11 (
// Equation(s):
// \U_Data_Processing|always5~11_combout  = (\U_Data_Processing|cnt_reg [23] & (\U_Data_Processing|cnt_cnt [23] & (\U_Data_Processing|cnt_cnt [22] $ (!\U_Data_Processing|cnt_reg [22])))) # (!\U_Data_Processing|cnt_reg [23] & (!\U_Data_Processing|cnt_cnt [23] 
// & (\U_Data_Processing|cnt_cnt [22] $ (!\U_Data_Processing|cnt_reg [22]))))

	.dataa(\U_Data_Processing|cnt_reg [23]),
	.datab(\U_Data_Processing|cnt_cnt [22]),
	.datac(\U_Data_Processing|cnt_reg [22]),
	.datad(\U_Data_Processing|cnt_cnt [23]),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~11 .lut_mask = 16'h8241;
defparam \U_Data_Processing|always5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneive_lcell_comb \U_Data_Processing|always5~12 (
// Equation(s):
// \U_Data_Processing|always5~12_combout  = (\U_Data_Processing|cnt_cnt [25] & (\U_Data_Processing|cnt_reg [25] & (\U_Data_Processing|cnt_cnt [24] $ (!\U_Data_Processing|cnt_reg [24])))) # (!\U_Data_Processing|cnt_cnt [25] & (!\U_Data_Processing|cnt_reg [25] 
// & (\U_Data_Processing|cnt_cnt [24] $ (!\U_Data_Processing|cnt_reg [24]))))

	.dataa(\U_Data_Processing|cnt_cnt [25]),
	.datab(\U_Data_Processing|cnt_reg [25]),
	.datac(\U_Data_Processing|cnt_cnt [24]),
	.datad(\U_Data_Processing|cnt_reg [24]),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~12 .lut_mask = 16'h9009;
defparam \U_Data_Processing|always5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N7
dffeas \U_Data_Processing|cnt_cnt[26] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_cnt~18_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[26] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneive_lcell_comb \U_Data_Processing|always5~13 (
// Equation(s):
// \U_Data_Processing|always5~13_combout  = (\U_Data_Processing|cnt_cnt [27] & (\U_Data_Processing|cnt_reg [27] & (\U_Data_Processing|cnt_reg [26] $ (!\U_Data_Processing|cnt_cnt [26])))) # (!\U_Data_Processing|cnt_cnt [27] & (!\U_Data_Processing|cnt_reg [27] 
// & (\U_Data_Processing|cnt_reg [26] $ (!\U_Data_Processing|cnt_cnt [26]))))

	.dataa(\U_Data_Processing|cnt_cnt [27]),
	.datab(\U_Data_Processing|cnt_reg [26]),
	.datac(\U_Data_Processing|cnt_reg [27]),
	.datad(\U_Data_Processing|cnt_cnt [26]),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~13 .lut_mask = 16'h8421;
defparam \U_Data_Processing|always5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneive_lcell_comb \U_Data_Processing|always5~14 (
// Equation(s):
// \U_Data_Processing|always5~14_combout  = (\U_Data_Processing|always5~11_combout  & (\U_Data_Processing|always5~13_combout  & (\U_Data_Processing|always5~12_combout  & \U_Data_Processing|always5~10_combout )))

	.dataa(\U_Data_Processing|always5~11_combout ),
	.datab(\U_Data_Processing|always5~13_combout ),
	.datac(\U_Data_Processing|always5~12_combout ),
	.datad(\U_Data_Processing|always5~10_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~14 .lut_mask = 16'h8000;
defparam \U_Data_Processing|always5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneive_lcell_comb \U_Data_Processing|always5~15 (
// Equation(s):
// \U_Data_Processing|always5~15_combout  = (\U_Data_Processing|cnt_reg [29] & (\U_Data_Processing|cnt_cnt [29] & (\U_Data_Processing|cnt_cnt [28] $ (!\U_Data_Processing|cnt_reg [28])))) # (!\U_Data_Processing|cnt_reg [29] & (!\U_Data_Processing|cnt_cnt [29] 
// & (\U_Data_Processing|cnt_cnt [28] $ (!\U_Data_Processing|cnt_reg [28]))))

	.dataa(\U_Data_Processing|cnt_reg [29]),
	.datab(\U_Data_Processing|cnt_cnt [29]),
	.datac(\U_Data_Processing|cnt_cnt [28]),
	.datad(\U_Data_Processing|cnt_reg [28]),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~15 .lut_mask = 16'h9009;
defparam \U_Data_Processing|always5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N27
dffeas \U_Data_Processing|cnt_cnt[30] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_cnt~22_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[30] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
cycloneive_lcell_comb \U_Data_Processing|always5~16 (
// Equation(s):
// \U_Data_Processing|always5~16_combout  = (\U_Data_Processing|cnt_cnt [30] & (\U_Data_Processing|cnt_reg [30] & (\U_Data_Processing|cnt_reg [31] $ (!\U_Data_Processing|cnt_cnt [31])))) # (!\U_Data_Processing|cnt_cnt [30] & (!\U_Data_Processing|cnt_reg [30] 
// & (\U_Data_Processing|cnt_reg [31] $ (!\U_Data_Processing|cnt_cnt [31]))))

	.dataa(\U_Data_Processing|cnt_cnt [30]),
	.datab(\U_Data_Processing|cnt_reg [31]),
	.datac(\U_Data_Processing|cnt_cnt [31]),
	.datad(\U_Data_Processing|cnt_reg [30]),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~16 .lut_mask = 16'h8241;
defparam \U_Data_Processing|always5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneive_lcell_comb \U_Data_Processing|always5~17 (
// Equation(s):
// \U_Data_Processing|always5~17_combout  = (\U_Data_Processing|always5~15_combout  & (\U_Data_Processing|always5~14_combout  & (\U_Data_Processing|always5~16_combout  & \U_Data_Processing|always5~9_combout )))

	.dataa(\U_Data_Processing|always5~15_combout ),
	.datab(\U_Data_Processing|always5~14_combout ),
	.datac(\U_Data_Processing|always5~16_combout ),
	.datad(\U_Data_Processing|always5~9_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~17 .lut_mask = 16'h8000;
defparam \U_Data_Processing|always5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N15
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[1] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N9
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[1] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N17
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[0] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N3
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[0] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N27
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[2] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N21
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[2] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N21
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[3] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N23
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[3] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \U_Data_Processing|LessThan5~0 (
// Equation(s):
// \U_Data_Processing|LessThan5~0_combout  = ((!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~4_combout  & !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~2_combout )) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~6_combout )

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~6_combout ),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~4_combout ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~2_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan5~0 .lut_mask = 16'h555F;
defparam \U_Data_Processing|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[5] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N29
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[5] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N23
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[4] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N7
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[4] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N27
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[6] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N9
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[6] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N5
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[7] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N19
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[7] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N21
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[8] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N5
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[8] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \U_Data_Processing|LessThan5~1 (
// Equation(s):
// \U_Data_Processing|LessThan5~1_combout  = (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~10_combout  & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~16_combout  & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~12_combout  & 
// !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~14_combout )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~10_combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~16_combout ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~12_combout ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~14_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan5~1 .lut_mask = 16'h0001;
defparam \U_Data_Processing|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N23
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[9] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N15
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[9] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N23
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[10] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N17
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[10] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N19
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[11] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[11] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[11] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[11] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N15
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[12] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_a [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[12] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_bwp|dffe15a[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[12] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[12] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_brp|dffe15a[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \U_Data_Processing|LessThan5~2 (
// Equation(s):
// \U_Data_Processing|LessThan5~2_combout  = (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~24_combout  & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~22_combout  & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~20_combout  & 
// !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~18_combout )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~24_combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~22_combout ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~20_combout ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan5~2 .lut_mask = 16'h0001;
defparam \U_Data_Processing|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \U_Data_Processing|LessThan5~3 (
// Equation(s):
// \U_Data_Processing|LessThan5~3_combout  = (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~8_combout  & (\U_Data_Processing|LessThan5~1_combout  & (\U_Data_Processing|LessThan5~0_combout  & \U_Data_Processing|LessThan5~2_combout )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|op_1~8_combout ),
	.datab(\U_Data_Processing|LessThan5~1_combout ),
	.datac(\U_Data_Processing|LessThan5~0_combout ),
	.datad(\U_Data_Processing|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|LessThan5~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan5~3 .lut_mask = 16'h4000;
defparam \U_Data_Processing|LessThan5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
cycloneive_lcell_comb \U_Data_Processing|always5~18 (
// Equation(s):
// \U_Data_Processing|always5~18_combout  = (\U_Data_Processing|always5~17_combout  & ((\U_Data_Processing|LessThan5~3_combout ) # ((!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0_combout  & 
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~8_combout ))))

	.dataa(\U_Data_Processing|LessThan5~3_combout ),
	.datab(\U_Data_Processing|always5~17_combout ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~8_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~18 .lut_mask = 16'h8C88;
defparam \U_Data_Processing|always5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \U_Data_Processing|cnt[25] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[25] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \U_Data_Processing|cnt[19] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[19] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N25
dffeas \U_Data_Processing|cnt[12] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[12] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N15
dffeas \U_Data_Processing|cnt[7] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[7] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N13
dffeas \U_Data_Processing|cnt[6] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[6] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N9
dffeas \U_Data_Processing|cnt[4] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[4] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N7
dffeas \U_Data_Processing|cnt[3] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[3] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N5
dffeas \U_Data_Processing|cnt[2] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[2] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N3
dffeas \U_Data_Processing|cnt[1] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[1] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N1
dffeas \U_Data_Processing|cnt[0] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[0] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N26
cycloneive_lcell_comb \U_Data_Processing|LessThan7~1 (
// Equation(s):
// \U_Data_Processing|LessThan7~1_combout  = (\U_Data_Processing|Add2~30_combout ) # ((\U_Data_Processing|Add2~32_combout ) # ((\U_Data_Processing|Add2~28_combout ) # (\U_Data_Processing|Add2~26_combout )))

	.dataa(\U_Data_Processing|Add2~30_combout ),
	.datab(\U_Data_Processing|Add2~32_combout ),
	.datac(\U_Data_Processing|Add2~28_combout ),
	.datad(\U_Data_Processing|Add2~26_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan7~1 .lut_mask = 16'hFFFE;
defparam \U_Data_Processing|LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N0
cycloneive_lcell_comb \U_Data_Processing|LessThan7~2 (
// Equation(s):
// \U_Data_Processing|LessThan7~2_combout  = (\U_Data_Processing|cnt [3]) # ((\U_Data_Processing|cnt [2]) # ((\U_Data_Processing|cnt [1]) # (\U_Data_Processing|cnt [0])))

	.dataa(\U_Data_Processing|cnt [3]),
	.datab(\U_Data_Processing|cnt [2]),
	.datac(\U_Data_Processing|cnt [1]),
	.datad(\U_Data_Processing|cnt [0]),
	.cin(gnd),
	.combout(\U_Data_Processing|LessThan7~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan7~2 .lut_mask = 16'hFFFE;
defparam \U_Data_Processing|LessThan7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N2
cycloneive_lcell_comb \U_Data_Processing|LessThan7~3 (
// Equation(s):
// \U_Data_Processing|LessThan7~3_combout  = (\U_Data_Processing|cnt [5]) # ((\U_Data_Processing|cnt [6]) # ((\U_Data_Processing|cnt [7]) # (\U_Data_Processing|cnt [4])))

	.dataa(\U_Data_Processing|cnt [5]),
	.datab(\U_Data_Processing|cnt [6]),
	.datac(\U_Data_Processing|cnt [7]),
	.datad(\U_Data_Processing|cnt [4]),
	.cin(gnd),
	.combout(\U_Data_Processing|LessThan7~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan7~3 .lut_mask = 16'hFFFE;
defparam \U_Data_Processing|LessThan7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N12
cycloneive_lcell_comb \U_Data_Processing|LessThan7~4 (
// Equation(s):
// \U_Data_Processing|LessThan7~4_combout  = (\U_Data_Processing|cnt [9]) # (\U_Data_Processing|cnt [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_Data_Processing|cnt [9]),
	.datad(\U_Data_Processing|cnt [8]),
	.cin(gnd),
	.combout(\U_Data_Processing|LessThan7~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan7~4 .lut_mask = 16'hFFF0;
defparam \U_Data_Processing|LessThan7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N30
cycloneive_lcell_comb \U_Data_Processing|LessThan7~5 (
// Equation(s):
// \U_Data_Processing|LessThan7~5_combout  = (\U_Data_Processing|Add2~0_combout  & ((\U_Data_Processing|LessThan7~4_combout ) # ((\U_Data_Processing|LessThan7~2_combout ) # (\U_Data_Processing|LessThan7~3_combout ))))

	.dataa(\U_Data_Processing|LessThan7~4_combout ),
	.datab(\U_Data_Processing|LessThan7~2_combout ),
	.datac(\U_Data_Processing|LessThan7~3_combout ),
	.datad(\U_Data_Processing|Add2~0_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|LessThan7~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan7~5 .lut_mask = 16'hFE00;
defparam \U_Data_Processing|LessThan7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N31
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[11] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[11] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N3
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N1
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N1
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N3
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N13
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[3] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ram_address_b [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[3] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~9 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a13~q  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a13~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~9 .lut_mask = 16'h3C3C;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N6
cycloneive_lcell_comb \U_Data_Processing|LessThan4~0 (
// Equation(s):
// \U_Data_Processing|LessThan4~0_combout  = (\U_Data_Processing|cnt_reg [11]) # ((\U_Data_Processing|cnt_reg [14]) # ((\U_Data_Processing|cnt_reg [12]) # (\U_Data_Processing|cnt_reg [13])))

	.dataa(\U_Data_Processing|cnt_reg [11]),
	.datab(\U_Data_Processing|cnt_reg [14]),
	.datac(\U_Data_Processing|cnt_reg [12]),
	.datad(\U_Data_Processing|cnt_reg [13]),
	.cin(gnd),
	.combout(\U_Data_Processing|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan4~0 .lut_mask = 16'hFFFE;
defparam \U_Data_Processing|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneive_lcell_comb \U_Data_Processing|LessThan4~1 (
// Equation(s):
// \U_Data_Processing|LessThan4~1_combout  = (\U_Data_Processing|cnt_reg [15]) # ((\U_Data_Processing|cnt_reg [18]) # ((\U_Data_Processing|cnt_reg [17]) # (\U_Data_Processing|cnt_reg [16])))

	.dataa(\U_Data_Processing|cnt_reg [15]),
	.datab(\U_Data_Processing|cnt_reg [18]),
	.datac(\U_Data_Processing|cnt_reg [17]),
	.datad(\U_Data_Processing|cnt_reg [16]),
	.cin(gnd),
	.combout(\U_Data_Processing|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan4~1 .lut_mask = 16'hFFFE;
defparam \U_Data_Processing|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \U_Data_Processing|LessThan4~2 (
// Equation(s):
// \U_Data_Processing|LessThan4~2_combout  = (\U_Data_Processing|cnt_reg [22]) # ((\U_Data_Processing|cnt_reg [20]) # ((\U_Data_Processing|cnt_reg [19]) # (\U_Data_Processing|cnt_reg [21])))

	.dataa(\U_Data_Processing|cnt_reg [22]),
	.datab(\U_Data_Processing|cnt_reg [20]),
	.datac(\U_Data_Processing|cnt_reg [19]),
	.datad(\U_Data_Processing|cnt_reg [21]),
	.cin(gnd),
	.combout(\U_Data_Processing|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan4~2 .lut_mask = 16'hFFFE;
defparam \U_Data_Processing|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cycloneive_lcell_comb \U_Data_Processing|LessThan4~3 (
// Equation(s):
// \U_Data_Processing|LessThan4~3_combout  = (\U_Data_Processing|cnt_reg [23]) # ((\U_Data_Processing|cnt_reg [26]) # ((\U_Data_Processing|cnt_reg [25]) # (\U_Data_Processing|cnt_reg [24])))

	.dataa(\U_Data_Processing|cnt_reg [23]),
	.datab(\U_Data_Processing|cnt_reg [26]),
	.datac(\U_Data_Processing|cnt_reg [25]),
	.datad(\U_Data_Processing|cnt_reg [24]),
	.cin(gnd),
	.combout(\U_Data_Processing|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan4~3 .lut_mask = 16'hFFFE;
defparam \U_Data_Processing|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneive_lcell_comb \U_Data_Processing|LessThan4~4 (
// Equation(s):
// \U_Data_Processing|LessThan4~4_combout  = (\U_Data_Processing|LessThan4~2_combout ) # ((\U_Data_Processing|LessThan4~3_combout ) # ((\U_Data_Processing|LessThan4~1_combout ) # (\U_Data_Processing|LessThan4~0_combout )))

	.dataa(\U_Data_Processing|LessThan4~2_combout ),
	.datab(\U_Data_Processing|LessThan4~3_combout ),
	.datac(\U_Data_Processing|LessThan4~1_combout ),
	.datad(\U_Data_Processing|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan4~4 .lut_mask = 16'hFFFE;
defparam \U_Data_Processing|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt[31]~1 (
// Equation(s):
// \U_Data_Processing|cnt_cnt[31]~1_combout  = (\U_Data_Processing|always5~18_combout ) # ((!\U_Data_Processing|LessThan9~42_combout  & !\U_Data_Processing|FIFO_WR_EN~q ))

	.dataa(gnd),
	.datab(\U_Data_Processing|LessThan9~42_combout ),
	.datac(\U_Data_Processing|FIFO_WR_EN~q ),
	.datad(\U_Data_Processing|always5~18_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[31]~1 .lut_mask = 16'hFF03;
defparam \U_Data_Processing|cnt_cnt[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt~8 (
// Equation(s):
// \U_Data_Processing|cnt_cnt~8_combout  = (\U_Data_Processing|FIFO_WR_EN~q  & (\U_Data_Processing|Add1~12_combout  & \U_Data_Processing|always5~22_combout ))

	.dataa(\U_Data_Processing|FIFO_WR_EN~q ),
	.datab(gnd),
	.datac(\U_Data_Processing|Add1~12_combout ),
	.datad(\U_Data_Processing|always5~22_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt~8 .lut_mask = 16'hA000;
defparam \U_Data_Processing|cnt_cnt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N6
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt~9 (
// Equation(s):
// \U_Data_Processing|cnt_cnt~9_combout  = (\U_Data_Processing|always5~22_combout  & (\U_Data_Processing|FIFO_WR_EN~q  & \U_Data_Processing|Add1~14_combout ))

	.dataa(\U_Data_Processing|always5~22_combout ),
	.datab(gnd),
	.datac(\U_Data_Processing|FIFO_WR_EN~q ),
	.datad(\U_Data_Processing|Add1~14_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt~9 .lut_mask = 16'hA000;
defparam \U_Data_Processing|cnt_cnt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt~13 (
// Equation(s):
// \U_Data_Processing|cnt_cnt~13_combout  = (\U_Data_Processing|FIFO_WR_EN~q  & (\U_Data_Processing|always5~22_combout  & \U_Data_Processing|Add1~22_combout ))

	.dataa(gnd),
	.datab(\U_Data_Processing|FIFO_WR_EN~q ),
	.datac(\U_Data_Processing|always5~22_combout ),
	.datad(\U_Data_Processing|Add1~22_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt~13 .lut_mask = 16'hC000;
defparam \U_Data_Processing|cnt_cnt~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt~18 (
// Equation(s):
// \U_Data_Processing|cnt_cnt~18_combout  = (\U_Data_Processing|Add1~32_combout  & (\U_Data_Processing|always5~22_combout  & \U_Data_Processing|FIFO_WR_EN~q ))

	.dataa(\U_Data_Processing|Add1~32_combout ),
	.datab(\U_Data_Processing|always5~22_combout ),
	.datac(\U_Data_Processing|FIFO_WR_EN~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt~18 .lut_mask = 16'h8080;
defparam \U_Data_Processing|cnt_cnt~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt~22 (
// Equation(s):
// \U_Data_Processing|cnt_cnt~22_combout  = (\U_Data_Processing|always5~22_combout  & (\U_Data_Processing|FIFO_WR_EN~q  & \U_Data_Processing|Add1~40_combout ))

	.dataa(gnd),
	.datab(\U_Data_Processing|always5~22_combout ),
	.datac(\U_Data_Processing|FIFO_WR_EN~q ),
	.datad(\U_Data_Processing|Add1~40_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt~22_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt~22 .lut_mask = 16'hC000;
defparam \U_Data_Processing|cnt_cnt~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [12] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [13])))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [12]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [13]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10 .lut_mask = 16'h6996;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7])))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .lut_mask = 16'h6996;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4])))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .lut_mask = 16'h6996;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2])))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .lut_mask = 16'h6996;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [13] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [12])))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [13]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [12]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10 .lut_mask = 16'h6996;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9])))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .lut_mask = 16'h6996;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4])))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .lut_mask = 16'h6996;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2])))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .lut_mask = 16'h6996;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .lut_mask = 16'h0FF0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0])

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .lut_mask = 16'h3C3C;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3]))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .lut_mask = 16'hA55A;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]))

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .lut_mask = 16'hC33C;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .lut_mask = 16'h0FF0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3])

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .lut_mask = 16'h33CC;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .lut_mask = 16'h9696;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .lut_mask = 16'h9966;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .lut_mask = 16'h3C3C;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6])

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .lut_mask = 16'h33CC;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .lut_mask = 16'hA55A;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .lut_mask = 16'h9966;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9 .lut_mask = 16'h0FF0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9])

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9 .lut_mask = 16'h55AA;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [12] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [13]))

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [12]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [11]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [13]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11 .lut_mask = 16'hC33C;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor11 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor11~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [13] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [12]))

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [13]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [12]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor11~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor11 .lut_mask = 16'hC33C;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor12 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor12~combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [13] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [12])

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [13]),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [12]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor12~combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor12 .lut_mask = 16'h33CC;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cycloneive_lcell_comb \U_Data_Processing|trigger~0 (
// Equation(s):
// \U_Data_Processing|trigger~0_combout  = (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [8] & (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [11] & 
// (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [9] & \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [10])))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.cin(gnd),
	.combout(\U_Data_Processing|trigger~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|trigger~0 .lut_mask = 16'h8000;
defparam \U_Data_Processing|trigger~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N18
cycloneive_lcell_comb \U_Data_Processing|trigger~1 (
// Equation(s):
// \U_Data_Processing|trigger~1_combout  = (\U_Data_Processing|trigger~0_combout  & (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [14] & (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [13] & 
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [12])))

	.dataa(\U_Data_Processing|trigger~0_combout ),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.cin(gnd),
	.combout(\U_Data_Processing|trigger~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|trigger~1 .lut_mask = 16'h8000;
defparam \U_Data_Processing|trigger~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \U_Data_Processing|LessThan1~0 (
// Equation(s):
// \U_Data_Processing|LessThan1~0_combout  = (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2] & (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1] & 
// (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3] & \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0])))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.cin(gnd),
	.combout(\U_Data_Processing|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan1~0 .lut_mask = 16'h8000;
defparam \U_Data_Processing|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \U_Data_Processing|LessThan1~1 (
// Equation(s):
// \U_Data_Processing|LessThan1~1_combout  = (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5] & (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6] & 
// (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4] & \U_Data_Processing|LessThan1~0_combout )))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datad(\U_Data_Processing|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan1~1 .lut_mask = 16'h8000;
defparam \U_Data_Processing|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \U_Data_Processing|trigger~2 (
// Equation(s):
// \U_Data_Processing|trigger~2_combout  = (\U_Data_Processing|trigger~1_combout  & ((\U_Data_Processing|LessThan1~1_combout ) # ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7])))) # (!\U_Data_Processing|trigger~1_combout  
// & (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [15] & ((\U_Data_Processing|LessThan1~1_combout ) # (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7]))))

	.dataa(\U_Data_Processing|trigger~1_combout ),
	.datab(\U_Data_Processing|LessThan1~1_combout ),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\U_Data_Processing|trigger~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|trigger~2 .lut_mask = 16'hFAC8;
defparam \U_Data_Processing|trigger~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[28]~62 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[28]~62_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\U_UART|Div2|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// ((!\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\U_UART|Div2|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[28]~62 .lut_mask = 16'hC4C0;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[28]~65 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[28]~65_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\U_UART|Mod7|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// ((\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[28]~65 .lut_mask = 16'hA0E0;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[28]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[33]~66 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[33]~66_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\U_UART|Mod7|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// ((\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[33]~66 .lut_mask = 16'hAA08;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[33]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N6
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[28]~62 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[28]~62_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\U_UART|Div5|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// ((\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\U_UART|Div5|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[28]~62 .lut_mask = 16'hAA08;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[28]~65 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[28]~65_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\U_UART|Mod3|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// ((!\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\U_UART|Mod3|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[28]~65 .lut_mask = 16'hB0A0;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[28]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[33]~66 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[33]~66_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\U_UART|Mod3|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// ((\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\U_UART|Mod3|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[33]~66 .lut_mask = 16'h88C8;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[33]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N2
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[33]~63 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[33]~63_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\U_UART|Div2|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// ((\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datab(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[33]~63 .lut_mask = 16'h88C8;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[33]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[33]~63 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[33]~63_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\U_UART|Div5|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// ((!\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\U_UART|Div5|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datac(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[33]~63 .lut_mask = 16'hDC00;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[33]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|state~13 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|state~13_combout  = (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_STOP~q  & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|state~11_combout ) # 
// (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state~11_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_STOP~q ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|state~13 .lut_mask = 16'h2300;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~25 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~25_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~16_combout  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~0_combout ))) # 
// (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout ))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~16_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~25 .lut_mask = 16'hA808;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[5]~26 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[5]~26_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~16_combout  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~1_combout ))) # 
// (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout ))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~16_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[5]~26 .lut_mask = 16'hA808;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[4]~27 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[4]~27_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~16_combout  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~2_combout ))) # 
// (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout ))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~16_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[4]~27 .lut_mask = 16'hA808;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[7]~28 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[7]~28_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~16_combout  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~3_combout ))) # 
// (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout ))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~16_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[7]~28 .lut_mask = 16'hA808;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[2]~29 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[2]~29_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~16_combout  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~4_combout )) # 
// (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout )))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~4_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~16_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[2]~29 .lut_mask = 16'hAC00;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N2
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[1]~30 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[1]~30_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~16_combout  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~5_combout )) # 
// (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout )))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~5_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~16_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[1]~30 .lut_mask = 16'hAC00;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[0]~31 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[0]~31_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~16_combout  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~6_combout )) # 
// (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout )))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~6_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~16_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[0]~31 .lut_mask = 16'hAC00;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[3]~32 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[3]~32_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~16_combout  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~7_combout ))) # 
// (!\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q  & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout ))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[6]~16_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Equal3~0_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~q ),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[3]~32 .lut_mask = 16'hA808;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[23]~64 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[23]~64_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14])) # (!\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datac(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[23]~64 .lut_mask = 16'hD800;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[23]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[22]~65 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[22]~65_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [13])) # (!\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datac(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[22]~65 .lut_mask = 16'h8A80;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[27]~66 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[27]~66_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12]))) # (!\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ))))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\U_UART|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[27]~66 .lut_mask = 16'hE400;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[27]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[23]~67 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[23]~67_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6])) # (!\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[23]~67 .lut_mask = 16'hB800;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[23]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[22]~68 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[22]~68_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [5]))) # (!\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(\U_UART|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[22]~68 .lut_mask = 16'hE200;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[22]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[27]~69 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[27]~69_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4])) # (!\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datac(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[27]~69 .lut_mask = 16'h88A0;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneive_lcell_comb \U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~70 (
// Equation(s):
// \U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~70_combout  = (\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [3]))) # (!\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datac(\U_UART|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\U_UART|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~70 .lut_mask = 16'hCA00;
defparam \U_UART|Mod7|auto_generated|divider|divider|StageOut[32]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N12
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[23]~64 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[23]~64_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6])) # (!\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datac(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[23]~64 .lut_mask = 16'hD080;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[23]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[22]~65 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[22]~65_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [5])) # (!\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datac(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[22]~65 .lut_mask = 16'hD080;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N2
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[27]~66 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[27]~66_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4])) # (!\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datab(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[27]~66 .lut_mask = 16'hB080;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[27]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[23]~67 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[23]~67_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14])) # (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[23]~67 .lut_mask = 16'hB800;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[23]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[22]~68 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[22]~68_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [13])) # (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[22]~68 .lut_mask = 16'hB800;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[22]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[27]~69 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[27]~69_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12])) # (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datab(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[27]~69 .lut_mask = 16'h88C0;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cycloneive_lcell_comb \U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~70 (
// Equation(s):
// \U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~70_combout  = (\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [11]))) # (!\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datac(\U_UART|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\U_UART|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~70 .lut_mask = 16'hC0A0;
defparam \U_UART|Mod3|auto_generated|divider|divider|StageOut[32]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
cycloneive_lcell_comb \U_UART|Div2|auto_generated|divider|divider|StageOut[32]~67 (
// Equation(s):
// \U_UART|Div2|auto_generated|divider|divider|StageOut[32]~67_combout  = (\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [11])) # (!\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\U_UART|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datac(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\U_UART|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div2|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[32]~67 .lut_mask = 16'h88A0;
defparam \U_UART|Div2|auto_generated|divider|divider|StageOut[32]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \U_UART|Div5|auto_generated|divider|divider|StageOut[32]~67 (
// Equation(s):
// \U_UART|Div5|auto_generated|divider|divider|StageOut[32]~67_combout  = (\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [3]))) # (!\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\U_UART|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(\U_UART|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|Div5|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[32]~67 .lut_mask = 16'hE400;
defparam \U_UART|Div5|auto_generated|divider|divider|StageOut[32]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~26 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~26_combout  = (\U_UART|i [1] & ((\U_UART|UART_DATA_TEXT|din_r~20_combout  $ (!\U_UART|i [0])))) # (!\U_UART|i [1] & (\U_UART|UART_DATA_TEXT|din_r~19_combout  & (!\U_UART|UART_DATA_TEXT|din_r~20_combout )))

	.dataa(\U_UART|UART_DATA_TEXT|din_r~19_combout ),
	.datab(\U_UART|UART_DATA_TEXT|din_r~20_combout ),
	.datac(\U_UART|i [0]),
	.datad(\U_UART|i [1]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~26_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~26 .lut_mask = 16'hC322;
defparam \U_UART|UART_DATA_TEXT|din_r~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|din_r~27 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|din_r~27_combout  = (\U_UART|UART_DATA_TEXT|din_r[1]~9_combout  & ((\U_UART|UART_DATA_TEXT|din_r~20_combout  & (\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [0])) # (!\U_UART|UART_DATA_TEXT|din_r~20_combout  & 
// ((\U_UART|UART_DATA_TEXT|din_r~26_combout ))))) # (!\U_UART|UART_DATA_TEXT|din_r[1]~9_combout  & (((\U_UART|UART_DATA_TEXT|din_r~26_combout  & \U_UART|UART_DATA_TEXT|din_r~20_combout ))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data [0]),
	.datab(\U_UART|UART_DATA_TEXT|din_r[1]~9_combout ),
	.datac(\U_UART|UART_DATA_TEXT|din_r~26_combout ),
	.datad(\U_UART|UART_DATA_TEXT|din_r~20_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|din_r~27_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|din_r~27 .lut_mask = 16'hB8C0;
defparam \U_UART|UART_DATA_TEXT|din_r~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cycloneive_lcell_comb \U_UART|i[0]~3 (
// Equation(s):
// \U_UART|i[0]~3_combout  = !\U_UART|i [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|i [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|i[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|i[0]~3 .lut_mask = 16'h0F0F;
defparam \U_UART|i[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N8
cycloneive_lcell_comb \U_UART|arry[11][1]~0 (
// Equation(s):
// \U_UART|arry[11][1]~0_combout  = !\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\U_UART|arry[11][1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|arry[11][1]~0 .lut_mask = 16'h00FF;
defparam \U_UART|arry[11][1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N2
cycloneive_lcell_comb \U_UART|arry[3][1]~1 (
// Equation(s):
// \U_UART|arry[3][1]~1_combout  = !\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|arry[3][1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|arry[3][1]~1 .lut_mask = 16'h0F0F;
defparam \U_UART|arry[3][1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~0_combout  = !\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_START~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_START~q ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~0 .lut_mask = 16'h00FF;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_DATA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_START~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_START~0_combout  = !\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_STOP~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_STOP~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_START~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_START~0 .lut_mask = 16'h0F0F;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|state.RX_STATE_START~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h00FF;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|tx~_wirecell (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|tx~_wirecell_combout  = !\U_UART|UART_DATA_TEXT|UART_TX_DATA|tx~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART|UART_DATA_TEXT|UART_TX_DATA|tx~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|tx~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|tx~_wirecell .lut_mask = 16'h0F0F;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|tx~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: JTAG_X1_Y12_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: FF_X19_Y14_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 .lut_mask = 16'hC30C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 .lut_mask = 16'hA5A5;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hEE50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hCEC2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hAAC8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0002;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .lut_mask = 16'h0023;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .lut_mask = 16'h0C0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .lut_mask = 16'h0700;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'hCCEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 .lut_mask = 16'hFF8C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'h000A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 .lut_mask = 16'hAAAE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'h2A00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'hCF0D;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'hEEAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .lut_mask = 16'h0021;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .lut_mask = 16'h8088;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .lut_mask = 16'hF7F4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFFCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'h3222;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'h1D11;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .lut_mask = 16'hFF08;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 .lut_mask = 16'hEEEA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 .lut_mask = 16'hF4F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .lut_mask = 16'hF00F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11 .lut_mask = 16'h9988;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b124:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 19;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 19;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X14_Y13_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 .lut_mask = 16'hA5A5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b124:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 19;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_logical_ram_width = 19;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b124:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_width = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 19;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_width = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_logical_ram_width = 19;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b124:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_width = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 19;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_width = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_logical_ram_width = 19;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b124:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_data_width = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 19;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_data_width = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_logical_ram_width = 19;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2 .lut_mask = 16'hEC20;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \auto_signaltap_0|acq_data_in_reg[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N25
dffeas \auto_signaltap_0|acq_data_in_reg[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N25
dffeas \auto_signaltap_0|acq_data_in_reg[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N1
dffeas \auto_signaltap_0|acq_data_in_reg[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \auto_signaltap_0|acq_data_in_reg[4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N11
dffeas \auto_signaltap_0|acq_data_in_reg[5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N25
dffeas \auto_signaltap_0|acq_data_in_reg[6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \auto_signaltap_0|acq_data_in_reg[7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N17
dffeas \auto_signaltap_0|acq_data_in_reg[8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \auto_signaltap_0|acq_data_in_reg[9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N3
dffeas \auto_signaltap_0|acq_data_in_reg[10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N29
dffeas \auto_signaltap_0|acq_data_in_reg[11] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N25
dffeas \auto_signaltap_0|acq_data_in_reg[12] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N1
dffeas \auto_signaltap_0|acq_data_in_reg[13] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N1
dffeas \auto_signaltap_0|acq_data_in_reg[14] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N1
dffeas \auto_signaltap_0|acq_data_in_reg[15] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \auto_signaltap_0|acq_data_in_reg[16] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N11
dffeas \auto_signaltap_0|acq_data_in_reg[17] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N25
dffeas \auto_signaltap_0|acq_data_in_reg[18] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART|UART_DATA_TEXT|UART_TX_DATA|tx~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N27
dffeas \auto_signaltap_0|acq_trigger_in_reg[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N9
dffeas \auto_signaltap_0|acq_trigger_in_reg[6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N9
dffeas \auto_signaltap_0|acq_trigger_in_reg[9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \auto_signaltap_0|acq_trigger_in_reg[14] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N9
dffeas \auto_signaltap_0|acq_trigger_in_reg[16] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\KEY~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N27
dffeas \auto_signaltap_0|acq_trigger_in_reg[17] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RX~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N3
dffeas \auto_signaltap_0|acq_trigger_in_reg[18] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART|UART_DATA_TEXT|UART_TX_DATA|tx~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0 .lut_mask = 16'h5500;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .lut_mask = 16'h4000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .lut_mask = 16'h0033;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 .lut_mask = 16'hAA2A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .lut_mask = 16'h0E0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .lut_mask = 16'hAFAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 .lut_mask = 16'hF0E0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .lut_mask = 16'h74AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .lut_mask = 16'h0660;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .lut_mask = 16'hA000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .lut_mask = 16'h0003;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .lut_mask = 16'hEA2A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .lut_mask = 16'h0032;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .lut_mask = 16'hF0F8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~6 .lut_mask = 16'hFEFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 .lut_mask = 16'h7F80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1 .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 .lut_mask = 16'h0440;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 .lut_mask = 16'h0440;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .lut_mask = 16'h0021;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .lut_mask = 16'h5450;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .lut_mask = 16'h30FC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .lut_mask = 16'hC000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .lut_mask = 16'hA000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 .lut_mask = 16'h3230;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 .lut_mask = 16'h3130;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .lut_mask = 16'hCC00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .lut_mask = 16'h00C8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .lut_mask = 16'h3000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .lut_mask = 16'h2AA2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .lut_mask = 16'h5540;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~0 .lut_mask = 16'hC000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .lut_mask = 16'hE0E0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .lut_mask = 16'h00F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .lut_mask = 16'h3300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .lut_mask = 16'h3300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .lut_mask = 16'h00F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .lut_mask = 16'h00F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 .lut_mask = 16'h3300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 .lut_mask = 16'h3300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 .lut_mask = 16'h3300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 .lut_mask = 16'h3300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .lut_mask = 16'h00CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 .lut_mask = 16'h0300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .lut_mask = 16'hF870;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .lut_mask = 16'hC0D1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~1 .lut_mask = 16'hFAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N25
dffeas \auto_signaltap_0|trigger_in_reg (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|trigger_in_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|trigger_in_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|trigger_in_reg .is_wysiwyg = "true";
defparam \auto_signaltap_0|trigger_in_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .lut_mask = 16'hE2E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .lut_mask = 16'h00F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .lut_mask = 16'h00CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .lut_mask = 16'h0A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .lut_mask = 16'h0A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .lut_mask = 16'hD8F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .lut_mask = 16'hEC4C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .lut_mask = 16'h0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .lut_mask = 16'hDF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .lut_mask = 16'h0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [10]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .lut_mask = 16'hEC4C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .lut_mask = 16'h3030;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .lut_mask = 16'hEC4C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .lut_mask = 16'h0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .lut_mask = 16'hEC4C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .lut_mask = 16'h0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .lut_mask = 16'hEC4C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .lut_mask = 16'h0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 .lut_mask = 16'hE4CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .lut_mask = 16'h0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 .lut_mask = 16'hDF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 .lut_mask = 16'hE2E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 .lut_mask = 16'hE4CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [19]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [19]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 .lut_mask = 16'hEC4C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [20]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [19]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 .lut_mask = 16'hEC4C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [21]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 .lut_mask = 16'hEC4C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [22]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [21]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 .lut_mask = 16'hEC4C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [22]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 .lut_mask = 16'hFAFA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 .lut_mask = 16'hDF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 .lut_mask = 16'h2000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .lut_mask = 16'h0500;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1 .lut_mask = 16'hC4CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 .lut_mask = 16'hF0FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .lut_mask = 16'hEFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .lut_mask = 16'hDCCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [9]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [12]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [14]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [16]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16~portbdataout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [17]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [18]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 .lut_mask = 16'hFFF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~12 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~12 .lut_mask = 16'h3FC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9 .lut_mask = 16'h4C00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~10 .lut_mask = 16'h6A3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11 .lut_mask = 16'h0700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .lut_mask = 16'h5F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.datab(\auto_signaltap_0|trigger_in_reg~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .lut_mask = 16'hB8BD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|trigger_in_reg~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .lut_mask = 16'h70B0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 .lut_mask = 16'h60F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 .lut_mask = 16'h70D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [49]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [16]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [48]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [16]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 .lut_mask = 16'h60F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [52]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [51]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [17]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [17]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 .lut_mask = 16'h60F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [54]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [18]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [55]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [18]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .lut_mask = 16'h2A8A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \ADC_DCO_P~input (
	.i(ADC_DCO_P),
	.ibar(gnd),
	.o(\ADC_DCO_P~input_o ));
// synopsys translate_off
defparam \ADC_DCO_P~input .bus_hold = "false";
defparam \ADC_DCO_P~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N22
cycloneive_io_ibuf \RX~input (
	.i(RX),
	.ibar(gnd),
	.o(\RX~input_o ));
// synopsys translate_off
defparam \RX~input .bus_hold = "false";
defparam \RX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE~clkctrl_outclk ));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE~clkctrl .clock_type = "global clock";
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \U_Data_Processing|trigger~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\U_Data_Processing|trigger~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\U_Data_Processing|trigger~clkctrl_outclk ));
// synopsys translate_off
defparam \U_Data_Processing|trigger~clkctrl .clock_type = "global clock";
defparam \U_Data_Processing|trigger~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \U_UART|FIFO_RD_CLK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\U_UART|FIFO_RD_CLK~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \U_UART|FIFO_RD_CLK~clkctrl .clock_type = "global clock";
defparam \U_UART|FIFO_RD_CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \U_Data_Processing|adc_in_reg[0]~feeder (
// Equation(s):
// \U_Data_Processing|adc_in_reg[0]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.cin(gnd),
	.combout(\U_Data_Processing|adc_in_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|adc_in_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[0]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N28
cycloneive_lcell_comb \U_Data_Processing|adc_in_reg[10]~feeder (
// Equation(s):
// \U_Data_Processing|adc_in_reg[10]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.cin(gnd),
	.combout(\U_Data_Processing|adc_in_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|adc_in_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[2]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N2
cycloneive_lcell_comb \U_Data_Processing|adc_in_reg[12]~feeder (
// Equation(s):
// \U_Data_Processing|adc_in_reg[12]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.cin(gnd),
	.combout(\U_Data_Processing|adc_in_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|adc_in_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[4]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N6
cycloneive_lcell_comb \U_Data_Processing|adc_in_reg[14]~feeder (
// Equation(s):
// \U_Data_Processing|adc_in_reg[14]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.cin(gnd),
	.combout(\U_Data_Processing|adc_in_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|adc_in_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N12
cycloneive_lcell_comb \U_Data_Processing|adc_in_reg[15]~feeder (
// Equation(s):
// \U_Data_Processing|adc_in_reg[15]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.cin(gnd),
	.combout(\U_Data_Processing|adc_in_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|adc_in_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[6]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \U_Data_Processing|adc_in_reg[1]~feeder (
// Equation(s):
// \U_Data_Processing|adc_in_reg[1]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\U_Data_Processing|adc_in_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|adc_in_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \U_Data_Processing|adc_in_reg[2]~feeder (
// Equation(s):
// \U_Data_Processing|adc_in_reg[2]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\U_Data_Processing|adc_in_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|adc_in_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[8]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[10]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \U_Data_Processing|adc_in_reg[6]~feeder (
// Equation(s):
// \U_Data_Processing|adc_in_reg[6]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\U_Data_Processing|adc_in_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|adc_in_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[12]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[12]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \U_Data_Processing|adc_in_reg[7]~feeder (
// Equation(s):
// \U_Data_Processing|adc_in_reg[7]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\U_Data_Processing|adc_in_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|adc_in_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[13]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \U_Data_Processing|adc_in_reg[9]~feeder (
// Equation(s):
// \U_Data_Processing|adc_in_reg[9]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.cin(gnd),
	.combout(\U_Data_Processing|adc_in_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|adc_in_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|adc_in_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[4]~feeder (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[4]~feeder_combout  = \U_UART|UART_DATA_TEXT|din_r [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|UART_DATA_TEXT|din_r [4]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[4]~feeder .lut_mask = 16'hFF00;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~feeder (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~feeder_combout  = \U_UART|UART_DATA_TEXT|din_r [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|UART_DATA_TEXT|din_r [7]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~feeder .lut_mask = 16'hFF00;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[2]~feeder (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[2]~feeder_combout  = \U_UART|UART_DATA_TEXT|din_r [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|UART_DATA_TEXT|din_r [2]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[2]~feeder .lut_mask = 16'hFF00;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[6]~feeder (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[6]~feeder_combout  = \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [6]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[6]~feeder .lut_mask = 16'hFF00;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[5]~feeder (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[5]~feeder_combout  = \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [5]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[5]~feeder .lut_mask = 16'hFF00;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[4]~feeder (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[4]~feeder_combout  = \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [4]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[4]~feeder .lut_mask = 16'hFF00;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[7]~feeder (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[7]~feeder_combout  = \U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|UART_DATA_TEXT|UART_RX_DATA|scratch [7]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[7]~feeder .lut_mask = 16'hFF00;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[13]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[13]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [13]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[13]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[11]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[11]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [11]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [10]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[5]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[13]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[13]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [13]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[13]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [10]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [11]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[13]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[13]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[13]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [11]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N8
cycloneive_lcell_comb \U_Data_Processing|FIFO_IN_REG[15]~feeder (
// Equation(s):
// \U_Data_Processing|FIFO_IN_REG[15]~feeder_combout  = \U_Data_Processing|adc_in_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_Data_Processing|adc_in_reg [15]),
	.cin(gnd),
	.combout(\U_Data_Processing|FIFO_IN_REG[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[15]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|FIFO_IN_REG[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N26
cycloneive_lcell_comb \U_Data_Processing|FIFO_IN_REG[14]~feeder (
// Equation(s):
// \U_Data_Processing|FIFO_IN_REG[14]~feeder_combout  = \U_Data_Processing|adc_in_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_Data_Processing|adc_in_reg [14]),
	.cin(gnd),
	.combout(\U_Data_Processing|FIFO_IN_REG[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[14]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|FIFO_IN_REG[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N20
cycloneive_lcell_comb \U_Data_Processing|FIFO_IN_REG[13]~feeder (
// Equation(s):
// \U_Data_Processing|FIFO_IN_REG[13]~feeder_combout  = \U_Data_Processing|adc_in_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_Data_Processing|adc_in_reg [13]),
	.cin(gnd),
	.combout(\U_Data_Processing|FIFO_IN_REG[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[13]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|FIFO_IN_REG[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneive_lcell_comb \U_Data_Processing|FIFO_IN_REG[12]~feeder (
// Equation(s):
// \U_Data_Processing|FIFO_IN_REG[12]~feeder_combout  = \U_Data_Processing|adc_in_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_Data_Processing|adc_in_reg [12]),
	.cin(gnd),
	.combout(\U_Data_Processing|FIFO_IN_REG[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[12]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|FIFO_IN_REG[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \U_Data_Processing|FIFO_IN_REG[11]~feeder (
// Equation(s):
// \U_Data_Processing|FIFO_IN_REG[11]~feeder_combout  = \U_Data_Processing|adc_in_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_Data_Processing|adc_in_reg [11]),
	.cin(gnd),
	.combout(\U_Data_Processing|FIFO_IN_REG[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[11]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|FIFO_IN_REG[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N16
cycloneive_lcell_comb \U_Data_Processing|FIFO_IN_REG[10]~feeder (
// Equation(s):
// \U_Data_Processing|FIFO_IN_REG[10]~feeder_combout  = \U_Data_Processing|adc_in_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_Data_Processing|adc_in_reg [10]),
	.cin(gnd),
	.combout(\U_Data_Processing|FIFO_IN_REG[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[10]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|FIFO_IN_REG[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \U_Data_Processing|FIFO_IN_REG[2]~feeder (
// Equation(s):
// \U_Data_Processing|FIFO_IN_REG[2]~feeder_combout  = \U_Data_Processing|adc_in_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_Data_Processing|adc_in_reg [2]),
	.cin(gnd),
	.combout(\U_Data_Processing|FIFO_IN_REG[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[2]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|FIFO_IN_REG[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \U_Data_Processing|FIFO_IN_REG[7]~feeder (
// Equation(s):
// \U_Data_Processing|FIFO_IN_REG[7]~feeder_combout  = \U_Data_Processing|adc_in_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_Data_Processing|adc_in_reg [7]),
	.cin(gnd),
	.combout(\U_Data_Processing|FIFO_IN_REG[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[7]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|FIFO_IN_REG[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \U_Data_Processing|FIFO_IN_REG[6]~feeder (
// Equation(s):
// \U_Data_Processing|FIFO_IN_REG[6]~feeder_combout  = \U_Data_Processing|adc_in_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_Data_Processing|adc_in_reg [6]),
	.cin(gnd),
	.combout(\U_Data_Processing|FIFO_IN_REG[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[6]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|FIFO_IN_REG[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \U_Data_Processing|FIFO_IN_REG[5]~feeder (
// Equation(s):
// \U_Data_Processing|FIFO_IN_REG[5]~feeder_combout  = \U_Data_Processing|adc_in_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_Data_Processing|adc_in_reg [5]),
	.cin(gnd),
	.combout(\U_Data_Processing|FIFO_IN_REG[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[5]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|FIFO_IN_REG[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \U_Data_Processing|FIFO_IN_REG[4]~feeder (
// Equation(s):
// \U_Data_Processing|FIFO_IN_REG[4]~feeder_combout  = \U_Data_Processing|adc_in_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_Data_Processing|adc_in_reg [4]),
	.cin(gnd),
	.combout(\U_Data_Processing|FIFO_IN_REG[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[4]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|FIFO_IN_REG[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \U_Data_Processing|FIFO_IN_REG[1]~feeder (
// Equation(s):
// \U_Data_Processing|FIFO_IN_REG[1]~feeder_combout  = \U_Data_Processing|adc_in_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_Data_Processing|adc_in_reg [1]),
	.cin(gnd),
	.combout(\U_Data_Processing|FIFO_IN_REG[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[1]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|FIFO_IN_REG[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \U_Data_Processing|FIFO_IN_REG[9]~feeder (
// Equation(s):
// \U_Data_Processing|FIFO_IN_REG[9]~feeder_combout  = \U_Data_Processing|adc_in_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_Data_Processing|adc_in_reg [9]),
	.cin(gnd),
	.combout(\U_Data_Processing|FIFO_IN_REG[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|FIFO_IN_REG[9]~feeder .lut_mask = 16'hFF00;
defparam \U_Data_Processing|FIFO_IN_REG[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|trigger_in_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \auto_signaltap_0|trigger_in_reg~feeder (
// Equation(s):
// \auto_signaltap_0|trigger_in_reg~feeder_combout  = \ADC_DIN_A[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DIN_A[7]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|trigger_in_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|trigger_in_reg~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|trigger_in_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[17]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[17]~feeder_combout  = \RX~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RX~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[16]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout  = \KEY~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \TX~output (
	.i(!\U_UART|UART_DATA_TEXT|UART_TX_DATA|tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TX),
	.obar());
// synopsys translate_off
defparam \TX~output .bus_hold = "false";
defparam \TX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \ADC_CLK~output (
	.i(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CLK),
	.obar());
// synopsys translate_off
defparam \ADC_CLK~output .bus_hold = "false";
defparam \ADC_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \ADC_PDWN~output (
	.i(!\EXT_RST_N~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_PDWN),
	.obar());
// synopsys translate_off
defparam \ADC_PDWN~output .bus_hold = "false";
defparam \ADC_PDWN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N15
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \EXT_CLK~input (
	.i(EXT_CLK),
	.ibar(gnd),
	.o(\EXT_CLK~input_o ));
// synopsys translate_off
defparam \EXT_CLK~input .bus_hold = "false";
defparam \EXT_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \EXT_CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\EXT_CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\EXT_CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \EXT_CLK~inputclkctrl .clock_type = "global clock";
defparam \EXT_CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~0_combout  = \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [0] $ (GND)
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~1  = CARRY(!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [0])

	.dataa(gnd),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~0_combout ),
	.cout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~1 ));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~0 .lut_mask = 16'hCC33;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[0]~4 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[0]~4_combout  = !\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[0]~4 .lut_mask = 16'h00FF;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N7
dffeas \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[0] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[0] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~2 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~2_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [1] & (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~1 )) # (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [1] & 
// ((\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~1 ) # (GND)))
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~3  = CARRY((!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~1 ) # (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [1]))

	.dataa(gnd),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~1 ),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~2_combout ),
	.cout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~3 ));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~2 .lut_mask = 16'h3C3F;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y10_N9
dffeas \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[1] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[1] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~6 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~6_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [3] & (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~5 )) # (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [3] & 
// ((\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~5 ) # (GND)))
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~7  = CARRY((!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~5 ) # (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [3]))

	.dataa(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~5 ),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~6_combout ),
	.cout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~7 ));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~6 .lut_mask = 16'h5A5F;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~8 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~8_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [4] & (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~7  $ (GND))) # (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [4] & 
// (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~7  & VCC))
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~9  = CARRY((\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [4] & !\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~7 ))

	.dataa(gnd),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~7 ),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~8_combout ),
	.cout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~9 ));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~8 .lut_mask = 16'hC30C;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~3 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~3_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~8_combout  & (((!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~0_combout ) # (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [0])) # 
// (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal3~0_combout )))

	.dataa(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal3~0_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [0]),
	.datac(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~8_combout ),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~3 .lut_mask = 16'h70F0;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N3
dffeas \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[4] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[4] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~10 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~10_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [5] & (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~9 )) # (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [5] & 
// ((\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~9 ) # (GND)))
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~11  = CARRY((!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~9 ) # (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [5]))

	.dataa(gnd),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~9 ),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~10_combout ),
	.cout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~11 ));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~10 .lut_mask = 16'h3C3F;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~2 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~2_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~10_combout  & (((!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~0_combout ) # (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [0])) # 
// (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal3~0_combout )))

	.dataa(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal3~0_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~10_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [0]),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~2 .lut_mask = 16'h4CCC;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N1
dffeas \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[5] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[5] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~12 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~12_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [6] & (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~11  $ (GND))) # (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [6] & 
// (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~11  & VCC))
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~13  = CARRY((\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [6] & !\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~11 ))

	.dataa(gnd),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~11 ),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~12_combout ),
	.cout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~13 ));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~12 .lut_mask = 16'hC30C;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y10_N19
dffeas \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[6] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[6] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[3] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[3] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~0_combout  = (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [2] & (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [6] & (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [1] & 
// !\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [3])))

	.dataa(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [2]),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [6]),
	.datac(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [1]),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [3]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~0 .lut_mask = 16'h0001;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~14 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~14_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [7] & (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~13 )) # (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [7] & 
// ((\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~13 ) # (GND)))
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~15  = CARRY((!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~13 ) # (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [7]))

	.dataa(gnd),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~13 ),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~14_combout ),
	.cout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~15 ));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~14 .lut_mask = 16'h3C3F;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~1 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~1_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~14_combout  & (((!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~0_combout ) # (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [0])) # 
// (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal3~0_combout )))

	.dataa(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal3~0_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~14_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [0]),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~1 .lut_mask = 16'h4CCC;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N29
dffeas \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[7] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[7] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~16 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~16_combout  = \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [8] $ (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~15 )

	.dataa(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~15 ),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~16 .lut_mask = 16'hA5A5;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~0_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~16_combout  & (((!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~0_combout ) # (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [0])) # 
// (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal3~0_combout )))

	.dataa(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal3~0_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [0]),
	.datac(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Add1~16_combout ),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~0 .lut_mask = 16'h70F0;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N27
dffeas \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[8] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[8] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~1 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~1_combout  = (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [7] & (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [5] & (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [8] & 
// !\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [4])))

	.dataa(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [7]),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [5]),
	.datac(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [8]),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [4]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~1 .lut_mask = 16'h0001;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout  = (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [0] & (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~0_combout  & \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~1_combout ))

	.dataa(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|tx_acc [0]),
	.datab(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~0_combout ),
	.datac(gnd),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~1_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2 .lut_mask = 16'h4400;
defparam \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \KEY~input (
	.i(KEY),
	.ibar(gnd),
	.o(\KEY~input_o ));
// synopsys translate_off
defparam \KEY~input .bus_hold = "false";
defparam \KEY~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~13 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~13_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~13 .lut_mask = 16'h9669;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hF0D2;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N5
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h2000;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h0FF0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N27
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~12 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~12_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~12 .lut_mask = 16'h9669;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[0]~32 (
// Equation(s):
// \U_Data_Processing|cnt_reg[0]~32_combout  = \U_Data_Processing|cnt_reg [0] $ (VCC)
// \U_Data_Processing|cnt_reg[0]~33  = CARRY(\U_Data_Processing|cnt_reg [0])

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_reg[0]~32_combout ),
	.cout(\U_Data_Processing|cnt_reg[0]~33 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[0]~32 .lut_mask = 16'h33CC;
defparam \U_Data_Processing|cnt_reg[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  $ 
// (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(gnd),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h5A5A;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \EXT_RST_N~input (
	.i(EXT_RST_N),
	.ibar(gnd),
	.o(\EXT_RST_N~input_o ));
// synopsys translate_off
defparam \EXT_RST_N~input .bus_hold = "false";
defparam \EXT_RST_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \EXT_RST_N~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\EXT_RST_N~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\EXT_RST_N~inputclkctrl_outclk ));
// synopsys translate_off
defparam \EXT_RST_N~inputclkctrl .clock_type = "global clock";
defparam \EXT_RST_N~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X26_Y11_N1
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (((!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ))))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hE1F0;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N27
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h4000;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h0FF0;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N29
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0400;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ))))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hD2F0;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N9
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N25
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// !\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hF078;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N31
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N9
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\ADC_DCO_N~input_o ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (((!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ))))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'hE1F0;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N11
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N3
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N27
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N17
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] (
	.clk(\ADC_DCO_N~input_o ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N29
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N3
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [5] & 
// ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]) # (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4])))) # (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [5] & 
// ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [4] $ (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4])) # 
// (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5])))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [4]),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'hEDB7;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'hFFEE;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N1
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[1]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N1
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N9
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N1
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] (
	.clk(\ADC_DCO_N~input_o ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N7
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N31
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N7
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] (
	.clk(\ADC_DCO_N~input_o ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [1] & 
// ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [0] $ (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])) # 
// (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]))) # (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [1] & 
// ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]) # (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]))))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [0]),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7BDE;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N25
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h3CF0;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N23
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N21
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N5
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] (
	.clk(\ADC_DCO_N~input_o ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N13
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] (
	.clk(\ADC_DCO_N~input_o ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N1
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N11
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N17
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [3] & 
// ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [2] $ (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2])) # 
// (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]))) # (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [3] & 
// ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]) # (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [2] $ 
// (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]))))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [2]),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7BDE;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ))))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h5554;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h78F0;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ 
// (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h9669;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N3
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h0FF0;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N21
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ 
// (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1])

	.dataa(gnd),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'hCC33;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N13
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  $ 
// (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )

	.dataa(gnd),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h3C3C;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N17
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ 
// (((!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(gnd),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hC3F0;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N23
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))

	.dataa(gnd),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0C00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )))

	.dataa(gnd),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h3CF0;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N15
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// !\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'hF0D2;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N7
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[5]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N11
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N21
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N9
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & 
// ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5] $ (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [5])) # (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g 
// [4]))) # (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [4]) # 
// (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5] $ (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [5]))))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h6FF6;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N27
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\ADC_DCO_N~input_o ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N19
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\ADC_DCO_N~input_o ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N26
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N27
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N9
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N25
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\ADC_DCO_N~input_o ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [0]),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N16
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N17
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N6
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N7
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N8
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [0] & 
// ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [1] $ (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1])) # 
// (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]))) # (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [0] & 
// ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]) # (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]))))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7DBE;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[3]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N19
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N14
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N15
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N23
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N13
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N28
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N29
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N20
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N21
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N2
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder_combout  = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N3
dffeas \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .power_up = "low";
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N12
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [2] & 
// ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [3] $ (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3])) # 
// (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]))) # (!\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [2] & 
// ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]) # (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]))))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7DBE;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N0
cycloneive_lcell_comb \HS_AD9481_IN_u1|rdreq_sig~0 (
// Equation(s):
// \HS_AD9481_IN_u1|rdreq_sig~0_combout  = (\EXT_RST_N~input_o  & ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ))))

	.dataa(\EXT_RST_N~input_o ),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|rdreq_sig~0_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|rdreq_sig~0 .lut_mask = 16'hAAA8;
defparam \HS_AD9481_IN_u1|rdreq_sig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N1
dffeas \HS_AD9481_IN_u1|rdreq_sig (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\HS_AD9481_IN_u1|rdreq_sig~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|rdreq_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|rdreq_sig .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|rdreq_sig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N10
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\HS_AD9481_IN_u1|rdreq_sig~q  & ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ))))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(\HS_AD9481_IN_u1|rdreq_sig~q ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hFE00;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \ADC_DCO_N~input (
	.i(ADC_DCO_N),
	.ibar(gnd),
	.o(\ADC_DCO_N~input_o ));
// synopsys translate_off
defparam \ADC_DCO_N~input .bus_hold = "false";
defparam \ADC_DCO_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \pll_m_inst|altpll_component|auto_generated|pll1 (
	.areset(!\EXT_RST_N~inputclkctrl_outclk ),
	.pfdena(vcc),
	.fbin(\pll_m_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\EXT_CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll_m_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll_m_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c0_high = 2;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c0_low = 2;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c1_high = 1;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c1_low = 1;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 5;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 5;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .m = 10;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .pll_compensation_delay = 3267;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 250;
defparam \pll_m_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \ADC_DIN_B[0]~input (
	.i(ADC_DIN_B[0]),
	.ibar(gnd),
	.o(\ADC_DIN_B[0]~input_o ));
// synopsys translate_off
defparam \ADC_DIN_B[0]~input .bus_hold = "false";
defparam \ADC_DIN_B[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N0
cycloneive_lcell_comb \HS_AD9481_IN_u1|din_b_r[0]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|din_b_r[0]~feeder_combout  = \ADC_DIN_B[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DIN_B[0]~input_o ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|din_b_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_b_r[0]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|din_b_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N1
dffeas \HS_AD9481_IN_u1|din_b_r[0] (
	.clk(\ADC_DCO_P~input_o ),
	.d(\HS_AD9481_IN_u1|din_b_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|din_b_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_b_r[0] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|din_b_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ram_address_a[4] (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ram_address_a [4] = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [4] $ (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ram_address_a [4]),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ram_address_a[4] .lut_mask = 16'h0FF0;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ram_address_a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h00FF;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ram_address_b[4] (
// Equation(s):
// \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ram_address_b [4] = \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(gnd),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ram_address_b [4]),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ram_address_b[4] .lut_mask = 16'h5A5A;
defparam \HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|ram_address_b[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
cycloneive_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \ADC_DIN_B[1]~input (
	.i(ADC_DIN_B[1]),
	.ibar(gnd),
	.o(\ADC_DIN_B[1]~input_o ));
// synopsys translate_off
defparam \ADC_DIN_B[1]~input .bus_hold = "false";
defparam \ADC_DIN_B[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N2
cycloneive_lcell_comb \HS_AD9481_IN_u1|din_b_r[1]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|din_b_r[1]~feeder_combout  = \ADC_DIN_B[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DIN_B[1]~input_o ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|din_b_r[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_b_r[1]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|din_b_r[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N3
dffeas \HS_AD9481_IN_u1|din_b_r[1] (
	.clk(\ADC_DCO_P~input_o ),
	.d(\HS_AD9481_IN_u1|din_b_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|din_b_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_b_r[1] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|din_b_r[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \ADC_DIN_B[2]~input (
	.i(ADC_DIN_B[2]),
	.ibar(gnd),
	.o(\ADC_DIN_B[2]~input_o ));
// synopsys translate_off
defparam \ADC_DIN_B[2]~input .bus_hold = "false";
defparam \ADC_DIN_B[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N4
cycloneive_lcell_comb \HS_AD9481_IN_u1|din_b_r[2]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|din_b_r[2]~feeder_combout  = \ADC_DIN_B[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DIN_B[2]~input_o ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|din_b_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_b_r[2]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|din_b_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N5
dffeas \HS_AD9481_IN_u1|din_b_r[2] (
	.clk(\ADC_DCO_P~input_o ),
	.d(\HS_AD9481_IN_u1|din_b_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|din_b_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_b_r[2] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|din_b_r[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \ADC_DIN_B[3]~input (
	.i(ADC_DIN_B[3]),
	.ibar(gnd),
	.o(\ADC_DIN_B[3]~input_o ));
// synopsys translate_off
defparam \ADC_DIN_B[3]~input .bus_hold = "false";
defparam \ADC_DIN_B[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N22
cycloneive_lcell_comb \HS_AD9481_IN_u1|din_b_r[3]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|din_b_r[3]~feeder_combout  = \ADC_DIN_B[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DIN_B[3]~input_o ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|din_b_r[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_b_r[3]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|din_b_r[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N23
dffeas \HS_AD9481_IN_u1|din_b_r[3] (
	.clk(\ADC_DCO_P~input_o ),
	.d(\HS_AD9481_IN_u1|din_b_r[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|din_b_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_b_r[3] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|din_b_r[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \ADC_DIN_B[4]~input (
	.i(ADC_DIN_B[4]),
	.ibar(gnd),
	.o(\ADC_DIN_B[4]~input_o ));
// synopsys translate_off
defparam \ADC_DIN_B[4]~input .bus_hold = "false";
defparam \ADC_DIN_B[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N24
cycloneive_lcell_comb \HS_AD9481_IN_u1|din_b_r[4]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|din_b_r[4]~feeder_combout  = \ADC_DIN_B[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DIN_B[4]~input_o ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|din_b_r[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_b_r[4]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|din_b_r[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N25
dffeas \HS_AD9481_IN_u1|din_b_r[4] (
	.clk(\ADC_DCO_P~input_o ),
	.d(\HS_AD9481_IN_u1|din_b_r[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|din_b_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_b_r[4] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|din_b_r[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \ADC_DIN_B[5]~input (
	.i(ADC_DIN_B[5]),
	.ibar(gnd),
	.o(\ADC_DIN_B[5]~input_o ));
// synopsys translate_off
defparam \ADC_DIN_B[5]~input .bus_hold = "false";
defparam \ADC_DIN_B[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y4_N11
dffeas \HS_AD9481_IN_u1|din_b_r[5] (
	.clk(\ADC_DCO_P~input_o ),
	.d(gnd),
	.asdata(\ADC_DIN_B[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|din_b_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_b_r[5] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|din_b_r[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cycloneive_io_ibuf \ADC_DIN_B[6]~input (
	.i(ADC_DIN_B[6]),
	.ibar(gnd),
	.o(\ADC_DIN_B[6]~input_o ));
// synopsys translate_off
defparam \ADC_DIN_B[6]~input .bus_hold = "false";
defparam \ADC_DIN_B[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y4_N21
dffeas \HS_AD9481_IN_u1|din_b_r[6] (
	.clk(\ADC_DCO_P~input_o ),
	.d(gnd),
	.asdata(\ADC_DIN_B[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|din_b_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_b_r[6] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|din_b_r[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneive_io_ibuf \ADC_DIN_B[7]~input (
	.i(ADC_DIN_B[7]),
	.ibar(gnd),
	.o(\ADC_DIN_B[7]~input_o ));
// synopsys translate_off
defparam \ADC_DIN_B[7]~input .bus_hold = "false";
defparam \ADC_DIN_B[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N14
cycloneive_lcell_comb \HS_AD9481_IN_u1|din_b_r[7]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|din_b_r[7]~feeder_combout  = \ADC_DIN_B[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DIN_B[7]~input_o ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|din_b_r[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_b_r[7]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|din_b_r[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N15
dffeas \HS_AD9481_IN_u1|din_b_r[7] (
	.clk(\ADC_DCO_P~input_o ),
	.d(\HS_AD9481_IN_u1|din_b_r[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|din_b_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_b_r[7] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|din_b_r[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \ADC_DIN_A[0]~input (
	.i(ADC_DIN_A[0]),
	.ibar(gnd),
	.o(\ADC_DIN_A[0]~input_o ));
// synopsys translate_off
defparam \ADC_DIN_A[0]~input .bus_hold = "false";
defparam \ADC_DIN_A[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \HS_AD9481_IN_u1|din_a_r[0]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|din_a_r[0]~feeder_combout  = \ADC_DIN_A[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DIN_A[0]~input_o ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|din_a_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_a_r[0]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|din_a_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N25
dffeas \HS_AD9481_IN_u1|din_a_r[0] (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|din_a_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|din_a_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_a_r[0] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|din_a_r[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneive_io_ibuf \ADC_DIN_A[1]~input (
	.i(ADC_DIN_A[1]),
	.ibar(gnd),
	.o(\ADC_DIN_A[1]~input_o ));
// synopsys translate_off
defparam \ADC_DIN_A[1]~input .bus_hold = "false";
defparam \ADC_DIN_A[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneive_lcell_comb \HS_AD9481_IN_u1|din_a_r[1]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|din_a_r[1]~feeder_combout  = \ADC_DIN_A[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DIN_A[1]~input_o ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|din_a_r[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_a_r[1]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|din_a_r[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N5
dffeas \HS_AD9481_IN_u1|din_a_r[1] (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|din_a_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|din_a_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_a_r[1] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|din_a_r[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N22
cycloneive_io_ibuf \ADC_DIN_A[2]~input (
	.i(ADC_DIN_A[2]),
	.ibar(gnd),
	.o(\ADC_DIN_A[2]~input_o ));
// synopsys translate_off
defparam \ADC_DIN_A[2]~input .bus_hold = "false";
defparam \ADC_DIN_A[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y11_N29
dffeas \HS_AD9481_IN_u1|din_a_r[2] (
	.clk(\ADC_DCO_N~input_o ),
	.d(gnd),
	.asdata(\ADC_DIN_A[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|din_a_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_a_r[2] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|din_a_r[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cycloneive_io_ibuf \ADC_DIN_A[3]~input (
	.i(ADC_DIN_A[3]),
	.ibar(gnd),
	.o(\ADC_DIN_A[3]~input_o ));
// synopsys translate_off
defparam \ADC_DIN_A[3]~input .bus_hold = "false";
defparam \ADC_DIN_A[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y8_N25
dffeas \HS_AD9481_IN_u1|din_a_r[3] (
	.clk(\ADC_DCO_N~input_o ),
	.d(gnd),
	.asdata(\ADC_DIN_A[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|din_a_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_a_r[3] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|din_a_r[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N22
cycloneive_io_ibuf \ADC_DIN_A[4]~input (
	.i(ADC_DIN_A[4]),
	.ibar(gnd),
	.o(\ADC_DIN_A[4]~input_o ));
// synopsys translate_off
defparam \ADC_DIN_A[4]~input .bus_hold = "false";
defparam \ADC_DIN_A[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y3_N25
dffeas \HS_AD9481_IN_u1|din_a_r[4] (
	.clk(\ADC_DCO_N~input_o ),
	.d(gnd),
	.asdata(\ADC_DIN_A[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|din_a_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_a_r[4] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|din_a_r[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N8
cycloneive_io_ibuf \ADC_DIN_A[5]~input (
	.i(ADC_DIN_A[5]),
	.ibar(gnd),
	.o(\ADC_DIN_A[5]~input_o ));
// synopsys translate_off
defparam \ADC_DIN_A[5]~input .bus_hold = "false";
defparam \ADC_DIN_A[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y5_N17
dffeas \HS_AD9481_IN_u1|din_a_r[5] (
	.clk(\ADC_DCO_N~input_o ),
	.d(gnd),
	.asdata(\ADC_DIN_A[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|din_a_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_a_r[5] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|din_a_r[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cycloneive_io_ibuf \ADC_DIN_A[6]~input (
	.i(ADC_DIN_A[6]),
	.ibar(gnd),
	.o(\ADC_DIN_A[6]~input_o ));
// synopsys translate_off
defparam \ADC_DIN_A[6]~input .bus_hold = "false";
defparam \ADC_DIN_A[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \HS_AD9481_IN_u1|din_a_r[6]~feeder (
// Equation(s):
// \HS_AD9481_IN_u1|din_a_r[6]~feeder_combout  = \ADC_DIN_A[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DIN_A[6]~input_o ),
	.cin(gnd),
	.combout(\HS_AD9481_IN_u1|din_a_r[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_a_r[6]~feeder .lut_mask = 16'hFF00;
defparam \HS_AD9481_IN_u1|din_a_r[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N23
dffeas \HS_AD9481_IN_u1|din_a_r[6] (
	.clk(\ADC_DCO_N~input_o ),
	.d(\HS_AD9481_IN_u1|din_a_r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|din_a_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_a_r[6] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|din_a_r[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N22
cycloneive_io_ibuf \ADC_DIN_A[7]~input (
	.i(ADC_DIN_A[7]),
	.ibar(gnd),
	.o(\ADC_DIN_A[7]~input_o ));
// synopsys translate_off
defparam \ADC_DIN_A[7]~input .bus_hold = "false";
defparam \ADC_DIN_A[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y11_N25
dffeas \HS_AD9481_IN_u1|din_a_r[7] (
	.clk(\ADC_DCO_N~input_o ),
	.d(gnd),
	.asdata(\ADC_DIN_A[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS_AD9481_IN_u1|din_a_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \HS_AD9481_IN_u1|din_a_r[7] .is_wysiwyg = "true";
defparam \HS_AD9481_IN_u1|din_a_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \U_Data_Processing|trigger~3 (
// Equation(s):
// \U_Data_Processing|trigger~3_combout  = (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2]) # ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4]) # 
// ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3]) # (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1])))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\U_Data_Processing|trigger~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|trigger~3 .lut_mask = 16'hFFFE;
defparam \U_Data_Processing|trigger~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \U_Data_Processing|trigger~4 (
// Equation(s):
// \U_Data_Processing|trigger~4_combout  = (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7] & ((\U_Data_Processing|trigger~3_combout ) # ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5]) # 
// (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6]))))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datab(\U_Data_Processing|trigger~3_combout ),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\U_Data_Processing|trigger~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|trigger~4 .lut_mask = 16'hAAA8;
defparam \U_Data_Processing|trigger~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cycloneive_lcell_comb \U_Data_Processing|trigger~5 (
// Equation(s):
// \U_Data_Processing|trigger~5_combout  = (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [10]) # ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [11]) # 
// ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [9]) # (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [12])))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datac(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.cin(gnd),
	.combout(\U_Data_Processing|trigger~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|trigger~5 .lut_mask = 16'hFFFE;
defparam \U_Data_Processing|trigger~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N14
cycloneive_lcell_comb \U_Data_Processing|trigger~6 (
// Equation(s):
// \U_Data_Processing|trigger~6_combout  = (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [15] & ((\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [13]) # ((\U_Data_Processing|trigger~5_combout ) 
// # (\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [14]))))

	.dataa(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datab(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datac(\U_Data_Processing|trigger~5_combout ),
	.datad(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.cin(gnd),
	.combout(\U_Data_Processing|trigger~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|trigger~6 .lut_mask = 16'hAAA8;
defparam \U_Data_Processing|trigger~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \U_Data_Processing|trigger~7 (
// Equation(s):
// \U_Data_Processing|trigger~7_combout  = (\U_Data_Processing|trigger~2_combout  & ((\U_Data_Processing|trigger~4_combout ) # ((\U_Data_Processing|trigger~q ) # (\U_Data_Processing|trigger~6_combout ))))

	.dataa(\U_Data_Processing|trigger~2_combout ),
	.datab(\U_Data_Processing|trigger~4_combout ),
	.datac(\U_Data_Processing|trigger~q ),
	.datad(\U_Data_Processing|trigger~6_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|trigger~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|trigger~7 .lut_mask = 16'hAAA8;
defparam \U_Data_Processing|trigger~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N9
dffeas \U_Data_Processing|trigger (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|trigger~7_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|trigger~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|trigger .is_wysiwyg = "true";
defparam \U_Data_Processing|trigger .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N11
dffeas \U_Data_Processing|trigger_reg (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|trigger~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|trigger_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|trigger_reg .is_wysiwyg = "true";
defparam \U_Data_Processing|trigger_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \U_Data_Processing|always3~0 (
// Equation(s):
// \U_Data_Processing|always3~0_combout  = (\U_Data_Processing|LessThan4~7_combout  & (\U_Data_Processing|trigger~q  & !\U_Data_Processing|trigger_reg~q ))

	.dataa(\U_Data_Processing|LessThan4~7_combout ),
	.datab(\U_Data_Processing|trigger~q ),
	.datac(\U_Data_Processing|trigger_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_Data_Processing|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always3~0 .lut_mask = 16'h0808;
defparam \U_Data_Processing|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N1
dffeas \U_Data_Processing|cnt_reg[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[0] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[1]~34 (
// Equation(s):
// \U_Data_Processing|cnt_reg[1]~34_combout  = (\U_Data_Processing|cnt_reg [1] & (!\U_Data_Processing|cnt_reg[0]~33 )) # (!\U_Data_Processing|cnt_reg [1] & ((\U_Data_Processing|cnt_reg[0]~33 ) # (GND)))
// \U_Data_Processing|cnt_reg[1]~35  = CARRY((!\U_Data_Processing|cnt_reg[0]~33 ) # (!\U_Data_Processing|cnt_reg [1]))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[0]~33 ),
	.combout(\U_Data_Processing|cnt_reg[1]~34_combout ),
	.cout(\U_Data_Processing|cnt_reg[1]~35 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[1]~34 .lut_mask = 16'h3C3F;
defparam \U_Data_Processing|cnt_reg[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N3
dffeas \U_Data_Processing|cnt_reg[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[1] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[2]~36 (
// Equation(s):
// \U_Data_Processing|cnt_reg[2]~36_combout  = (\U_Data_Processing|cnt_reg [2] & (\U_Data_Processing|cnt_reg[1]~35  $ (GND))) # (!\U_Data_Processing|cnt_reg [2] & (!\U_Data_Processing|cnt_reg[1]~35  & VCC))
// \U_Data_Processing|cnt_reg[2]~37  = CARRY((\U_Data_Processing|cnt_reg [2] & !\U_Data_Processing|cnt_reg[1]~35 ))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[1]~35 ),
	.combout(\U_Data_Processing|cnt_reg[2]~36_combout ),
	.cout(\U_Data_Processing|cnt_reg[2]~37 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[2]~36 .lut_mask = 16'hC30C;
defparam \U_Data_Processing|cnt_reg[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N5
dffeas \U_Data_Processing|cnt_reg[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[2] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[3]~38 (
// Equation(s):
// \U_Data_Processing|cnt_reg[3]~38_combout  = (\U_Data_Processing|cnt_reg [3] & (!\U_Data_Processing|cnt_reg[2]~37 )) # (!\U_Data_Processing|cnt_reg [3] & ((\U_Data_Processing|cnt_reg[2]~37 ) # (GND)))
// \U_Data_Processing|cnt_reg[3]~39  = CARRY((!\U_Data_Processing|cnt_reg[2]~37 ) # (!\U_Data_Processing|cnt_reg [3]))

	.dataa(\U_Data_Processing|cnt_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[2]~37 ),
	.combout(\U_Data_Processing|cnt_reg[3]~38_combout ),
	.cout(\U_Data_Processing|cnt_reg[3]~39 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[3]~38 .lut_mask = 16'h5A5F;
defparam \U_Data_Processing|cnt_reg[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N8
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[4]~40 (
// Equation(s):
// \U_Data_Processing|cnt_reg[4]~40_combout  = (\U_Data_Processing|cnt_reg [4] & (\U_Data_Processing|cnt_reg[3]~39  $ (GND))) # (!\U_Data_Processing|cnt_reg [4] & (!\U_Data_Processing|cnt_reg[3]~39  & VCC))
// \U_Data_Processing|cnt_reg[4]~41  = CARRY((\U_Data_Processing|cnt_reg [4] & !\U_Data_Processing|cnt_reg[3]~39 ))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[3]~39 ),
	.combout(\U_Data_Processing|cnt_reg[4]~40_combout ),
	.cout(\U_Data_Processing|cnt_reg[4]~41 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[4]~40 .lut_mask = 16'hC30C;
defparam \U_Data_Processing|cnt_reg[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N9
dffeas \U_Data_Processing|cnt_reg[4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[4] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[5]~42 (
// Equation(s):
// \U_Data_Processing|cnt_reg[5]~42_combout  = (\U_Data_Processing|cnt_reg [5] & (!\U_Data_Processing|cnt_reg[4]~41 )) # (!\U_Data_Processing|cnt_reg [5] & ((\U_Data_Processing|cnt_reg[4]~41 ) # (GND)))
// \U_Data_Processing|cnt_reg[5]~43  = CARRY((!\U_Data_Processing|cnt_reg[4]~41 ) # (!\U_Data_Processing|cnt_reg [5]))

	.dataa(\U_Data_Processing|cnt_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[4]~41 ),
	.combout(\U_Data_Processing|cnt_reg[5]~42_combout ),
	.cout(\U_Data_Processing|cnt_reg[5]~43 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[5]~42 .lut_mask = 16'h5A5F;
defparam \U_Data_Processing|cnt_reg[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[6]~44 (
// Equation(s):
// \U_Data_Processing|cnt_reg[6]~44_combout  = (\U_Data_Processing|cnt_reg [6] & (\U_Data_Processing|cnt_reg[5]~43  $ (GND))) # (!\U_Data_Processing|cnt_reg [6] & (!\U_Data_Processing|cnt_reg[5]~43  & VCC))
// \U_Data_Processing|cnt_reg[6]~45  = CARRY((\U_Data_Processing|cnt_reg [6] & !\U_Data_Processing|cnt_reg[5]~43 ))

	.dataa(\U_Data_Processing|cnt_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[5]~43 ),
	.combout(\U_Data_Processing|cnt_reg[6]~44_combout ),
	.cout(\U_Data_Processing|cnt_reg[6]~45 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[6]~44 .lut_mask = 16'hA50A;
defparam \U_Data_Processing|cnt_reg[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[7]~46 (
// Equation(s):
// \U_Data_Processing|cnt_reg[7]~46_combout  = (\U_Data_Processing|cnt_reg [7] & (!\U_Data_Processing|cnt_reg[6]~45 )) # (!\U_Data_Processing|cnt_reg [7] & ((\U_Data_Processing|cnt_reg[6]~45 ) # (GND)))
// \U_Data_Processing|cnt_reg[7]~47  = CARRY((!\U_Data_Processing|cnt_reg[6]~45 ) # (!\U_Data_Processing|cnt_reg [7]))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[6]~45 ),
	.combout(\U_Data_Processing|cnt_reg[7]~46_combout ),
	.cout(\U_Data_Processing|cnt_reg[7]~47 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[7]~46 .lut_mask = 16'h3C3F;
defparam \U_Data_Processing|cnt_reg[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N15
dffeas \U_Data_Processing|cnt_reg[7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[7] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[8]~48 (
// Equation(s):
// \U_Data_Processing|cnt_reg[8]~48_combout  = (\U_Data_Processing|cnt_reg [8] & (\U_Data_Processing|cnt_reg[7]~47  $ (GND))) # (!\U_Data_Processing|cnt_reg [8] & (!\U_Data_Processing|cnt_reg[7]~47  & VCC))
// \U_Data_Processing|cnt_reg[8]~49  = CARRY((\U_Data_Processing|cnt_reg [8] & !\U_Data_Processing|cnt_reg[7]~47 ))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_reg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[7]~47 ),
	.combout(\U_Data_Processing|cnt_reg[8]~48_combout ),
	.cout(\U_Data_Processing|cnt_reg[8]~49 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[8]~48 .lut_mask = 16'hC30C;
defparam \U_Data_Processing|cnt_reg[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N17
dffeas \U_Data_Processing|cnt_reg[8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[8] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[9]~50 (
// Equation(s):
// \U_Data_Processing|cnt_reg[9]~50_combout  = (\U_Data_Processing|cnt_reg [9] & (!\U_Data_Processing|cnt_reg[8]~49 )) # (!\U_Data_Processing|cnt_reg [9] & ((\U_Data_Processing|cnt_reg[8]~49 ) # (GND)))
// \U_Data_Processing|cnt_reg[9]~51  = CARRY((!\U_Data_Processing|cnt_reg[8]~49 ) # (!\U_Data_Processing|cnt_reg [9]))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_reg [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[8]~49 ),
	.combout(\U_Data_Processing|cnt_reg[9]~50_combout ),
	.cout(\U_Data_Processing|cnt_reg[9]~51 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[9]~50 .lut_mask = 16'h3C3F;
defparam \U_Data_Processing|cnt_reg[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N19
dffeas \U_Data_Processing|cnt_reg[9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[9] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[10]~52 (
// Equation(s):
// \U_Data_Processing|cnt_reg[10]~52_combout  = (\U_Data_Processing|cnt_reg [10] & (\U_Data_Processing|cnt_reg[9]~51  $ (GND))) # (!\U_Data_Processing|cnt_reg [10] & (!\U_Data_Processing|cnt_reg[9]~51  & VCC))
// \U_Data_Processing|cnt_reg[10]~53  = CARRY((\U_Data_Processing|cnt_reg [10] & !\U_Data_Processing|cnt_reg[9]~51 ))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_reg [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[9]~51 ),
	.combout(\U_Data_Processing|cnt_reg[10]~52_combout ),
	.cout(\U_Data_Processing|cnt_reg[10]~53 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[10]~52 .lut_mask = 16'hC30C;
defparam \U_Data_Processing|cnt_reg[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N21
dffeas \U_Data_Processing|cnt_reg[10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[10] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[11]~54 (
// Equation(s):
// \U_Data_Processing|cnt_reg[11]~54_combout  = (\U_Data_Processing|cnt_reg [11] & (!\U_Data_Processing|cnt_reg[10]~53 )) # (!\U_Data_Processing|cnt_reg [11] & ((\U_Data_Processing|cnt_reg[10]~53 ) # (GND)))
// \U_Data_Processing|cnt_reg[11]~55  = CARRY((!\U_Data_Processing|cnt_reg[10]~53 ) # (!\U_Data_Processing|cnt_reg [11]))

	.dataa(\U_Data_Processing|cnt_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[10]~53 ),
	.combout(\U_Data_Processing|cnt_reg[11]~54_combout ),
	.cout(\U_Data_Processing|cnt_reg[11]~55 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[11]~54 .lut_mask = 16'h5A5F;
defparam \U_Data_Processing|cnt_reg[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[12]~56 (
// Equation(s):
// \U_Data_Processing|cnt_reg[12]~56_combout  = (\U_Data_Processing|cnt_reg [12] & (\U_Data_Processing|cnt_reg[11]~55  $ (GND))) # (!\U_Data_Processing|cnt_reg [12] & (!\U_Data_Processing|cnt_reg[11]~55  & VCC))
// \U_Data_Processing|cnt_reg[12]~57  = CARRY((\U_Data_Processing|cnt_reg [12] & !\U_Data_Processing|cnt_reg[11]~55 ))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_reg [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[11]~55 ),
	.combout(\U_Data_Processing|cnt_reg[12]~56_combout ),
	.cout(\U_Data_Processing|cnt_reg[12]~57 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[12]~56 .lut_mask = 16'hC30C;
defparam \U_Data_Processing|cnt_reg[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N25
dffeas \U_Data_Processing|cnt_reg[12] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[12] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[13]~58 (
// Equation(s):
// \U_Data_Processing|cnt_reg[13]~58_combout  = (\U_Data_Processing|cnt_reg [13] & (!\U_Data_Processing|cnt_reg[12]~57 )) # (!\U_Data_Processing|cnt_reg [13] & ((\U_Data_Processing|cnt_reg[12]~57 ) # (GND)))
// \U_Data_Processing|cnt_reg[13]~59  = CARRY((!\U_Data_Processing|cnt_reg[12]~57 ) # (!\U_Data_Processing|cnt_reg [13]))

	.dataa(\U_Data_Processing|cnt_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[12]~57 ),
	.combout(\U_Data_Processing|cnt_reg[13]~58_combout ),
	.cout(\U_Data_Processing|cnt_reg[13]~59 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[13]~58 .lut_mask = 16'h5A5F;
defparam \U_Data_Processing|cnt_reg[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[14]~60 (
// Equation(s):
// \U_Data_Processing|cnt_reg[14]~60_combout  = (\U_Data_Processing|cnt_reg [14] & (\U_Data_Processing|cnt_reg[13]~59  $ (GND))) # (!\U_Data_Processing|cnt_reg [14] & (!\U_Data_Processing|cnt_reg[13]~59  & VCC))
// \U_Data_Processing|cnt_reg[14]~61  = CARRY((\U_Data_Processing|cnt_reg [14] & !\U_Data_Processing|cnt_reg[13]~59 ))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_reg [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[13]~59 ),
	.combout(\U_Data_Processing|cnt_reg[14]~60_combout ),
	.cout(\U_Data_Processing|cnt_reg[14]~61 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[14]~60 .lut_mask = 16'hC30C;
defparam \U_Data_Processing|cnt_reg[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N29
dffeas \U_Data_Processing|cnt_reg[14] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[14] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[15]~62 (
// Equation(s):
// \U_Data_Processing|cnt_reg[15]~62_combout  = (\U_Data_Processing|cnt_reg [15] & (!\U_Data_Processing|cnt_reg[14]~61 )) # (!\U_Data_Processing|cnt_reg [15] & ((\U_Data_Processing|cnt_reg[14]~61 ) # (GND)))
// \U_Data_Processing|cnt_reg[15]~63  = CARRY((!\U_Data_Processing|cnt_reg[14]~61 ) # (!\U_Data_Processing|cnt_reg [15]))

	.dataa(\U_Data_Processing|cnt_reg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[14]~61 ),
	.combout(\U_Data_Processing|cnt_reg[15]~62_combout ),
	.cout(\U_Data_Processing|cnt_reg[15]~63 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[15]~62 .lut_mask = 16'h5A5F;
defparam \U_Data_Processing|cnt_reg[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[16]~64 (
// Equation(s):
// \U_Data_Processing|cnt_reg[16]~64_combout  = (\U_Data_Processing|cnt_reg [16] & (\U_Data_Processing|cnt_reg[15]~63  $ (GND))) # (!\U_Data_Processing|cnt_reg [16] & (!\U_Data_Processing|cnt_reg[15]~63  & VCC))
// \U_Data_Processing|cnt_reg[16]~65  = CARRY((\U_Data_Processing|cnt_reg [16] & !\U_Data_Processing|cnt_reg[15]~63 ))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_reg [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[15]~63 ),
	.combout(\U_Data_Processing|cnt_reg[16]~64_combout ),
	.cout(\U_Data_Processing|cnt_reg[16]~65 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[16]~64 .lut_mask = 16'hC30C;
defparam \U_Data_Processing|cnt_reg[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N1
dffeas \U_Data_Processing|cnt_reg[16] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[16] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[17]~66 (
// Equation(s):
// \U_Data_Processing|cnt_reg[17]~66_combout  = (\U_Data_Processing|cnt_reg [17] & (!\U_Data_Processing|cnt_reg[16]~65 )) # (!\U_Data_Processing|cnt_reg [17] & ((\U_Data_Processing|cnt_reg[16]~65 ) # (GND)))
// \U_Data_Processing|cnt_reg[17]~67  = CARRY((!\U_Data_Processing|cnt_reg[16]~65 ) # (!\U_Data_Processing|cnt_reg [17]))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_reg [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[16]~65 ),
	.combout(\U_Data_Processing|cnt_reg[17]~66_combout ),
	.cout(\U_Data_Processing|cnt_reg[17]~67 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[17]~66 .lut_mask = 16'h3C3F;
defparam \U_Data_Processing|cnt_reg[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N3
dffeas \U_Data_Processing|cnt_reg[17] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[17] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[18]~68 (
// Equation(s):
// \U_Data_Processing|cnt_reg[18]~68_combout  = (\U_Data_Processing|cnt_reg [18] & (\U_Data_Processing|cnt_reg[17]~67  $ (GND))) # (!\U_Data_Processing|cnt_reg [18] & (!\U_Data_Processing|cnt_reg[17]~67  & VCC))
// \U_Data_Processing|cnt_reg[18]~69  = CARRY((\U_Data_Processing|cnt_reg [18] & !\U_Data_Processing|cnt_reg[17]~67 ))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_reg [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[17]~67 ),
	.combout(\U_Data_Processing|cnt_reg[18]~68_combout ),
	.cout(\U_Data_Processing|cnt_reg[18]~69 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[18]~68 .lut_mask = 16'hC30C;
defparam \U_Data_Processing|cnt_reg[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N5
dffeas \U_Data_Processing|cnt_reg[18] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[18] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[19]~70 (
// Equation(s):
// \U_Data_Processing|cnt_reg[19]~70_combout  = (\U_Data_Processing|cnt_reg [19] & (!\U_Data_Processing|cnt_reg[18]~69 )) # (!\U_Data_Processing|cnt_reg [19] & ((\U_Data_Processing|cnt_reg[18]~69 ) # (GND)))
// \U_Data_Processing|cnt_reg[19]~71  = CARRY((!\U_Data_Processing|cnt_reg[18]~69 ) # (!\U_Data_Processing|cnt_reg [19]))

	.dataa(\U_Data_Processing|cnt_reg [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[18]~69 ),
	.combout(\U_Data_Processing|cnt_reg[19]~70_combout ),
	.cout(\U_Data_Processing|cnt_reg[19]~71 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[19]~70 .lut_mask = 16'h5A5F;
defparam \U_Data_Processing|cnt_reg[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[20]~72 (
// Equation(s):
// \U_Data_Processing|cnt_reg[20]~72_combout  = (\U_Data_Processing|cnt_reg [20] & (\U_Data_Processing|cnt_reg[19]~71  $ (GND))) # (!\U_Data_Processing|cnt_reg [20] & (!\U_Data_Processing|cnt_reg[19]~71  & VCC))
// \U_Data_Processing|cnt_reg[20]~73  = CARRY((\U_Data_Processing|cnt_reg [20] & !\U_Data_Processing|cnt_reg[19]~71 ))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_reg [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[19]~71 ),
	.combout(\U_Data_Processing|cnt_reg[20]~72_combout ),
	.cout(\U_Data_Processing|cnt_reg[20]~73 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[20]~72 .lut_mask = 16'hC30C;
defparam \U_Data_Processing|cnt_reg[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N9
dffeas \U_Data_Processing|cnt_reg[20] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[20] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[21]~74 (
// Equation(s):
// \U_Data_Processing|cnt_reg[21]~74_combout  = (\U_Data_Processing|cnt_reg [21] & (!\U_Data_Processing|cnt_reg[20]~73 )) # (!\U_Data_Processing|cnt_reg [21] & ((\U_Data_Processing|cnt_reg[20]~73 ) # (GND)))
// \U_Data_Processing|cnt_reg[21]~75  = CARRY((!\U_Data_Processing|cnt_reg[20]~73 ) # (!\U_Data_Processing|cnt_reg [21]))

	.dataa(\U_Data_Processing|cnt_reg [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[20]~73 ),
	.combout(\U_Data_Processing|cnt_reg[21]~74_combout ),
	.cout(\U_Data_Processing|cnt_reg[21]~75 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[21]~74 .lut_mask = 16'h5A5F;
defparam \U_Data_Processing|cnt_reg[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[22]~76 (
// Equation(s):
// \U_Data_Processing|cnt_reg[22]~76_combout  = (\U_Data_Processing|cnt_reg [22] & (\U_Data_Processing|cnt_reg[21]~75  $ (GND))) # (!\U_Data_Processing|cnt_reg [22] & (!\U_Data_Processing|cnt_reg[21]~75  & VCC))
// \U_Data_Processing|cnt_reg[22]~77  = CARRY((\U_Data_Processing|cnt_reg [22] & !\U_Data_Processing|cnt_reg[21]~75 ))

	.dataa(\U_Data_Processing|cnt_reg [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[21]~75 ),
	.combout(\U_Data_Processing|cnt_reg[22]~76_combout ),
	.cout(\U_Data_Processing|cnt_reg[22]~77 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[22]~76 .lut_mask = 16'hA50A;
defparam \U_Data_Processing|cnt_reg[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[23]~78 (
// Equation(s):
// \U_Data_Processing|cnt_reg[23]~78_combout  = (\U_Data_Processing|cnt_reg [23] & (!\U_Data_Processing|cnt_reg[22]~77 )) # (!\U_Data_Processing|cnt_reg [23] & ((\U_Data_Processing|cnt_reg[22]~77 ) # (GND)))
// \U_Data_Processing|cnt_reg[23]~79  = CARRY((!\U_Data_Processing|cnt_reg[22]~77 ) # (!\U_Data_Processing|cnt_reg [23]))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_reg [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[22]~77 ),
	.combout(\U_Data_Processing|cnt_reg[23]~78_combout ),
	.cout(\U_Data_Processing|cnt_reg[23]~79 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[23]~78 .lut_mask = 16'h3C3F;
defparam \U_Data_Processing|cnt_reg[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N15
dffeas \U_Data_Processing|cnt_reg[23] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[23] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[24]~80 (
// Equation(s):
// \U_Data_Processing|cnt_reg[24]~80_combout  = (\U_Data_Processing|cnt_reg [24] & (\U_Data_Processing|cnt_reg[23]~79  $ (GND))) # (!\U_Data_Processing|cnt_reg [24] & (!\U_Data_Processing|cnt_reg[23]~79  & VCC))
// \U_Data_Processing|cnt_reg[24]~81  = CARRY((\U_Data_Processing|cnt_reg [24] & !\U_Data_Processing|cnt_reg[23]~79 ))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_reg [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[23]~79 ),
	.combout(\U_Data_Processing|cnt_reg[24]~80_combout ),
	.cout(\U_Data_Processing|cnt_reg[24]~81 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[24]~80 .lut_mask = 16'hC30C;
defparam \U_Data_Processing|cnt_reg[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N17
dffeas \U_Data_Processing|cnt_reg[24] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[24] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[25]~82 (
// Equation(s):
// \U_Data_Processing|cnt_reg[25]~82_combout  = (\U_Data_Processing|cnt_reg [25] & (!\U_Data_Processing|cnt_reg[24]~81 )) # (!\U_Data_Processing|cnt_reg [25] & ((\U_Data_Processing|cnt_reg[24]~81 ) # (GND)))
// \U_Data_Processing|cnt_reg[25]~83  = CARRY((!\U_Data_Processing|cnt_reg[24]~81 ) # (!\U_Data_Processing|cnt_reg [25]))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_reg [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[24]~81 ),
	.combout(\U_Data_Processing|cnt_reg[25]~82_combout ),
	.cout(\U_Data_Processing|cnt_reg[25]~83 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[25]~82 .lut_mask = 16'h3C3F;
defparam \U_Data_Processing|cnt_reg[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N19
dffeas \U_Data_Processing|cnt_reg[25] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[25] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[26]~84 (
// Equation(s):
// \U_Data_Processing|cnt_reg[26]~84_combout  = (\U_Data_Processing|cnt_reg [26] & (\U_Data_Processing|cnt_reg[25]~83  $ (GND))) # (!\U_Data_Processing|cnt_reg [26] & (!\U_Data_Processing|cnt_reg[25]~83  & VCC))
// \U_Data_Processing|cnt_reg[26]~85  = CARRY((\U_Data_Processing|cnt_reg [26] & !\U_Data_Processing|cnt_reg[25]~83 ))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_reg [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[25]~83 ),
	.combout(\U_Data_Processing|cnt_reg[26]~84_combout ),
	.cout(\U_Data_Processing|cnt_reg[26]~85 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[26]~84 .lut_mask = 16'hC30C;
defparam \U_Data_Processing|cnt_reg[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N21
dffeas \U_Data_Processing|cnt_reg[26] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[26] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[27]~86 (
// Equation(s):
// \U_Data_Processing|cnt_reg[27]~86_combout  = (\U_Data_Processing|cnt_reg [27] & (!\U_Data_Processing|cnt_reg[26]~85 )) # (!\U_Data_Processing|cnt_reg [27] & ((\U_Data_Processing|cnt_reg[26]~85 ) # (GND)))
// \U_Data_Processing|cnt_reg[27]~87  = CARRY((!\U_Data_Processing|cnt_reg[26]~85 ) # (!\U_Data_Processing|cnt_reg [27]))

	.dataa(\U_Data_Processing|cnt_reg [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[26]~85 ),
	.combout(\U_Data_Processing|cnt_reg[27]~86_combout ),
	.cout(\U_Data_Processing|cnt_reg[27]~87 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[27]~86 .lut_mask = 16'h5A5F;
defparam \U_Data_Processing|cnt_reg[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[28]~88 (
// Equation(s):
// \U_Data_Processing|cnt_reg[28]~88_combout  = (\U_Data_Processing|cnt_reg [28] & (\U_Data_Processing|cnt_reg[27]~87  $ (GND))) # (!\U_Data_Processing|cnt_reg [28] & (!\U_Data_Processing|cnt_reg[27]~87  & VCC))
// \U_Data_Processing|cnt_reg[28]~89  = CARRY((\U_Data_Processing|cnt_reg [28] & !\U_Data_Processing|cnt_reg[27]~87 ))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_reg [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[27]~87 ),
	.combout(\U_Data_Processing|cnt_reg[28]~88_combout ),
	.cout(\U_Data_Processing|cnt_reg[28]~89 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[28]~88 .lut_mask = 16'hC30C;
defparam \U_Data_Processing|cnt_reg[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N25
dffeas \U_Data_Processing|cnt_reg[28] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[28] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[29]~90 (
// Equation(s):
// \U_Data_Processing|cnt_reg[29]~90_combout  = (\U_Data_Processing|cnt_reg [29] & (!\U_Data_Processing|cnt_reg[28]~89 )) # (!\U_Data_Processing|cnt_reg [29] & ((\U_Data_Processing|cnt_reg[28]~89 ) # (GND)))
// \U_Data_Processing|cnt_reg[29]~91  = CARRY((!\U_Data_Processing|cnt_reg[28]~89 ) # (!\U_Data_Processing|cnt_reg [29]))

	.dataa(\U_Data_Processing|cnt_reg [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[28]~89 ),
	.combout(\U_Data_Processing|cnt_reg[29]~90_combout ),
	.cout(\U_Data_Processing|cnt_reg[29]~91 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[29]~90 .lut_mask = 16'h5A5F;
defparam \U_Data_Processing|cnt_reg[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[30]~92 (
// Equation(s):
// \U_Data_Processing|cnt_reg[30]~92_combout  = (\U_Data_Processing|cnt_reg [30] & (\U_Data_Processing|cnt_reg[29]~91  $ (GND))) # (!\U_Data_Processing|cnt_reg [30] & (!\U_Data_Processing|cnt_reg[29]~91  & VCC))
// \U_Data_Processing|cnt_reg[30]~93  = CARRY((\U_Data_Processing|cnt_reg [30] & !\U_Data_Processing|cnt_reg[29]~91 ))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_reg [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|cnt_reg[29]~91 ),
	.combout(\U_Data_Processing|cnt_reg[30]~92_combout ),
	.cout(\U_Data_Processing|cnt_reg[30]~93 ));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[30]~92 .lut_mask = 16'hC30C;
defparam \U_Data_Processing|cnt_reg[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N29
dffeas \U_Data_Processing|cnt_reg[30] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[30] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneive_lcell_comb \U_Data_Processing|cnt_reg[31]~94 (
// Equation(s):
// \U_Data_Processing|cnt_reg[31]~94_combout  = \U_Data_Processing|cnt_reg [31] $ (\U_Data_Processing|cnt_reg[30]~93 )

	.dataa(\U_Data_Processing|cnt_reg [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_Data_Processing|cnt_reg[30]~93 ),
	.combout(\U_Data_Processing|cnt_reg[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[31]~94 .lut_mask = 16'h5A5A;
defparam \U_Data_Processing|cnt_reg[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N31
dffeas \U_Data_Processing|cnt_reg[31] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[31] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N27
dffeas \U_Data_Processing|cnt_reg[29] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[29] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N23
dffeas \U_Data_Processing|cnt_reg[27] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[27] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
cycloneive_lcell_comb \U_Data_Processing|LessThan4~5 (
// Equation(s):
// \U_Data_Processing|LessThan4~5_combout  = (\U_Data_Processing|cnt_reg [30]) # ((\U_Data_Processing|cnt_reg [28]) # ((\U_Data_Processing|cnt_reg [29]) # (\U_Data_Processing|cnt_reg [27])))

	.dataa(\U_Data_Processing|cnt_reg [30]),
	.datab(\U_Data_Processing|cnt_reg [28]),
	.datac(\U_Data_Processing|cnt_reg [29]),
	.datad(\U_Data_Processing|cnt_reg [27]),
	.cin(gnd),
	.combout(\U_Data_Processing|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan4~5 .lut_mask = 16'hFFFE;
defparam \U_Data_Processing|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
cycloneive_lcell_comb \U_Data_Processing|LessThan4~6 (
// Equation(s):
// \U_Data_Processing|LessThan4~6_combout  = (\U_Data_Processing|cnt_reg [31]) # (\U_Data_Processing|LessThan4~5_combout )

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_reg [31]),
	.datac(gnd),
	.datad(\U_Data_Processing|LessThan4~5_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|LessThan4~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan4~6 .lut_mask = 16'hFFCC;
defparam \U_Data_Processing|LessThan4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N11
dffeas \U_Data_Processing|cnt_reg[5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[5] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N13
dffeas \U_Data_Processing|cnt_reg[6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[6] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N2
cycloneive_lcell_comb \U_Data_Processing|always5~1 (
// Equation(s):
// \U_Data_Processing|always5~1_combout  = (!\U_Data_Processing|cnt_reg [7] & (!\U_Data_Processing|cnt_reg [5] & (!\U_Data_Processing|cnt_reg [6] & !\U_Data_Processing|cnt_reg [4])))

	.dataa(\U_Data_Processing|cnt_reg [7]),
	.datab(\U_Data_Processing|cnt_reg [5]),
	.datac(\U_Data_Processing|cnt_reg [6]),
	.datad(\U_Data_Processing|cnt_reg [4]),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~1 .lut_mask = 16'h0001;
defparam \U_Data_Processing|always5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N7
dffeas \U_Data_Processing|cnt_reg[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[3] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cycloneive_lcell_comb \U_Data_Processing|always5~0 (
// Equation(s):
// \U_Data_Processing|always5~0_combout  = (!\U_Data_Processing|cnt_reg [0] & (!\U_Data_Processing|cnt_reg [2] & (!\U_Data_Processing|cnt_reg [3] & !\U_Data_Processing|cnt_reg [1])))

	.dataa(\U_Data_Processing|cnt_reg [0]),
	.datab(\U_Data_Processing|cnt_reg [2]),
	.datac(\U_Data_Processing|cnt_reg [3]),
	.datad(\U_Data_Processing|cnt_reg [1]),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~0 .lut_mask = 16'h0001;
defparam \U_Data_Processing|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneive_lcell_comb \U_Data_Processing|always5~2 (
// Equation(s):
// \U_Data_Processing|always5~2_combout  = (!\U_Data_Processing|cnt_reg [8] & (\U_Data_Processing|always5~1_combout  & (!\U_Data_Processing|cnt_reg [9] & \U_Data_Processing|always5~0_combout )))

	.dataa(\U_Data_Processing|cnt_reg [8]),
	.datab(\U_Data_Processing|always5~1_combout ),
	.datac(\U_Data_Processing|cnt_reg [9]),
	.datad(\U_Data_Processing|always5~0_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~2 .lut_mask = 16'h0400;
defparam \U_Data_Processing|always5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneive_lcell_comb \U_Data_Processing|LessThan4~7 (
// Equation(s):
// \U_Data_Processing|LessThan4~7_combout  = (\U_Data_Processing|LessThan4~4_combout ) # ((\U_Data_Processing|LessThan4~6_combout ) # ((\U_Data_Processing|cnt_reg [10] & !\U_Data_Processing|always5~2_combout )))

	.dataa(\U_Data_Processing|LessThan4~4_combout ),
	.datab(\U_Data_Processing|LessThan4~6_combout ),
	.datac(\U_Data_Processing|cnt_reg [10]),
	.datad(\U_Data_Processing|always5~2_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|LessThan4~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan4~7 .lut_mask = 16'hEEFE;
defparam \U_Data_Processing|LessThan4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N29
dffeas \U_Data_Processing|cnt[30] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[30] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N10
cycloneive_lcell_comb \U_Data_Processing|Add1~0 (
// Equation(s):
// \U_Data_Processing|Add1~0_combout  = \U_Data_Processing|cnt_cnt [10] $ (VCC)
// \U_Data_Processing|Add1~1  = CARRY(\U_Data_Processing|cnt_cnt [10])

	.dataa(\U_Data_Processing|cnt_cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_Data_Processing|Add1~0_combout ),
	.cout(\U_Data_Processing|Add1~1 ));
// synopsys translate_off
defparam \U_Data_Processing|Add1~0 .lut_mask = 16'h55AA;
defparam \U_Data_Processing|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
cycloneive_lcell_comb \U_Data_Processing|Add1~2 (
// Equation(s):
// \U_Data_Processing|Add1~2_combout  = (\U_Data_Processing|cnt_cnt [11] & (!\U_Data_Processing|Add1~1 )) # (!\U_Data_Processing|cnt_cnt [11] & ((\U_Data_Processing|Add1~1 ) # (GND)))
// \U_Data_Processing|Add1~3  = CARRY((!\U_Data_Processing|Add1~1 ) # (!\U_Data_Processing|cnt_cnt [11]))

	.dataa(\U_Data_Processing|cnt_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add1~1 ),
	.combout(\U_Data_Processing|Add1~2_combout ),
	.cout(\U_Data_Processing|Add1~3 ));
// synopsys translate_off
defparam \U_Data_Processing|Add1~2 .lut_mask = 16'h5A5F;
defparam \U_Data_Processing|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N14
cycloneive_lcell_comb \U_Data_Processing|Add1~4 (
// Equation(s):
// \U_Data_Processing|Add1~4_combout  = (\U_Data_Processing|cnt_cnt [12] & (\U_Data_Processing|Add1~3  $ (GND))) # (!\U_Data_Processing|cnt_cnt [12] & (!\U_Data_Processing|Add1~3  & VCC))
// \U_Data_Processing|Add1~5  = CARRY((\U_Data_Processing|cnt_cnt [12] & !\U_Data_Processing|Add1~3 ))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add1~3 ),
	.combout(\U_Data_Processing|Add1~4_combout ),
	.cout(\U_Data_Processing|Add1~5 ));
// synopsys translate_off
defparam \U_Data_Processing|Add1~4 .lut_mask = 16'hC30C;
defparam \U_Data_Processing|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N8
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt~4 (
// Equation(s):
// \U_Data_Processing|cnt_cnt~4_combout  = (\U_Data_Processing|FIFO_WR_EN~q  & (\U_Data_Processing|Add1~4_combout  & \U_Data_Processing|always5~22_combout ))

	.dataa(gnd),
	.datab(\U_Data_Processing|FIFO_WR_EN~q ),
	.datac(\U_Data_Processing|Add1~4_combout ),
	.datad(\U_Data_Processing|always5~22_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt~4 .lut_mask = 16'hC000;
defparam \U_Data_Processing|cnt_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
cycloneive_lcell_comb \U_Data_Processing|Add1~38 (
// Equation(s):
// \U_Data_Processing|Add1~38_combout  = (\U_Data_Processing|cnt_cnt [29] & (!\U_Data_Processing|Add1~37 )) # (!\U_Data_Processing|cnt_cnt [29] & ((\U_Data_Processing|Add1~37 ) # (GND)))
// \U_Data_Processing|Add1~39  = CARRY((!\U_Data_Processing|Add1~37 ) # (!\U_Data_Processing|cnt_cnt [29]))

	.dataa(\U_Data_Processing|cnt_cnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add1~37 ),
	.combout(\U_Data_Processing|Add1~38_combout ),
	.cout(\U_Data_Processing|Add1~39 ));
// synopsys translate_off
defparam \U_Data_Processing|Add1~38 .lut_mask = 16'h5A5F;
defparam \U_Data_Processing|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N18
cycloneive_lcell_comb \U_Data_Processing|Add1~40 (
// Equation(s):
// \U_Data_Processing|Add1~40_combout  = (\U_Data_Processing|cnt_cnt [30] & (\U_Data_Processing|Add1~39  $ (GND))) # (!\U_Data_Processing|cnt_cnt [30] & (!\U_Data_Processing|Add1~39  & VCC))
// \U_Data_Processing|Add1~41  = CARRY((\U_Data_Processing|cnt_cnt [30] & !\U_Data_Processing|Add1~39 ))

	.dataa(\U_Data_Processing|cnt_cnt [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add1~39 ),
	.combout(\U_Data_Processing|Add1~40_combout ),
	.cout(\U_Data_Processing|Add1~41 ));
// synopsys translate_off
defparam \U_Data_Processing|Add1~40 .lut_mask = 16'hA50A;
defparam \U_Data_Processing|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N20
cycloneive_lcell_comb \U_Data_Processing|Add1~42 (
// Equation(s):
// \U_Data_Processing|Add1~42_combout  = \U_Data_Processing|Add1~41  $ (\U_Data_Processing|cnt_cnt [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_Data_Processing|cnt_cnt [31]),
	.cin(\U_Data_Processing|Add1~41 ),
	.combout(\U_Data_Processing|Add1~42_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|Add1~42 .lut_mask = 16'h0FF0;
defparam \U_Data_Processing|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt~23 (
// Equation(s):
// \U_Data_Processing|cnt_cnt~23_combout  = (\U_Data_Processing|FIFO_WR_EN~q  & (\U_Data_Processing|Add1~42_combout  & \U_Data_Processing|always5~22_combout ))

	.dataa(\U_Data_Processing|FIFO_WR_EN~q ),
	.datab(gnd),
	.datac(\U_Data_Processing|Add1~42_combout ),
	.datad(\U_Data_Processing|always5~22_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt~23_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt~23 .lut_mask = 16'hA000;
defparam \U_Data_Processing|cnt_cnt~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N25
dffeas \U_Data_Processing|cnt_cnt[31] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_cnt~23_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[31] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N14
cycloneive_lcell_comb \U_Data_Processing|Add1~36 (
// Equation(s):
// \U_Data_Processing|Add1~36_combout  = (\U_Data_Processing|cnt_cnt [28] & (\U_Data_Processing|Add1~35  $ (GND))) # (!\U_Data_Processing|cnt_cnt [28] & (!\U_Data_Processing|Add1~35  & VCC))
// \U_Data_Processing|Add1~37  = CARRY((\U_Data_Processing|cnt_cnt [28] & !\U_Data_Processing|Add1~35 ))

	.dataa(\U_Data_Processing|cnt_cnt [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add1~35 ),
	.combout(\U_Data_Processing|Add1~36_combout ),
	.cout(\U_Data_Processing|Add1~37 ));
// synopsys translate_off
defparam \U_Data_Processing|Add1~36 .lut_mask = 16'hA50A;
defparam \U_Data_Processing|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt~20 (
// Equation(s):
// \U_Data_Processing|cnt_cnt~20_combout  = (\U_Data_Processing|FIFO_WR_EN~q  & (\U_Data_Processing|always5~22_combout  & \U_Data_Processing|Add1~36_combout ))

	.dataa(\U_Data_Processing|FIFO_WR_EN~q ),
	.datab(gnd),
	.datac(\U_Data_Processing|always5~22_combout ),
	.datad(\U_Data_Processing|Add1~36_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt~20 .lut_mask = 16'hA000;
defparam \U_Data_Processing|cnt_cnt~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N25
dffeas \U_Data_Processing|cnt_cnt[28] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_cnt~20_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[28] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_cnt[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N21
dffeas \U_Data_Processing|cnt[26] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[26] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N8
cycloneive_lcell_comb \U_Data_Processing|Add1~30 (
// Equation(s):
// \U_Data_Processing|Add1~30_combout  = (\U_Data_Processing|cnt_cnt [25] & (!\U_Data_Processing|Add1~29 )) # (!\U_Data_Processing|cnt_cnt [25] & ((\U_Data_Processing|Add1~29 ) # (GND)))
// \U_Data_Processing|Add1~31  = CARRY((!\U_Data_Processing|Add1~29 ) # (!\U_Data_Processing|cnt_cnt [25]))

	.dataa(\U_Data_Processing|cnt_cnt [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add1~29 ),
	.combout(\U_Data_Processing|Add1~30_combout ),
	.cout(\U_Data_Processing|Add1~31 ));
// synopsys translate_off
defparam \U_Data_Processing|Add1~30 .lut_mask = 16'h5A5F;
defparam \U_Data_Processing|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt~17 (
// Equation(s):
// \U_Data_Processing|cnt_cnt~17_combout  = (\U_Data_Processing|always5~22_combout  & (\U_Data_Processing|FIFO_WR_EN~q  & \U_Data_Processing|Add1~30_combout ))

	.dataa(\U_Data_Processing|always5~22_combout ),
	.datab(\U_Data_Processing|FIFO_WR_EN~q ),
	.datac(\U_Data_Processing|Add1~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt~17 .lut_mask = 16'h8080;
defparam \U_Data_Processing|cnt_cnt~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N27
dffeas \U_Data_Processing|cnt_cnt[25] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_cnt~17_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[25] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_cnt[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N15
dffeas \U_Data_Processing|cnt[23] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[23] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N11
dffeas \U_Data_Processing|cnt_reg[21] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[21] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N11
dffeas \U_Data_Processing|cnt[21] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[21] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N9
dffeas \U_Data_Processing|cnt[20] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[20] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N3
dffeas \U_Data_Processing|cnt[17] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[17] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \U_Data_Processing|cnt[16] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[16] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N2
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt~3 (
// Equation(s):
// \U_Data_Processing|cnt_cnt~3_combout  = (\U_Data_Processing|FIFO_WR_EN~q  & (\U_Data_Processing|Add1~2_combout  & \U_Data_Processing|always5~22_combout ))

	.dataa(\U_Data_Processing|FIFO_WR_EN~q ),
	.datab(gnd),
	.datac(\U_Data_Processing|Add1~2_combout ),
	.datad(\U_Data_Processing|always5~22_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt~3 .lut_mask = 16'hA000;
defparam \U_Data_Processing|cnt_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N3
dffeas \U_Data_Processing|cnt_cnt[11] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[11] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt~0 (
// Equation(s):
// \U_Data_Processing|cnt_cnt~0_combout  = (\U_Data_Processing|FIFO_WR_EN~q  & (\U_Data_Processing|Add1~0_combout  & \U_Data_Processing|always5~22_combout ))

	.dataa(\U_Data_Processing|FIFO_WR_EN~q ),
	.datab(gnd),
	.datac(\U_Data_Processing|Add1~0_combout ),
	.datad(\U_Data_Processing|always5~22_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt~0 .lut_mask = 16'hA000;
defparam \U_Data_Processing|cnt_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N9
dffeas \U_Data_Processing|cnt_cnt[10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[10] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N10
cycloneive_lcell_comb \U_Data_Processing|LessThan9~1 (
// Equation(s):
// \U_Data_Processing|LessThan9~1_cout  = CARRY((!\U_Data_Processing|cnt [10] & \U_Data_Processing|cnt_cnt [10]))

	.dataa(\U_Data_Processing|cnt [10]),
	.datab(\U_Data_Processing|cnt_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U_Data_Processing|LessThan9~1_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan9~1 .lut_mask = 16'h0044;
defparam \U_Data_Processing|LessThan9~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneive_lcell_comb \U_Data_Processing|LessThan9~3 (
// Equation(s):
// \U_Data_Processing|LessThan9~3_cout  = CARRY((\U_Data_Processing|cnt [11] & ((!\U_Data_Processing|LessThan9~1_cout ) # (!\U_Data_Processing|cnt_cnt [11]))) # (!\U_Data_Processing|cnt [11] & (!\U_Data_Processing|cnt_cnt [11] & 
// !\U_Data_Processing|LessThan9~1_cout )))

	.dataa(\U_Data_Processing|cnt [11]),
	.datab(\U_Data_Processing|cnt_cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan9~1_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan9~3_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan9~3 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan9~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N14
cycloneive_lcell_comb \U_Data_Processing|LessThan9~5 (
// Equation(s):
// \U_Data_Processing|LessThan9~5_cout  = CARRY((\U_Data_Processing|cnt [12] & (\U_Data_Processing|cnt_cnt [12] & !\U_Data_Processing|LessThan9~3_cout )) # (!\U_Data_Processing|cnt [12] & ((\U_Data_Processing|cnt_cnt [12]) # 
// (!\U_Data_Processing|LessThan9~3_cout ))))

	.dataa(\U_Data_Processing|cnt [12]),
	.datab(\U_Data_Processing|cnt_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan9~3_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan9~5_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan9~5 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan9~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cycloneive_lcell_comb \U_Data_Processing|LessThan9~7 (
// Equation(s):
// \U_Data_Processing|LessThan9~7_cout  = CARRY((\U_Data_Processing|cnt [13] & ((!\U_Data_Processing|LessThan9~5_cout ) # (!\U_Data_Processing|cnt_cnt [13]))) # (!\U_Data_Processing|cnt [13] & (!\U_Data_Processing|cnt_cnt [13] & 
// !\U_Data_Processing|LessThan9~5_cout )))

	.dataa(\U_Data_Processing|cnt [13]),
	.datab(\U_Data_Processing|cnt_cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan9~5_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan9~7_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan9~7 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan9~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
cycloneive_lcell_comb \U_Data_Processing|LessThan9~9 (
// Equation(s):
// \U_Data_Processing|LessThan9~9_cout  = CARRY((\U_Data_Processing|cnt [14] & (\U_Data_Processing|cnt_cnt [14] & !\U_Data_Processing|LessThan9~7_cout )) # (!\U_Data_Processing|cnt [14] & ((\U_Data_Processing|cnt_cnt [14]) # 
// (!\U_Data_Processing|LessThan9~7_cout ))))

	.dataa(\U_Data_Processing|cnt [14]),
	.datab(\U_Data_Processing|cnt_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan9~7_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan9~9_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan9~9 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan9~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N20
cycloneive_lcell_comb \U_Data_Processing|LessThan9~11 (
// Equation(s):
// \U_Data_Processing|LessThan9~11_cout  = CARRY((\U_Data_Processing|cnt [15] & ((!\U_Data_Processing|LessThan9~9_cout ) # (!\U_Data_Processing|cnt_cnt [15]))) # (!\U_Data_Processing|cnt [15] & (!\U_Data_Processing|cnt_cnt [15] & 
// !\U_Data_Processing|LessThan9~9_cout )))

	.dataa(\U_Data_Processing|cnt [15]),
	.datab(\U_Data_Processing|cnt_cnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan9~9_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan9~11_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan9~11 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan9~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N22
cycloneive_lcell_comb \U_Data_Processing|LessThan9~13 (
// Equation(s):
// \U_Data_Processing|LessThan9~13_cout  = CARRY((\U_Data_Processing|cnt_cnt [16] & ((!\U_Data_Processing|LessThan9~11_cout ) # (!\U_Data_Processing|cnt [16]))) # (!\U_Data_Processing|cnt_cnt [16] & (!\U_Data_Processing|cnt [16] & 
// !\U_Data_Processing|LessThan9~11_cout )))

	.dataa(\U_Data_Processing|cnt_cnt [16]),
	.datab(\U_Data_Processing|cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan9~11_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan9~13_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan9~13 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan9~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
cycloneive_lcell_comb \U_Data_Processing|LessThan9~15 (
// Equation(s):
// \U_Data_Processing|LessThan9~15_cout  = CARRY((\U_Data_Processing|cnt_cnt [17] & (\U_Data_Processing|cnt [17] & !\U_Data_Processing|LessThan9~13_cout )) # (!\U_Data_Processing|cnt_cnt [17] & ((\U_Data_Processing|cnt [17]) # 
// (!\U_Data_Processing|LessThan9~13_cout ))))

	.dataa(\U_Data_Processing|cnt_cnt [17]),
	.datab(\U_Data_Processing|cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan9~13_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan9~15_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan9~15 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan9~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N26
cycloneive_lcell_comb \U_Data_Processing|LessThan9~17 (
// Equation(s):
// \U_Data_Processing|LessThan9~17_cout  = CARRY((\U_Data_Processing|cnt [18] & (\U_Data_Processing|cnt_cnt [18] & !\U_Data_Processing|LessThan9~15_cout )) # (!\U_Data_Processing|cnt [18] & ((\U_Data_Processing|cnt_cnt [18]) # 
// (!\U_Data_Processing|LessThan9~15_cout ))))

	.dataa(\U_Data_Processing|cnt [18]),
	.datab(\U_Data_Processing|cnt_cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan9~15_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan9~17_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan9~17 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan9~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N28
cycloneive_lcell_comb \U_Data_Processing|LessThan9~19 (
// Equation(s):
// \U_Data_Processing|LessThan9~19_cout  = CARRY((\U_Data_Processing|cnt [19] & ((!\U_Data_Processing|LessThan9~17_cout ) # (!\U_Data_Processing|cnt_cnt [19]))) # (!\U_Data_Processing|cnt [19] & (!\U_Data_Processing|cnt_cnt [19] & 
// !\U_Data_Processing|LessThan9~17_cout )))

	.dataa(\U_Data_Processing|cnt [19]),
	.datab(\U_Data_Processing|cnt_cnt [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan9~17_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan9~19_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan9~19 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan9~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N30
cycloneive_lcell_comb \U_Data_Processing|LessThan9~21 (
// Equation(s):
// \U_Data_Processing|LessThan9~21_cout  = CARRY((\U_Data_Processing|cnt_cnt [20] & ((!\U_Data_Processing|LessThan9~19_cout ) # (!\U_Data_Processing|cnt [20]))) # (!\U_Data_Processing|cnt_cnt [20] & (!\U_Data_Processing|cnt [20] & 
// !\U_Data_Processing|LessThan9~19_cout )))

	.dataa(\U_Data_Processing|cnt_cnt [20]),
	.datab(\U_Data_Processing|cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan9~19_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan9~21_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan9~21 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan9~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
cycloneive_lcell_comb \U_Data_Processing|LessThan9~23 (
// Equation(s):
// \U_Data_Processing|LessThan9~23_cout  = CARRY((\U_Data_Processing|cnt_cnt [21] & (\U_Data_Processing|cnt [21] & !\U_Data_Processing|LessThan9~21_cout )) # (!\U_Data_Processing|cnt_cnt [21] & ((\U_Data_Processing|cnt [21]) # 
// (!\U_Data_Processing|LessThan9~21_cout ))))

	.dataa(\U_Data_Processing|cnt_cnt [21]),
	.datab(\U_Data_Processing|cnt [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan9~21_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan9~23_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan9~23 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan9~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N2
cycloneive_lcell_comb \U_Data_Processing|LessThan9~25 (
// Equation(s):
// \U_Data_Processing|LessThan9~25_cout  = CARRY((\U_Data_Processing|cnt [22] & (\U_Data_Processing|cnt_cnt [22] & !\U_Data_Processing|LessThan9~23_cout )) # (!\U_Data_Processing|cnt [22] & ((\U_Data_Processing|cnt_cnt [22]) # 
// (!\U_Data_Processing|LessThan9~23_cout ))))

	.dataa(\U_Data_Processing|cnt [22]),
	.datab(\U_Data_Processing|cnt_cnt [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan9~23_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan9~25_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan9~25 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan9~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N4
cycloneive_lcell_comb \U_Data_Processing|LessThan9~27 (
// Equation(s):
// \U_Data_Processing|LessThan9~27_cout  = CARRY((\U_Data_Processing|cnt_cnt [23] & (\U_Data_Processing|cnt [23] & !\U_Data_Processing|LessThan9~25_cout )) # (!\U_Data_Processing|cnt_cnt [23] & ((\U_Data_Processing|cnt [23]) # 
// (!\U_Data_Processing|LessThan9~25_cout ))))

	.dataa(\U_Data_Processing|cnt_cnt [23]),
	.datab(\U_Data_Processing|cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan9~25_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan9~27_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan9~27 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan9~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N6
cycloneive_lcell_comb \U_Data_Processing|LessThan9~29 (
// Equation(s):
// \U_Data_Processing|LessThan9~29_cout  = CARRY((\U_Data_Processing|cnt [24] & (\U_Data_Processing|cnt_cnt [24] & !\U_Data_Processing|LessThan9~27_cout )) # (!\U_Data_Processing|cnt [24] & ((\U_Data_Processing|cnt_cnt [24]) # 
// (!\U_Data_Processing|LessThan9~27_cout ))))

	.dataa(\U_Data_Processing|cnt [24]),
	.datab(\U_Data_Processing|cnt_cnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan9~27_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan9~29_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan9~29 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan9~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N8
cycloneive_lcell_comb \U_Data_Processing|LessThan9~31 (
// Equation(s):
// \U_Data_Processing|LessThan9~31_cout  = CARRY((\U_Data_Processing|cnt [25] & ((!\U_Data_Processing|LessThan9~29_cout ) # (!\U_Data_Processing|cnt_cnt [25]))) # (!\U_Data_Processing|cnt [25] & (!\U_Data_Processing|cnt_cnt [25] & 
// !\U_Data_Processing|LessThan9~29_cout )))

	.dataa(\U_Data_Processing|cnt [25]),
	.datab(\U_Data_Processing|cnt_cnt [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan9~29_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan9~31_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan9~31 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan9~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N10
cycloneive_lcell_comb \U_Data_Processing|LessThan9~33 (
// Equation(s):
// \U_Data_Processing|LessThan9~33_cout  = CARRY((\U_Data_Processing|cnt_cnt [26] & ((!\U_Data_Processing|LessThan9~31_cout ) # (!\U_Data_Processing|cnt [26]))) # (!\U_Data_Processing|cnt_cnt [26] & (!\U_Data_Processing|cnt [26] & 
// !\U_Data_Processing|LessThan9~31_cout )))

	.dataa(\U_Data_Processing|cnt_cnt [26]),
	.datab(\U_Data_Processing|cnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan9~31_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan9~33_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan9~33 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan9~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N12
cycloneive_lcell_comb \U_Data_Processing|LessThan9~35 (
// Equation(s):
// \U_Data_Processing|LessThan9~35_cout  = CARRY((\U_Data_Processing|cnt [27] & ((!\U_Data_Processing|LessThan9~33_cout ) # (!\U_Data_Processing|cnt_cnt [27]))) # (!\U_Data_Processing|cnt [27] & (!\U_Data_Processing|cnt_cnt [27] & 
// !\U_Data_Processing|LessThan9~33_cout )))

	.dataa(\U_Data_Processing|cnt [27]),
	.datab(\U_Data_Processing|cnt_cnt [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan9~33_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan9~35_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan9~35 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan9~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N14
cycloneive_lcell_comb \U_Data_Processing|LessThan9~37 (
// Equation(s):
// \U_Data_Processing|LessThan9~37_cout  = CARRY((\U_Data_Processing|cnt [28] & (\U_Data_Processing|cnt_cnt [28] & !\U_Data_Processing|LessThan9~35_cout )) # (!\U_Data_Processing|cnt [28] & ((\U_Data_Processing|cnt_cnt [28]) # 
// (!\U_Data_Processing|LessThan9~35_cout ))))

	.dataa(\U_Data_Processing|cnt [28]),
	.datab(\U_Data_Processing|cnt_cnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan9~35_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan9~37_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan9~37 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan9~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N16
cycloneive_lcell_comb \U_Data_Processing|LessThan9~39 (
// Equation(s):
// \U_Data_Processing|LessThan9~39_cout  = CARRY((\U_Data_Processing|cnt [29] & ((!\U_Data_Processing|LessThan9~37_cout ) # (!\U_Data_Processing|cnt_cnt [29]))) # (!\U_Data_Processing|cnt [29] & (!\U_Data_Processing|cnt_cnt [29] & 
// !\U_Data_Processing|LessThan9~37_cout )))

	.dataa(\U_Data_Processing|cnt [29]),
	.datab(\U_Data_Processing|cnt_cnt [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan9~37_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan9~39_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan9~39 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan9~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N18
cycloneive_lcell_comb \U_Data_Processing|LessThan9~41 (
// Equation(s):
// \U_Data_Processing|LessThan9~41_cout  = CARRY((\U_Data_Processing|cnt_cnt [30] & ((!\U_Data_Processing|LessThan9~39_cout ) # (!\U_Data_Processing|cnt [30]))) # (!\U_Data_Processing|cnt_cnt [30] & (!\U_Data_Processing|cnt [30] & 
// !\U_Data_Processing|LessThan9~39_cout )))

	.dataa(\U_Data_Processing|cnt_cnt [30]),
	.datab(\U_Data_Processing|cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan9~39_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan9~41_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan9~41 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan9~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N20
cycloneive_lcell_comb \U_Data_Processing|LessThan9~42 (
// Equation(s):
// \U_Data_Processing|LessThan9~42_combout  = (\U_Data_Processing|cnt [31] & (\U_Data_Processing|LessThan9~41_cout  & \U_Data_Processing|cnt_cnt [31])) # (!\U_Data_Processing|cnt [31] & ((\U_Data_Processing|LessThan9~41_cout ) # (\U_Data_Processing|cnt_cnt 
// [31])))

	.dataa(\U_Data_Processing|cnt [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_Data_Processing|cnt_cnt [31]),
	.cin(\U_Data_Processing|LessThan9~41_cout ),
	.combout(\U_Data_Processing|LessThan9~42_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan9~42 .lut_mask = 16'hF550;
defparam \U_Data_Processing|LessThan9~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N31
dffeas \U_Data_Processing|cnt[31] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[31] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N27
dffeas \U_Data_Processing|cnt[29] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[29] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \U_Data_Processing|cnt[28] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[28] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N23
dffeas \U_Data_Processing|cnt[27] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[27] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N17
dffeas \U_Data_Processing|cnt[24] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[24] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N13
dffeas \U_Data_Processing|cnt_reg[22] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[22] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N7
dffeas \U_Data_Processing|cnt_reg[19] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[19] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N31
dffeas \U_Data_Processing|cnt_reg[15] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[15] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N31
dffeas \U_Data_Processing|cnt[15] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[15] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N29
dffeas \U_Data_Processing|cnt[14] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[14] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N27
dffeas \U_Data_Processing|cnt_reg[13] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[13] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N27
dffeas \U_Data_Processing|cnt[13] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[13] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N23
dffeas \U_Data_Processing|cnt_reg[11] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_reg[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_Data_Processing|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_reg[11] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N23
dffeas \U_Data_Processing|cnt[11] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[11] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N21
dffeas \U_Data_Processing|cnt[10] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[10] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N19
dffeas \U_Data_Processing|cnt[9] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[9] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N17
dffeas \U_Data_Processing|cnt[8] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[8] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N11
dffeas \U_Data_Processing|cnt[5] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[5] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \U_Data_Processing|LessThan8~1 (
// Equation(s):
// \U_Data_Processing|LessThan8~1_cout  = CARRY((\U_Data_Processing|cnt [0] & !\U_Data_Processing|cnt_reg [0]))

	.dataa(\U_Data_Processing|cnt [0]),
	.datab(\U_Data_Processing|cnt_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~1_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~1 .lut_mask = 16'h0022;
defparam \U_Data_Processing|LessThan8~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneive_lcell_comb \U_Data_Processing|LessThan8~3 (
// Equation(s):
// \U_Data_Processing|LessThan8~3_cout  = CARRY((\U_Data_Processing|cnt [1] & (\U_Data_Processing|cnt_reg [1] & !\U_Data_Processing|LessThan8~1_cout )) # (!\U_Data_Processing|cnt [1] & ((\U_Data_Processing|cnt_reg [1]) # (!\U_Data_Processing|LessThan8~1_cout 
// ))))

	.dataa(\U_Data_Processing|cnt [1]),
	.datab(\U_Data_Processing|cnt_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~1_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~3_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~3 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan8~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \U_Data_Processing|LessThan8~5 (
// Equation(s):
// \U_Data_Processing|LessThan8~5_cout  = CARRY((\U_Data_Processing|cnt [2] & ((!\U_Data_Processing|LessThan8~3_cout ) # (!\U_Data_Processing|cnt_reg [2]))) # (!\U_Data_Processing|cnt [2] & (!\U_Data_Processing|cnt_reg [2] & 
// !\U_Data_Processing|LessThan8~3_cout )))

	.dataa(\U_Data_Processing|cnt [2]),
	.datab(\U_Data_Processing|cnt_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~3_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~5_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~5 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan8~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneive_lcell_comb \U_Data_Processing|LessThan8~7 (
// Equation(s):
// \U_Data_Processing|LessThan8~7_cout  = CARRY((\U_Data_Processing|cnt [3] & (\U_Data_Processing|cnt_reg [3] & !\U_Data_Processing|LessThan8~5_cout )) # (!\U_Data_Processing|cnt [3] & ((\U_Data_Processing|cnt_reg [3]) # (!\U_Data_Processing|LessThan8~5_cout 
// ))))

	.dataa(\U_Data_Processing|cnt [3]),
	.datab(\U_Data_Processing|cnt_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~5_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~7_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~7 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan8~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \U_Data_Processing|LessThan8~9 (
// Equation(s):
// \U_Data_Processing|LessThan8~9_cout  = CARRY((\U_Data_Processing|cnt [4] & ((!\U_Data_Processing|LessThan8~7_cout ) # (!\U_Data_Processing|cnt_reg [4]))) # (!\U_Data_Processing|cnt [4] & (!\U_Data_Processing|cnt_reg [4] & 
// !\U_Data_Processing|LessThan8~7_cout )))

	.dataa(\U_Data_Processing|cnt [4]),
	.datab(\U_Data_Processing|cnt_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~7_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~9_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~9 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan8~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \U_Data_Processing|LessThan8~11 (
// Equation(s):
// \U_Data_Processing|LessThan8~11_cout  = CARRY((\U_Data_Processing|cnt_reg [5] & ((!\U_Data_Processing|LessThan8~9_cout ) # (!\U_Data_Processing|cnt [5]))) # (!\U_Data_Processing|cnt_reg [5] & (!\U_Data_Processing|cnt [5] & 
// !\U_Data_Processing|LessThan8~9_cout )))

	.dataa(\U_Data_Processing|cnt_reg [5]),
	.datab(\U_Data_Processing|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~9_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~11_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~11 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan8~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneive_lcell_comb \U_Data_Processing|LessThan8~13 (
// Equation(s):
// \U_Data_Processing|LessThan8~13_cout  = CARRY((\U_Data_Processing|cnt [6] & ((!\U_Data_Processing|LessThan8~11_cout ) # (!\U_Data_Processing|cnt_reg [6]))) # (!\U_Data_Processing|cnt [6] & (!\U_Data_Processing|cnt_reg [6] & 
// !\U_Data_Processing|LessThan8~11_cout )))

	.dataa(\U_Data_Processing|cnt [6]),
	.datab(\U_Data_Processing|cnt_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~11_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~13_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~13 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan8~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \U_Data_Processing|LessThan8~15 (
// Equation(s):
// \U_Data_Processing|LessThan8~15_cout  = CARRY((\U_Data_Processing|cnt [7] & (\U_Data_Processing|cnt_reg [7] & !\U_Data_Processing|LessThan8~13_cout )) # (!\U_Data_Processing|cnt [7] & ((\U_Data_Processing|cnt_reg [7]) # 
// (!\U_Data_Processing|LessThan8~13_cout ))))

	.dataa(\U_Data_Processing|cnt [7]),
	.datab(\U_Data_Processing|cnt_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~13_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~15_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~15 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan8~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \U_Data_Processing|LessThan8~17 (
// Equation(s):
// \U_Data_Processing|LessThan8~17_cout  = CARRY((\U_Data_Processing|cnt_reg [8] & (\U_Data_Processing|cnt [8] & !\U_Data_Processing|LessThan8~15_cout )) # (!\U_Data_Processing|cnt_reg [8] & ((\U_Data_Processing|cnt [8]) # 
// (!\U_Data_Processing|LessThan8~15_cout ))))

	.dataa(\U_Data_Processing|cnt_reg [8]),
	.datab(\U_Data_Processing|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~15_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~17_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~17 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan8~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \U_Data_Processing|LessThan8~19 (
// Equation(s):
// \U_Data_Processing|LessThan8~19_cout  = CARRY((\U_Data_Processing|cnt_reg [9] & ((!\U_Data_Processing|LessThan8~17_cout ) # (!\U_Data_Processing|cnt [9]))) # (!\U_Data_Processing|cnt_reg [9] & (!\U_Data_Processing|cnt [9] & 
// !\U_Data_Processing|LessThan8~17_cout )))

	.dataa(\U_Data_Processing|cnt_reg [9]),
	.datab(\U_Data_Processing|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~17_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~19_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~19 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan8~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \U_Data_Processing|LessThan8~21 (
// Equation(s):
// \U_Data_Processing|LessThan8~21_cout  = CARRY((\U_Data_Processing|cnt_reg [10] & (\U_Data_Processing|cnt [10] & !\U_Data_Processing|LessThan8~19_cout )) # (!\U_Data_Processing|cnt_reg [10] & ((\U_Data_Processing|cnt [10]) # 
// (!\U_Data_Processing|LessThan8~19_cout ))))

	.dataa(\U_Data_Processing|cnt_reg [10]),
	.datab(\U_Data_Processing|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~19_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~21_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~21 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan8~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneive_lcell_comb \U_Data_Processing|LessThan8~23 (
// Equation(s):
// \U_Data_Processing|LessThan8~23_cout  = CARRY((\U_Data_Processing|cnt_reg [11] & ((!\U_Data_Processing|LessThan8~21_cout ) # (!\U_Data_Processing|cnt [11]))) # (!\U_Data_Processing|cnt_reg [11] & (!\U_Data_Processing|cnt [11] & 
// !\U_Data_Processing|LessThan8~21_cout )))

	.dataa(\U_Data_Processing|cnt_reg [11]),
	.datab(\U_Data_Processing|cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~21_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~23_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~23 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan8~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \U_Data_Processing|LessThan8~25 (
// Equation(s):
// \U_Data_Processing|LessThan8~25_cout  = CARRY((\U_Data_Processing|cnt [12] & ((!\U_Data_Processing|LessThan8~23_cout ) # (!\U_Data_Processing|cnt_reg [12]))) # (!\U_Data_Processing|cnt [12] & (!\U_Data_Processing|cnt_reg [12] & 
// !\U_Data_Processing|LessThan8~23_cout )))

	.dataa(\U_Data_Processing|cnt [12]),
	.datab(\U_Data_Processing|cnt_reg [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~23_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~25_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~25 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan8~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \U_Data_Processing|LessThan8~27 (
// Equation(s):
// \U_Data_Processing|LessThan8~27_cout  = CARRY((\U_Data_Processing|cnt_reg [13] & ((!\U_Data_Processing|LessThan8~25_cout ) # (!\U_Data_Processing|cnt [13]))) # (!\U_Data_Processing|cnt_reg [13] & (!\U_Data_Processing|cnt [13] & 
// !\U_Data_Processing|LessThan8~25_cout )))

	.dataa(\U_Data_Processing|cnt_reg [13]),
	.datab(\U_Data_Processing|cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~25_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~27_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~27 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan8~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \U_Data_Processing|LessThan8~29 (
// Equation(s):
// \U_Data_Processing|LessThan8~29_cout  = CARRY((\U_Data_Processing|cnt_reg [14] & (\U_Data_Processing|cnt [14] & !\U_Data_Processing|LessThan8~27_cout )) # (!\U_Data_Processing|cnt_reg [14] & ((\U_Data_Processing|cnt [14]) # 
// (!\U_Data_Processing|LessThan8~27_cout ))))

	.dataa(\U_Data_Processing|cnt_reg [14]),
	.datab(\U_Data_Processing|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~27_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~29_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~29 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan8~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneive_lcell_comb \U_Data_Processing|LessThan8~31 (
// Equation(s):
// \U_Data_Processing|LessThan8~31_cout  = CARRY((\U_Data_Processing|cnt_reg [15] & ((!\U_Data_Processing|LessThan8~29_cout ) # (!\U_Data_Processing|cnt [15]))) # (!\U_Data_Processing|cnt_reg [15] & (!\U_Data_Processing|cnt [15] & 
// !\U_Data_Processing|LessThan8~29_cout )))

	.dataa(\U_Data_Processing|cnt_reg [15]),
	.datab(\U_Data_Processing|cnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~29_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~31_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~31 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan8~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneive_lcell_comb \U_Data_Processing|LessThan8~33 (
// Equation(s):
// \U_Data_Processing|LessThan8~33_cout  = CARRY((\U_Data_Processing|cnt_reg [16] & (\U_Data_Processing|cnt [16] & !\U_Data_Processing|LessThan8~31_cout )) # (!\U_Data_Processing|cnt_reg [16] & ((\U_Data_Processing|cnt [16]) # 
// (!\U_Data_Processing|LessThan8~31_cout ))))

	.dataa(\U_Data_Processing|cnt_reg [16]),
	.datab(\U_Data_Processing|cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~31_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~33_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~33 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan8~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneive_lcell_comb \U_Data_Processing|LessThan8~35 (
// Equation(s):
// \U_Data_Processing|LessThan8~35_cout  = CARRY((\U_Data_Processing|cnt [17] & (\U_Data_Processing|cnt_reg [17] & !\U_Data_Processing|LessThan8~33_cout )) # (!\U_Data_Processing|cnt [17] & ((\U_Data_Processing|cnt_reg [17]) # 
// (!\U_Data_Processing|LessThan8~33_cout ))))

	.dataa(\U_Data_Processing|cnt [17]),
	.datab(\U_Data_Processing|cnt_reg [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~33_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~35_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~35 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan8~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneive_lcell_comb \U_Data_Processing|LessThan8~37 (
// Equation(s):
// \U_Data_Processing|LessThan8~37_cout  = CARRY((\U_Data_Processing|cnt [18] & ((!\U_Data_Processing|LessThan8~35_cout ) # (!\U_Data_Processing|cnt_reg [18]))) # (!\U_Data_Processing|cnt [18] & (!\U_Data_Processing|cnt_reg [18] & 
// !\U_Data_Processing|LessThan8~35_cout )))

	.dataa(\U_Data_Processing|cnt [18]),
	.datab(\U_Data_Processing|cnt_reg [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~35_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~37_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~37 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan8~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneive_lcell_comb \U_Data_Processing|LessThan8~39 (
// Equation(s):
// \U_Data_Processing|LessThan8~39_cout  = CARRY((\U_Data_Processing|cnt [19] & (\U_Data_Processing|cnt_reg [19] & !\U_Data_Processing|LessThan8~37_cout )) # (!\U_Data_Processing|cnt [19] & ((\U_Data_Processing|cnt_reg [19]) # 
// (!\U_Data_Processing|LessThan8~37_cout ))))

	.dataa(\U_Data_Processing|cnt [19]),
	.datab(\U_Data_Processing|cnt_reg [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~37_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~39_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~39 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan8~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneive_lcell_comb \U_Data_Processing|LessThan8~41 (
// Equation(s):
// \U_Data_Processing|LessThan8~41_cout  = CARRY((\U_Data_Processing|cnt [20] & ((!\U_Data_Processing|LessThan8~39_cout ) # (!\U_Data_Processing|cnt_reg [20]))) # (!\U_Data_Processing|cnt [20] & (!\U_Data_Processing|cnt_reg [20] & 
// !\U_Data_Processing|LessThan8~39_cout )))

	.dataa(\U_Data_Processing|cnt [20]),
	.datab(\U_Data_Processing|cnt_reg [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~39_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~41_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~41 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan8~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneive_lcell_comb \U_Data_Processing|LessThan8~43 (
// Equation(s):
// \U_Data_Processing|LessThan8~43_cout  = CARRY((\U_Data_Processing|cnt [21] & (\U_Data_Processing|cnt_reg [21] & !\U_Data_Processing|LessThan8~41_cout )) # (!\U_Data_Processing|cnt [21] & ((\U_Data_Processing|cnt_reg [21]) # 
// (!\U_Data_Processing|LessThan8~41_cout ))))

	.dataa(\U_Data_Processing|cnt [21]),
	.datab(\U_Data_Processing|cnt_reg [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~41_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~43_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~43 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan8~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneive_lcell_comb \U_Data_Processing|LessThan8~45 (
// Equation(s):
// \U_Data_Processing|LessThan8~45_cout  = CARRY((\U_Data_Processing|cnt [22] & ((!\U_Data_Processing|LessThan8~43_cout ) # (!\U_Data_Processing|cnt_reg [22]))) # (!\U_Data_Processing|cnt [22] & (!\U_Data_Processing|cnt_reg [22] & 
// !\U_Data_Processing|LessThan8~43_cout )))

	.dataa(\U_Data_Processing|cnt [22]),
	.datab(\U_Data_Processing|cnt_reg [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~43_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~45_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~45 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan8~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneive_lcell_comb \U_Data_Processing|LessThan8~47 (
// Equation(s):
// \U_Data_Processing|LessThan8~47_cout  = CARRY((\U_Data_Processing|cnt [23] & (\U_Data_Processing|cnt_reg [23] & !\U_Data_Processing|LessThan8~45_cout )) # (!\U_Data_Processing|cnt [23] & ((\U_Data_Processing|cnt_reg [23]) # 
// (!\U_Data_Processing|LessThan8~45_cout ))))

	.dataa(\U_Data_Processing|cnt [23]),
	.datab(\U_Data_Processing|cnt_reg [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~45_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~47_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~47 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan8~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneive_lcell_comb \U_Data_Processing|LessThan8~49 (
// Equation(s):
// \U_Data_Processing|LessThan8~49_cout  = CARRY((\U_Data_Processing|cnt_reg [24] & (\U_Data_Processing|cnt [24] & !\U_Data_Processing|LessThan8~47_cout )) # (!\U_Data_Processing|cnt_reg [24] & ((\U_Data_Processing|cnt [24]) # 
// (!\U_Data_Processing|LessThan8~47_cout ))))

	.dataa(\U_Data_Processing|cnt_reg [24]),
	.datab(\U_Data_Processing|cnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~47_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~49_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~49 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan8~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneive_lcell_comb \U_Data_Processing|LessThan8~51 (
// Equation(s):
// \U_Data_Processing|LessThan8~51_cout  = CARRY((\U_Data_Processing|cnt [25] & (\U_Data_Processing|cnt_reg [25] & !\U_Data_Processing|LessThan8~49_cout )) # (!\U_Data_Processing|cnt [25] & ((\U_Data_Processing|cnt_reg [25]) # 
// (!\U_Data_Processing|LessThan8~49_cout ))))

	.dataa(\U_Data_Processing|cnt [25]),
	.datab(\U_Data_Processing|cnt_reg [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~49_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~51_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~51 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan8~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneive_lcell_comb \U_Data_Processing|LessThan8~53 (
// Equation(s):
// \U_Data_Processing|LessThan8~53_cout  = CARRY((\U_Data_Processing|cnt_reg [26] & (\U_Data_Processing|cnt [26] & !\U_Data_Processing|LessThan8~51_cout )) # (!\U_Data_Processing|cnt_reg [26] & ((\U_Data_Processing|cnt [26]) # 
// (!\U_Data_Processing|LessThan8~51_cout ))))

	.dataa(\U_Data_Processing|cnt_reg [26]),
	.datab(\U_Data_Processing|cnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~51_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~53_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~53 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan8~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneive_lcell_comb \U_Data_Processing|LessThan8~55 (
// Equation(s):
// \U_Data_Processing|LessThan8~55_cout  = CARRY((\U_Data_Processing|cnt_reg [27] & ((!\U_Data_Processing|LessThan8~53_cout ) # (!\U_Data_Processing|cnt [27]))) # (!\U_Data_Processing|cnt_reg [27] & (!\U_Data_Processing|cnt [27] & 
// !\U_Data_Processing|LessThan8~53_cout )))

	.dataa(\U_Data_Processing|cnt_reg [27]),
	.datab(\U_Data_Processing|cnt [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~53_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~55_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~55 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan8~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneive_lcell_comb \U_Data_Processing|LessThan8~57 (
// Equation(s):
// \U_Data_Processing|LessThan8~57_cout  = CARRY((\U_Data_Processing|cnt_reg [28] & (\U_Data_Processing|cnt [28] & !\U_Data_Processing|LessThan8~55_cout )) # (!\U_Data_Processing|cnt_reg [28] & ((\U_Data_Processing|cnt [28]) # 
// (!\U_Data_Processing|LessThan8~55_cout ))))

	.dataa(\U_Data_Processing|cnt_reg [28]),
	.datab(\U_Data_Processing|cnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~55_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~57_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~57 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan8~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneive_lcell_comb \U_Data_Processing|LessThan8~59 (
// Equation(s):
// \U_Data_Processing|LessThan8~59_cout  = CARRY((\U_Data_Processing|cnt_reg [29] & ((!\U_Data_Processing|LessThan8~57_cout ) # (!\U_Data_Processing|cnt [29]))) # (!\U_Data_Processing|cnt_reg [29] & (!\U_Data_Processing|cnt [29] & 
// !\U_Data_Processing|LessThan8~57_cout )))

	.dataa(\U_Data_Processing|cnt_reg [29]),
	.datab(\U_Data_Processing|cnt [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~57_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~59_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~59 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan8~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneive_lcell_comb \U_Data_Processing|LessThan8~61 (
// Equation(s):
// \U_Data_Processing|LessThan8~61_cout  = CARRY((\U_Data_Processing|cnt_reg [30] & (\U_Data_Processing|cnt [30] & !\U_Data_Processing|LessThan8~59_cout )) # (!\U_Data_Processing|cnt_reg [30] & ((\U_Data_Processing|cnt [30]) # 
// (!\U_Data_Processing|LessThan8~59_cout ))))

	.dataa(\U_Data_Processing|cnt_reg [30]),
	.datab(\U_Data_Processing|cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan8~59_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan8~61_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~61 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan8~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneive_lcell_comb \U_Data_Processing|LessThan8~62 (
// Equation(s):
// \U_Data_Processing|LessThan8~62_combout  = (\U_Data_Processing|cnt_reg [31] & (\U_Data_Processing|LessThan8~61_cout  & \U_Data_Processing|cnt [31])) # (!\U_Data_Processing|cnt_reg [31] & ((\U_Data_Processing|LessThan8~61_cout ) # (\U_Data_Processing|cnt 
// [31])))

	.dataa(\U_Data_Processing|cnt_reg [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_Data_Processing|cnt [31]),
	.cin(\U_Data_Processing|LessThan8~61_cout ),
	.combout(\U_Data_Processing|LessThan8~62_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan8~62 .lut_mask = 16'hF550;
defparam \U_Data_Processing|LessThan8~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt[31]~2 (
// Equation(s):
// \U_Data_Processing|cnt_cnt[31]~2_combout  = (!\U_Data_Processing|cnt_cnt[31]~1_combout  & ((\U_Data_Processing|always5~22_combout ) # ((\U_Data_Processing|LessThan9~42_combout ) # (!\U_Data_Processing|LessThan8~62_combout ))))

	.dataa(\U_Data_Processing|cnt_cnt[31]~1_combout ),
	.datab(\U_Data_Processing|always5~22_combout ),
	.datac(\U_Data_Processing|LessThan9~42_combout ),
	.datad(\U_Data_Processing|LessThan8~62_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[31]~2 .lut_mask = 16'h5455;
defparam \U_Data_Processing|cnt_cnt[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N9
dffeas \U_Data_Processing|cnt_cnt[12] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_cnt~4_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[12] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
cycloneive_lcell_comb \U_Data_Processing|Add1~6 (
// Equation(s):
// \U_Data_Processing|Add1~6_combout  = (\U_Data_Processing|cnt_cnt [13] & (!\U_Data_Processing|Add1~5 )) # (!\U_Data_Processing|cnt_cnt [13] & ((\U_Data_Processing|Add1~5 ) # (GND)))
// \U_Data_Processing|Add1~7  = CARRY((!\U_Data_Processing|Add1~5 ) # (!\U_Data_Processing|cnt_cnt [13]))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add1~5 ),
	.combout(\U_Data_Processing|Add1~6_combout ),
	.cout(\U_Data_Processing|Add1~7 ));
// synopsys translate_off
defparam \U_Data_Processing|Add1~6 .lut_mask = 16'h3C3F;
defparam \U_Data_Processing|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt~5 (
// Equation(s):
// \U_Data_Processing|cnt_cnt~5_combout  = (\U_Data_Processing|always5~22_combout  & (\U_Data_Processing|FIFO_WR_EN~q  & \U_Data_Processing|Add1~6_combout ))

	.dataa(\U_Data_Processing|always5~22_combout ),
	.datab(\U_Data_Processing|FIFO_WR_EN~q ),
	.datac(\U_Data_Processing|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt~5 .lut_mask = 16'h8080;
defparam \U_Data_Processing|cnt_cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N3
dffeas \U_Data_Processing|cnt_cnt[13] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_cnt~5_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[13] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
cycloneive_lcell_comb \U_Data_Processing|Add1~8 (
// Equation(s):
// \U_Data_Processing|Add1~8_combout  = (\U_Data_Processing|cnt_cnt [14] & (\U_Data_Processing|Add1~7  $ (GND))) # (!\U_Data_Processing|cnt_cnt [14] & (!\U_Data_Processing|Add1~7  & VCC))
// \U_Data_Processing|Add1~9  = CARRY((\U_Data_Processing|cnt_cnt [14] & !\U_Data_Processing|Add1~7 ))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add1~7 ),
	.combout(\U_Data_Processing|Add1~8_combout ),
	.cout(\U_Data_Processing|Add1~9 ));
// synopsys translate_off
defparam \U_Data_Processing|Add1~8 .lut_mask = 16'hC30C;
defparam \U_Data_Processing|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt~6 (
// Equation(s):
// \U_Data_Processing|cnt_cnt~6_combout  = (\U_Data_Processing|always5~22_combout  & (\U_Data_Processing|FIFO_WR_EN~q  & \U_Data_Processing|Add1~8_combout ))

	.dataa(gnd),
	.datab(\U_Data_Processing|always5~22_combout ),
	.datac(\U_Data_Processing|FIFO_WR_EN~q ),
	.datad(\U_Data_Processing|Add1~8_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt~6 .lut_mask = 16'hC000;
defparam \U_Data_Processing|cnt_cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N31
dffeas \U_Data_Processing|cnt_cnt[14] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_cnt~6_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[14] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
cycloneive_lcell_comb \U_Data_Processing|Add1~10 (
// Equation(s):
// \U_Data_Processing|Add1~10_combout  = (\U_Data_Processing|cnt_cnt [15] & (!\U_Data_Processing|Add1~9 )) # (!\U_Data_Processing|cnt_cnt [15] & ((\U_Data_Processing|Add1~9 ) # (GND)))
// \U_Data_Processing|Add1~11  = CARRY((!\U_Data_Processing|Add1~9 ) # (!\U_Data_Processing|cnt_cnt [15]))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_cnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add1~9 ),
	.combout(\U_Data_Processing|Add1~10_combout ),
	.cout(\U_Data_Processing|Add1~11 ));
// synopsys translate_off
defparam \U_Data_Processing|Add1~10 .lut_mask = 16'h3C3F;
defparam \U_Data_Processing|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N4
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt~7 (
// Equation(s):
// \U_Data_Processing|cnt_cnt~7_combout  = (\U_Data_Processing|always5~22_combout  & (\U_Data_Processing|FIFO_WR_EN~q  & \U_Data_Processing|Add1~10_combout ))

	.dataa(\U_Data_Processing|always5~22_combout ),
	.datab(gnd),
	.datac(\U_Data_Processing|FIFO_WR_EN~q ),
	.datad(\U_Data_Processing|Add1~10_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt~7 .lut_mask = 16'hA000;
defparam \U_Data_Processing|cnt_cnt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N5
dffeas \U_Data_Processing|cnt_cnt[15] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_cnt~7_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[15] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cycloneive_lcell_comb \U_Data_Processing|Add1~14 (
// Equation(s):
// \U_Data_Processing|Add1~14_combout  = (\U_Data_Processing|cnt_cnt [17] & (!\U_Data_Processing|Add1~13 )) # (!\U_Data_Processing|cnt_cnt [17] & ((\U_Data_Processing|Add1~13 ) # (GND)))
// \U_Data_Processing|Add1~15  = CARRY((!\U_Data_Processing|Add1~13 ) # (!\U_Data_Processing|cnt_cnt [17]))

	.dataa(\U_Data_Processing|cnt_cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add1~13 ),
	.combout(\U_Data_Processing|Add1~14_combout ),
	.cout(\U_Data_Processing|Add1~15 ));
// synopsys translate_off
defparam \U_Data_Processing|Add1~14 .lut_mask = 16'h5A5F;
defparam \U_Data_Processing|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
cycloneive_lcell_comb \U_Data_Processing|Add1~16 (
// Equation(s):
// \U_Data_Processing|Add1~16_combout  = (\U_Data_Processing|cnt_cnt [18] & (\U_Data_Processing|Add1~15  $ (GND))) # (!\U_Data_Processing|cnt_cnt [18] & (!\U_Data_Processing|Add1~15  & VCC))
// \U_Data_Processing|Add1~17  = CARRY((\U_Data_Processing|cnt_cnt [18] & !\U_Data_Processing|Add1~15 ))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add1~15 ),
	.combout(\U_Data_Processing|Add1~16_combout ),
	.cout(\U_Data_Processing|Add1~17 ));
// synopsys translate_off
defparam \U_Data_Processing|Add1~16 .lut_mask = 16'hC30C;
defparam \U_Data_Processing|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt~10 (
// Equation(s):
// \U_Data_Processing|cnt_cnt~10_combout  = (\U_Data_Processing|always5~22_combout  & (\U_Data_Processing|FIFO_WR_EN~q  & \U_Data_Processing|Add1~16_combout ))

	.dataa(gnd),
	.datab(\U_Data_Processing|always5~22_combout ),
	.datac(\U_Data_Processing|FIFO_WR_EN~q ),
	.datad(\U_Data_Processing|Add1~16_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt~10 .lut_mask = 16'hC000;
defparam \U_Data_Processing|cnt_cnt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N9
dffeas \U_Data_Processing|cnt_cnt[18] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_cnt~10_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[18] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
cycloneive_lcell_comb \U_Data_Processing|Add1~18 (
// Equation(s):
// \U_Data_Processing|Add1~18_combout  = (\U_Data_Processing|cnt_cnt [19] & (!\U_Data_Processing|Add1~17 )) # (!\U_Data_Processing|cnt_cnt [19] & ((\U_Data_Processing|Add1~17 ) # (GND)))
// \U_Data_Processing|Add1~19  = CARRY((!\U_Data_Processing|Add1~17 ) # (!\U_Data_Processing|cnt_cnt [19]))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_cnt [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add1~17 ),
	.combout(\U_Data_Processing|Add1~18_combout ),
	.cout(\U_Data_Processing|Add1~19 ));
// synopsys translate_off
defparam \U_Data_Processing|Add1~18 .lut_mask = 16'h3C3F;
defparam \U_Data_Processing|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt~11 (
// Equation(s):
// \U_Data_Processing|cnt_cnt~11_combout  = (\U_Data_Processing|always5~22_combout  & (\U_Data_Processing|FIFO_WR_EN~q  & \U_Data_Processing|Add1~18_combout ))

	.dataa(\U_Data_Processing|always5~22_combout ),
	.datab(gnd),
	.datac(\U_Data_Processing|FIFO_WR_EN~q ),
	.datad(\U_Data_Processing|Add1~18_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt~11 .lut_mask = 16'hA000;
defparam \U_Data_Processing|cnt_cnt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N1
dffeas \U_Data_Processing|cnt_cnt[19] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_cnt~11_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[19] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cycloneive_lcell_comb \U_Data_Processing|Add1~20 (
// Equation(s):
// \U_Data_Processing|Add1~20_combout  = (\U_Data_Processing|cnt_cnt [20] & (\U_Data_Processing|Add1~19  $ (GND))) # (!\U_Data_Processing|cnt_cnt [20] & (!\U_Data_Processing|Add1~19  & VCC))
// \U_Data_Processing|Add1~21  = CARRY((\U_Data_Processing|cnt_cnt [20] & !\U_Data_Processing|Add1~19 ))

	.dataa(\U_Data_Processing|cnt_cnt [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add1~19 ),
	.combout(\U_Data_Processing|Add1~20_combout ),
	.cout(\U_Data_Processing|Add1~21 ));
// synopsys translate_off
defparam \U_Data_Processing|Add1~20 .lut_mask = 16'hA50A;
defparam \U_Data_Processing|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
cycloneive_lcell_comb \U_Data_Processing|Add1~22 (
// Equation(s):
// \U_Data_Processing|Add1~22_combout  = (\U_Data_Processing|cnt_cnt [21] & (!\U_Data_Processing|Add1~21 )) # (!\U_Data_Processing|cnt_cnt [21] & ((\U_Data_Processing|Add1~21 ) # (GND)))
// \U_Data_Processing|Add1~23  = CARRY((!\U_Data_Processing|Add1~21 ) # (!\U_Data_Processing|cnt_cnt [21]))

	.dataa(\U_Data_Processing|cnt_cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add1~21 ),
	.combout(\U_Data_Processing|Add1~22_combout ),
	.cout(\U_Data_Processing|Add1~23 ));
// synopsys translate_off
defparam \U_Data_Processing|Add1~22 .lut_mask = 16'h5A5F;
defparam \U_Data_Processing|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N2
cycloneive_lcell_comb \U_Data_Processing|Add1~24 (
// Equation(s):
// \U_Data_Processing|Add1~24_combout  = (\U_Data_Processing|cnt_cnt [22] & (\U_Data_Processing|Add1~23  $ (GND))) # (!\U_Data_Processing|cnt_cnt [22] & (!\U_Data_Processing|Add1~23  & VCC))
// \U_Data_Processing|Add1~25  = CARRY((\U_Data_Processing|cnt_cnt [22] & !\U_Data_Processing|Add1~23 ))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_cnt [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add1~23 ),
	.combout(\U_Data_Processing|Add1~24_combout ),
	.cout(\U_Data_Processing|Add1~25 ));
// synopsys translate_off
defparam \U_Data_Processing|Add1~24 .lut_mask = 16'hC30C;
defparam \U_Data_Processing|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt~14 (
// Equation(s):
// \U_Data_Processing|cnt_cnt~14_combout  = (\U_Data_Processing|FIFO_WR_EN~q  & (\U_Data_Processing|always5~22_combout  & \U_Data_Processing|Add1~24_combout ))

	.dataa(gnd),
	.datab(\U_Data_Processing|FIFO_WR_EN~q ),
	.datac(\U_Data_Processing|always5~22_combout ),
	.datad(\U_Data_Processing|Add1~24_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt~14 .lut_mask = 16'hC000;
defparam \U_Data_Processing|cnt_cnt~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N25
dffeas \U_Data_Processing|cnt_cnt[22] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_cnt~14_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[22] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N4
cycloneive_lcell_comb \U_Data_Processing|Add1~26 (
// Equation(s):
// \U_Data_Processing|Add1~26_combout  = (\U_Data_Processing|cnt_cnt [23] & (!\U_Data_Processing|Add1~25 )) # (!\U_Data_Processing|cnt_cnt [23] & ((\U_Data_Processing|Add1~25 ) # (GND)))
// \U_Data_Processing|Add1~27  = CARRY((!\U_Data_Processing|Add1~25 ) # (!\U_Data_Processing|cnt_cnt [23]))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add1~25 ),
	.combout(\U_Data_Processing|Add1~26_combout ),
	.cout(\U_Data_Processing|Add1~27 ));
// synopsys translate_off
defparam \U_Data_Processing|Add1~26 .lut_mask = 16'h3C3F;
defparam \U_Data_Processing|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt~15 (
// Equation(s):
// \U_Data_Processing|cnt_cnt~15_combout  = (\U_Data_Processing|FIFO_WR_EN~q  & (\U_Data_Processing|Add1~26_combout  & \U_Data_Processing|always5~22_combout ))

	.dataa(\U_Data_Processing|FIFO_WR_EN~q ),
	.datab(\U_Data_Processing|Add1~26_combout ),
	.datac(\U_Data_Processing|always5~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt~15 .lut_mask = 16'h8080;
defparam \U_Data_Processing|cnt_cnt~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N19
dffeas \U_Data_Processing|cnt_cnt[23] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_cnt~15_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[23] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N6
cycloneive_lcell_comb \U_Data_Processing|Add1~28 (
// Equation(s):
// \U_Data_Processing|Add1~28_combout  = (\U_Data_Processing|cnt_cnt [24] & (\U_Data_Processing|Add1~27  $ (GND))) # (!\U_Data_Processing|cnt_cnt [24] & (!\U_Data_Processing|Add1~27  & VCC))
// \U_Data_Processing|Add1~29  = CARRY((\U_Data_Processing|cnt_cnt [24] & !\U_Data_Processing|Add1~27 ))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_cnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add1~27 ),
	.combout(\U_Data_Processing|Add1~28_combout ),
	.cout(\U_Data_Processing|Add1~29 ));
// synopsys translate_off
defparam \U_Data_Processing|Add1~28 .lut_mask = 16'hC30C;
defparam \U_Data_Processing|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt~16 (
// Equation(s):
// \U_Data_Processing|cnt_cnt~16_combout  = (\U_Data_Processing|FIFO_WR_EN~q  & (\U_Data_Processing|always5~22_combout  & \U_Data_Processing|Add1~28_combout ))

	.dataa(\U_Data_Processing|FIFO_WR_EN~q ),
	.datab(gnd),
	.datac(\U_Data_Processing|always5~22_combout ),
	.datad(\U_Data_Processing|Add1~28_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt~16 .lut_mask = 16'hA000;
defparam \U_Data_Processing|cnt_cnt~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N5
dffeas \U_Data_Processing|cnt_cnt[24] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_cnt~16_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[24] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N10
cycloneive_lcell_comb \U_Data_Processing|Add1~32 (
// Equation(s):
// \U_Data_Processing|Add1~32_combout  = (\U_Data_Processing|cnt_cnt [26] & (\U_Data_Processing|Add1~31  $ (GND))) # (!\U_Data_Processing|cnt_cnt [26] & (!\U_Data_Processing|Add1~31  & VCC))
// \U_Data_Processing|Add1~33  = CARRY((\U_Data_Processing|cnt_cnt [26] & !\U_Data_Processing|Add1~31 ))

	.dataa(\U_Data_Processing|cnt_cnt [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add1~31 ),
	.combout(\U_Data_Processing|Add1~32_combout ),
	.cout(\U_Data_Processing|Add1~33 ));
// synopsys translate_off
defparam \U_Data_Processing|Add1~32 .lut_mask = 16'hA50A;
defparam \U_Data_Processing|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
cycloneive_lcell_comb \U_Data_Processing|Add1~34 (
// Equation(s):
// \U_Data_Processing|Add1~34_combout  = (\U_Data_Processing|cnt_cnt [27] & (!\U_Data_Processing|Add1~33 )) # (!\U_Data_Processing|cnt_cnt [27] & ((\U_Data_Processing|Add1~33 ) # (GND)))
// \U_Data_Processing|Add1~35  = CARRY((!\U_Data_Processing|Add1~33 ) # (!\U_Data_Processing|cnt_cnt [27]))

	.dataa(gnd),
	.datab(\U_Data_Processing|cnt_cnt [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add1~33 ),
	.combout(\U_Data_Processing|Add1~34_combout ),
	.cout(\U_Data_Processing|Add1~35 ));
// synopsys translate_off
defparam \U_Data_Processing|Add1~34 .lut_mask = 16'h3C3F;
defparam \U_Data_Processing|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N28
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt~19 (
// Equation(s):
// \U_Data_Processing|cnt_cnt~19_combout  = (\U_Data_Processing|FIFO_WR_EN~q  & (\U_Data_Processing|always5~22_combout  & \U_Data_Processing|Add1~34_combout ))

	.dataa(gnd),
	.datab(\U_Data_Processing|FIFO_WR_EN~q ),
	.datac(\U_Data_Processing|always5~22_combout ),
	.datad(\U_Data_Processing|Add1~34_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt~19 .lut_mask = 16'hC000;
defparam \U_Data_Processing|cnt_cnt~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N29
dffeas \U_Data_Processing|cnt_cnt[27] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_cnt~19_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[27] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N30
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt~21 (
// Equation(s):
// \U_Data_Processing|cnt_cnt~21_combout  = (\U_Data_Processing|FIFO_WR_EN~q  & (\U_Data_Processing|always5~22_combout  & \U_Data_Processing|Add1~38_combout ))

	.dataa(gnd),
	.datab(\U_Data_Processing|FIFO_WR_EN~q ),
	.datac(\U_Data_Processing|always5~22_combout ),
	.datad(\U_Data_Processing|Add1~38_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt~21_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt~21 .lut_mask = 16'hC000;
defparam \U_Data_Processing|cnt_cnt~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N31
dffeas \U_Data_Processing|cnt_cnt[29] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_cnt~21_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[29] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_cnt[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N13
dffeas \U_Data_Processing|cnt[22] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[22] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
cycloneive_lcell_comb \U_Data_Processing|cnt_cnt~12 (
// Equation(s):
// \U_Data_Processing|cnt_cnt~12_combout  = (\U_Data_Processing|FIFO_WR_EN~q  & (\U_Data_Processing|Add1~20_combout  & \U_Data_Processing|always5~22_combout ))

	.dataa(\U_Data_Processing|FIFO_WR_EN~q ),
	.datab(gnd),
	.datac(\U_Data_Processing|Add1~20_combout ),
	.datad(\U_Data_Processing|always5~22_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|cnt_cnt~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt~12 .lut_mask = 16'hA000;
defparam \U_Data_Processing|cnt_cnt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N1
dffeas \U_Data_Processing|cnt_cnt[20] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|cnt_cnt~12_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Data_Processing|cnt_cnt[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt_cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt_cnt[20] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \U_Data_Processing|cnt[18] (
	.clk(\U_Data_Processing|trigger~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|cnt_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_Data_Processing|LessThan4~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|cnt[18] .is_wysiwyg = "true";
defparam \U_Data_Processing|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N10
cycloneive_lcell_comb \U_Data_Processing|Add2~2 (
// Equation(s):
// \U_Data_Processing|Add2~2_combout  = (\U_Data_Processing|cnt_cnt [11] & ((\U_Data_Processing|cnt [11] & (!\U_Data_Processing|Add2~1 )) # (!\U_Data_Processing|cnt [11] & ((\U_Data_Processing|Add2~1 ) # (GND))))) # (!\U_Data_Processing|cnt_cnt [11] & 
// ((\U_Data_Processing|cnt [11] & (\U_Data_Processing|Add2~1  & VCC)) # (!\U_Data_Processing|cnt [11] & (!\U_Data_Processing|Add2~1 ))))
// \U_Data_Processing|Add2~3  = CARRY((\U_Data_Processing|cnt_cnt [11] & ((!\U_Data_Processing|Add2~1 ) # (!\U_Data_Processing|cnt [11]))) # (!\U_Data_Processing|cnt_cnt [11] & (!\U_Data_Processing|cnt [11] & !\U_Data_Processing|Add2~1 )))

	.dataa(\U_Data_Processing|cnt_cnt [11]),
	.datab(\U_Data_Processing|cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add2~1 ),
	.combout(\U_Data_Processing|Add2~2_combout ),
	.cout(\U_Data_Processing|Add2~3 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~2 .lut_mask = 16'h692B;
defparam \U_Data_Processing|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N14
cycloneive_lcell_comb \U_Data_Processing|Add2~6 (
// Equation(s):
// \U_Data_Processing|Add2~6_combout  = (\U_Data_Processing|cnt_cnt [13] & ((\U_Data_Processing|cnt [13] & (!\U_Data_Processing|Add2~5 )) # (!\U_Data_Processing|cnt [13] & ((\U_Data_Processing|Add2~5 ) # (GND))))) # (!\U_Data_Processing|cnt_cnt [13] & 
// ((\U_Data_Processing|cnt [13] & (\U_Data_Processing|Add2~5  & VCC)) # (!\U_Data_Processing|cnt [13] & (!\U_Data_Processing|Add2~5 ))))
// \U_Data_Processing|Add2~7  = CARRY((\U_Data_Processing|cnt_cnt [13] & ((!\U_Data_Processing|Add2~5 ) # (!\U_Data_Processing|cnt [13]))) # (!\U_Data_Processing|cnt_cnt [13] & (!\U_Data_Processing|cnt [13] & !\U_Data_Processing|Add2~5 )))

	.dataa(\U_Data_Processing|cnt_cnt [13]),
	.datab(\U_Data_Processing|cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add2~5 ),
	.combout(\U_Data_Processing|Add2~6_combout ),
	.cout(\U_Data_Processing|Add2~7 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~6 .lut_mask = 16'h692B;
defparam \U_Data_Processing|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
cycloneive_lcell_comb \U_Data_Processing|Add2~8 (
// Equation(s):
// \U_Data_Processing|Add2~8_combout  = ((\U_Data_Processing|cnt_cnt [14] $ (\U_Data_Processing|cnt [14] $ (\U_Data_Processing|Add2~7 )))) # (GND)
// \U_Data_Processing|Add2~9  = CARRY((\U_Data_Processing|cnt_cnt [14] & (\U_Data_Processing|cnt [14] & !\U_Data_Processing|Add2~7 )) # (!\U_Data_Processing|cnt_cnt [14] & ((\U_Data_Processing|cnt [14]) # (!\U_Data_Processing|Add2~7 ))))

	.dataa(\U_Data_Processing|cnt_cnt [14]),
	.datab(\U_Data_Processing|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add2~7 ),
	.combout(\U_Data_Processing|Add2~8_combout ),
	.cout(\U_Data_Processing|Add2~9 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~8 .lut_mask = 16'h964D;
defparam \U_Data_Processing|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N20
cycloneive_lcell_comb \U_Data_Processing|Add2~12 (
// Equation(s):
// \U_Data_Processing|Add2~12_combout  = ((\U_Data_Processing|cnt_cnt [16] $ (\U_Data_Processing|cnt [16] $ (\U_Data_Processing|Add2~11 )))) # (GND)
// \U_Data_Processing|Add2~13  = CARRY((\U_Data_Processing|cnt_cnt [16] & (\U_Data_Processing|cnt [16] & !\U_Data_Processing|Add2~11 )) # (!\U_Data_Processing|cnt_cnt [16] & ((\U_Data_Processing|cnt [16]) # (!\U_Data_Processing|Add2~11 ))))

	.dataa(\U_Data_Processing|cnt_cnt [16]),
	.datab(\U_Data_Processing|cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add2~11 ),
	.combout(\U_Data_Processing|Add2~12_combout ),
	.cout(\U_Data_Processing|Add2~13 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~12 .lut_mask = 16'h964D;
defparam \U_Data_Processing|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N22
cycloneive_lcell_comb \U_Data_Processing|Add2~14 (
// Equation(s):
// \U_Data_Processing|Add2~14_combout  = (\U_Data_Processing|cnt_cnt [17] & ((\U_Data_Processing|cnt [17] & (!\U_Data_Processing|Add2~13 )) # (!\U_Data_Processing|cnt [17] & ((\U_Data_Processing|Add2~13 ) # (GND))))) # (!\U_Data_Processing|cnt_cnt [17] & 
// ((\U_Data_Processing|cnt [17] & (\U_Data_Processing|Add2~13  & VCC)) # (!\U_Data_Processing|cnt [17] & (!\U_Data_Processing|Add2~13 ))))
// \U_Data_Processing|Add2~15  = CARRY((\U_Data_Processing|cnt_cnt [17] & ((!\U_Data_Processing|Add2~13 ) # (!\U_Data_Processing|cnt [17]))) # (!\U_Data_Processing|cnt_cnt [17] & (!\U_Data_Processing|cnt [17] & !\U_Data_Processing|Add2~13 )))

	.dataa(\U_Data_Processing|cnt_cnt [17]),
	.datab(\U_Data_Processing|cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add2~13 ),
	.combout(\U_Data_Processing|Add2~14_combout ),
	.cout(\U_Data_Processing|Add2~15 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~14 .lut_mask = 16'h692B;
defparam \U_Data_Processing|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
cycloneive_lcell_comb \U_Data_Processing|Add2~16 (
// Equation(s):
// \U_Data_Processing|Add2~16_combout  = ((\U_Data_Processing|cnt_cnt [18] $ (\U_Data_Processing|cnt [18] $ (\U_Data_Processing|Add2~15 )))) # (GND)
// \U_Data_Processing|Add2~17  = CARRY((\U_Data_Processing|cnt_cnt [18] & (\U_Data_Processing|cnt [18] & !\U_Data_Processing|Add2~15 )) # (!\U_Data_Processing|cnt_cnt [18] & ((\U_Data_Processing|cnt [18]) # (!\U_Data_Processing|Add2~15 ))))

	.dataa(\U_Data_Processing|cnt_cnt [18]),
	.datab(\U_Data_Processing|cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add2~15 ),
	.combout(\U_Data_Processing|Add2~16_combout ),
	.cout(\U_Data_Processing|Add2~17 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~16 .lut_mask = 16'h964D;
defparam \U_Data_Processing|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N26
cycloneive_lcell_comb \U_Data_Processing|Add2~18 (
// Equation(s):
// \U_Data_Processing|Add2~18_combout  = (\U_Data_Processing|cnt [19] & ((\U_Data_Processing|cnt_cnt [19] & (!\U_Data_Processing|Add2~17 )) # (!\U_Data_Processing|cnt_cnt [19] & (\U_Data_Processing|Add2~17  & VCC)))) # (!\U_Data_Processing|cnt [19] & 
// ((\U_Data_Processing|cnt_cnt [19] & ((\U_Data_Processing|Add2~17 ) # (GND))) # (!\U_Data_Processing|cnt_cnt [19] & (!\U_Data_Processing|Add2~17 ))))
// \U_Data_Processing|Add2~19  = CARRY((\U_Data_Processing|cnt [19] & (\U_Data_Processing|cnt_cnt [19] & !\U_Data_Processing|Add2~17 )) # (!\U_Data_Processing|cnt [19] & ((\U_Data_Processing|cnt_cnt [19]) # (!\U_Data_Processing|Add2~17 ))))

	.dataa(\U_Data_Processing|cnt [19]),
	.datab(\U_Data_Processing|cnt_cnt [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add2~17 ),
	.combout(\U_Data_Processing|Add2~18_combout ),
	.cout(\U_Data_Processing|Add2~19 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~18 .lut_mask = 16'h694D;
defparam \U_Data_Processing|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
cycloneive_lcell_comb \U_Data_Processing|Add2~20 (
// Equation(s):
// \U_Data_Processing|Add2~20_combout  = ((\U_Data_Processing|cnt [20] $ (\U_Data_Processing|cnt_cnt [20] $ (\U_Data_Processing|Add2~19 )))) # (GND)
// \U_Data_Processing|Add2~21  = CARRY((\U_Data_Processing|cnt [20] & ((!\U_Data_Processing|Add2~19 ) # (!\U_Data_Processing|cnt_cnt [20]))) # (!\U_Data_Processing|cnt [20] & (!\U_Data_Processing|cnt_cnt [20] & !\U_Data_Processing|Add2~19 )))

	.dataa(\U_Data_Processing|cnt [20]),
	.datab(\U_Data_Processing|cnt_cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add2~19 ),
	.combout(\U_Data_Processing|Add2~20_combout ),
	.cout(\U_Data_Processing|Add2~21 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~20 .lut_mask = 16'h962B;
defparam \U_Data_Processing|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N0
cycloneive_lcell_comb \U_Data_Processing|Add2~24 (
// Equation(s):
// \U_Data_Processing|Add2~24_combout  = ((\U_Data_Processing|cnt_cnt [22] $ (\U_Data_Processing|cnt [22] $ (\U_Data_Processing|Add2~23 )))) # (GND)
// \U_Data_Processing|Add2~25  = CARRY((\U_Data_Processing|cnt_cnt [22] & (\U_Data_Processing|cnt [22] & !\U_Data_Processing|Add2~23 )) # (!\U_Data_Processing|cnt_cnt [22] & ((\U_Data_Processing|cnt [22]) # (!\U_Data_Processing|Add2~23 ))))

	.dataa(\U_Data_Processing|cnt_cnt [22]),
	.datab(\U_Data_Processing|cnt [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add2~23 ),
	.combout(\U_Data_Processing|Add2~24_combout ),
	.cout(\U_Data_Processing|Add2~25 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~24 .lut_mask = 16'h964D;
defparam \U_Data_Processing|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N10
cycloneive_lcell_comb \U_Data_Processing|Add2~34 (
// Equation(s):
// \U_Data_Processing|Add2~34_combout  = (\U_Data_Processing|cnt [27] & ((\U_Data_Processing|cnt_cnt [27] & (!\U_Data_Processing|Add2~33 )) # (!\U_Data_Processing|cnt_cnt [27] & (\U_Data_Processing|Add2~33  & VCC)))) # (!\U_Data_Processing|cnt [27] & 
// ((\U_Data_Processing|cnt_cnt [27] & ((\U_Data_Processing|Add2~33 ) # (GND))) # (!\U_Data_Processing|cnt_cnt [27] & (!\U_Data_Processing|Add2~33 ))))
// \U_Data_Processing|Add2~35  = CARRY((\U_Data_Processing|cnt [27] & (\U_Data_Processing|cnt_cnt [27] & !\U_Data_Processing|Add2~33 )) # (!\U_Data_Processing|cnt [27] & ((\U_Data_Processing|cnt_cnt [27]) # (!\U_Data_Processing|Add2~33 ))))

	.dataa(\U_Data_Processing|cnt [27]),
	.datab(\U_Data_Processing|cnt_cnt [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add2~33 ),
	.combout(\U_Data_Processing|Add2~34_combout ),
	.cout(\U_Data_Processing|Add2~35 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~34 .lut_mask = 16'h694D;
defparam \U_Data_Processing|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N14
cycloneive_lcell_comb \U_Data_Processing|Add2~38 (
// Equation(s):
// \U_Data_Processing|Add2~38_combout  = (\U_Data_Processing|cnt [29] & ((\U_Data_Processing|cnt_cnt [29] & (!\U_Data_Processing|Add2~37 )) # (!\U_Data_Processing|cnt_cnt [29] & (\U_Data_Processing|Add2~37  & VCC)))) # (!\U_Data_Processing|cnt [29] & 
// ((\U_Data_Processing|cnt_cnt [29] & ((\U_Data_Processing|Add2~37 ) # (GND))) # (!\U_Data_Processing|cnt_cnt [29] & (!\U_Data_Processing|Add2~37 ))))
// \U_Data_Processing|Add2~39  = CARRY((\U_Data_Processing|cnt [29] & (\U_Data_Processing|cnt_cnt [29] & !\U_Data_Processing|Add2~37 )) # (!\U_Data_Processing|cnt [29] & ((\U_Data_Processing|cnt_cnt [29]) # (!\U_Data_Processing|Add2~37 ))))

	.dataa(\U_Data_Processing|cnt [29]),
	.datab(\U_Data_Processing|cnt_cnt [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add2~37 ),
	.combout(\U_Data_Processing|Add2~38_combout ),
	.cout(\U_Data_Processing|Add2~39 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~38 .lut_mask = 16'h694D;
defparam \U_Data_Processing|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N16
cycloneive_lcell_comb \U_Data_Processing|Add2~40 (
// Equation(s):
// \U_Data_Processing|Add2~40_combout  = ((\U_Data_Processing|cnt_cnt [30] $ (\U_Data_Processing|cnt [30] $ (\U_Data_Processing|Add2~39 )))) # (GND)
// \U_Data_Processing|Add2~41  = CARRY((\U_Data_Processing|cnt_cnt [30] & (\U_Data_Processing|cnt [30] & !\U_Data_Processing|Add2~39 )) # (!\U_Data_Processing|cnt_cnt [30] & ((\U_Data_Processing|cnt [30]) # (!\U_Data_Processing|Add2~39 ))))

	.dataa(\U_Data_Processing|cnt_cnt [30]),
	.datab(\U_Data_Processing|cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add2~39 ),
	.combout(\U_Data_Processing|Add2~40_combout ),
	.cout(\U_Data_Processing|Add2~41 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~40 .lut_mask = 16'h964D;
defparam \U_Data_Processing|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
cycloneive_lcell_comb \U_Data_Processing|LessThan7~0 (
// Equation(s):
// \U_Data_Processing|LessThan7~0_combout  = (\U_Data_Processing|Add2~22_combout ) # ((\U_Data_Processing|Add2~24_combout ) # ((\U_Data_Processing|Add2~18_combout ) # (\U_Data_Processing|Add2~20_combout )))

	.dataa(\U_Data_Processing|Add2~22_combout ),
	.datab(\U_Data_Processing|Add2~24_combout ),
	.datac(\U_Data_Processing|Add2~18_combout ),
	.datad(\U_Data_Processing|Add2~20_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan7~0 .lut_mask = 16'hFFFE;
defparam \U_Data_Processing|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N24
cycloneive_lcell_comb \U_Data_Processing|always5~19 (
// Equation(s):
// \U_Data_Processing|always5~19_combout  = (\U_Data_Processing|Add2~36_combout ) # ((\U_Data_Processing|Add2~40_combout ) # ((\U_Data_Processing|Add2~38_combout ) # (\U_Data_Processing|LessThan7~0_combout )))

	.dataa(\U_Data_Processing|Add2~36_combout ),
	.datab(\U_Data_Processing|Add2~40_combout ),
	.datac(\U_Data_Processing|Add2~38_combout ),
	.datad(\U_Data_Processing|LessThan7~0_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~19 .lut_mask = 16'hFFFE;
defparam \U_Data_Processing|always5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
cycloneive_lcell_comb \U_Data_Processing|LessThan6~1 (
// Equation(s):
// \U_Data_Processing|LessThan6~1_cout  = CARRY((!\U_Data_Processing|cnt_reg [10] & \U_Data_Processing|Add1~0_combout ))

	.dataa(\U_Data_Processing|cnt_reg [10]),
	.datab(\U_Data_Processing|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U_Data_Processing|LessThan6~1_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan6~1 .lut_mask = 16'h0044;
defparam \U_Data_Processing|LessThan6~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneive_lcell_comb \U_Data_Processing|LessThan6~3 (
// Equation(s):
// \U_Data_Processing|LessThan6~3_cout  = CARRY((\U_Data_Processing|cnt_reg [11] & ((!\U_Data_Processing|LessThan6~1_cout ) # (!\U_Data_Processing|Add1~2_combout ))) # (!\U_Data_Processing|cnt_reg [11] & (!\U_Data_Processing|Add1~2_combout  & 
// !\U_Data_Processing|LessThan6~1_cout )))

	.dataa(\U_Data_Processing|cnt_reg [11]),
	.datab(\U_Data_Processing|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan6~1_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan6~3_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan6~3 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
cycloneive_lcell_comb \U_Data_Processing|LessThan6~5 (
// Equation(s):
// \U_Data_Processing|LessThan6~5_cout  = CARRY((\U_Data_Processing|cnt_reg [12] & (\U_Data_Processing|Add1~4_combout  & !\U_Data_Processing|LessThan6~3_cout )) # (!\U_Data_Processing|cnt_reg [12] & ((\U_Data_Processing|Add1~4_combout ) # 
// (!\U_Data_Processing|LessThan6~3_cout ))))

	.dataa(\U_Data_Processing|cnt_reg [12]),
	.datab(\U_Data_Processing|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan6~3_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan6~5_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan6~5 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cycloneive_lcell_comb \U_Data_Processing|LessThan6~7 (
// Equation(s):
// \U_Data_Processing|LessThan6~7_cout  = CARRY((\U_Data_Processing|cnt_reg [13] & ((!\U_Data_Processing|LessThan6~5_cout ) # (!\U_Data_Processing|Add1~6_combout ))) # (!\U_Data_Processing|cnt_reg [13] & (!\U_Data_Processing|Add1~6_combout  & 
// !\U_Data_Processing|LessThan6~5_cout )))

	.dataa(\U_Data_Processing|cnt_reg [13]),
	.datab(\U_Data_Processing|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan6~5_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan6~7_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan6~7 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
cycloneive_lcell_comb \U_Data_Processing|LessThan6~9 (
// Equation(s):
// \U_Data_Processing|LessThan6~9_cout  = CARRY((\U_Data_Processing|cnt_reg [14] & (\U_Data_Processing|Add1~8_combout  & !\U_Data_Processing|LessThan6~7_cout )) # (!\U_Data_Processing|cnt_reg [14] & ((\U_Data_Processing|Add1~8_combout ) # 
// (!\U_Data_Processing|LessThan6~7_cout ))))

	.dataa(\U_Data_Processing|cnt_reg [14]),
	.datab(\U_Data_Processing|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan6~7_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan6~9_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan6~9 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan6~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
cycloneive_lcell_comb \U_Data_Processing|LessThan6~11 (
// Equation(s):
// \U_Data_Processing|LessThan6~11_cout  = CARRY((\U_Data_Processing|Add1~10_combout  & (\U_Data_Processing|cnt_reg [15] & !\U_Data_Processing|LessThan6~9_cout )) # (!\U_Data_Processing|Add1~10_combout  & ((\U_Data_Processing|cnt_reg [15]) # 
// (!\U_Data_Processing|LessThan6~9_cout ))))

	.dataa(\U_Data_Processing|Add1~10_combout ),
	.datab(\U_Data_Processing|cnt_reg [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan6~9_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan6~11_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan6~11 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan6~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneive_lcell_comb \U_Data_Processing|LessThan6~13 (
// Equation(s):
// \U_Data_Processing|LessThan6~13_cout  = CARRY((\U_Data_Processing|Add1~12_combout  & ((!\U_Data_Processing|LessThan6~11_cout ) # (!\U_Data_Processing|cnt_reg [16]))) # (!\U_Data_Processing|Add1~12_combout  & (!\U_Data_Processing|cnt_reg [16] & 
// !\U_Data_Processing|LessThan6~11_cout )))

	.dataa(\U_Data_Processing|Add1~12_combout ),
	.datab(\U_Data_Processing|cnt_reg [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan6~11_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan6~13_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan6~13 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan6~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
cycloneive_lcell_comb \U_Data_Processing|LessThan6~15 (
// Equation(s):
// \U_Data_Processing|LessThan6~15_cout  = CARRY((\U_Data_Processing|cnt_reg [17] & ((!\U_Data_Processing|LessThan6~13_cout ) # (!\U_Data_Processing|Add1~14_combout ))) # (!\U_Data_Processing|cnt_reg [17] & (!\U_Data_Processing|Add1~14_combout  & 
// !\U_Data_Processing|LessThan6~13_cout )))

	.dataa(\U_Data_Processing|cnt_reg [17]),
	.datab(\U_Data_Processing|Add1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan6~13_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan6~15_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan6~15 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan6~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
cycloneive_lcell_comb \U_Data_Processing|LessThan6~17 (
// Equation(s):
// \U_Data_Processing|LessThan6~17_cout  = CARRY((\U_Data_Processing|cnt_reg [18] & (\U_Data_Processing|Add1~16_combout  & !\U_Data_Processing|LessThan6~15_cout )) # (!\U_Data_Processing|cnt_reg [18] & ((\U_Data_Processing|Add1~16_combout ) # 
// (!\U_Data_Processing|LessThan6~15_cout ))))

	.dataa(\U_Data_Processing|cnt_reg [18]),
	.datab(\U_Data_Processing|Add1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan6~15_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan6~17_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan6~17 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan6~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
cycloneive_lcell_comb \U_Data_Processing|LessThan6~19 (
// Equation(s):
// \U_Data_Processing|LessThan6~19_cout  = CARRY((\U_Data_Processing|cnt_reg [19] & ((!\U_Data_Processing|LessThan6~17_cout ) # (!\U_Data_Processing|Add1~18_combout ))) # (!\U_Data_Processing|cnt_reg [19] & (!\U_Data_Processing|Add1~18_combout  & 
// !\U_Data_Processing|LessThan6~17_cout )))

	.dataa(\U_Data_Processing|cnt_reg [19]),
	.datab(\U_Data_Processing|Add1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan6~17_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan6~19_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan6~19 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan6~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N30
cycloneive_lcell_comb \U_Data_Processing|LessThan6~21 (
// Equation(s):
// \U_Data_Processing|LessThan6~21_cout  = CARRY((\U_Data_Processing|Add1~20_combout  & ((!\U_Data_Processing|LessThan6~19_cout ) # (!\U_Data_Processing|cnt_reg [20]))) # (!\U_Data_Processing|Add1~20_combout  & (!\U_Data_Processing|cnt_reg [20] & 
// !\U_Data_Processing|LessThan6~19_cout )))

	.dataa(\U_Data_Processing|Add1~20_combout ),
	.datab(\U_Data_Processing|cnt_reg [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan6~19_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan6~21_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan6~21 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan6~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
cycloneive_lcell_comb \U_Data_Processing|LessThan6~23 (
// Equation(s):
// \U_Data_Processing|LessThan6~23_cout  = CARRY((\U_Data_Processing|cnt_reg [21] & ((!\U_Data_Processing|LessThan6~21_cout ) # (!\U_Data_Processing|Add1~22_combout ))) # (!\U_Data_Processing|cnt_reg [21] & (!\U_Data_Processing|Add1~22_combout  & 
// !\U_Data_Processing|LessThan6~21_cout )))

	.dataa(\U_Data_Processing|cnt_reg [21]),
	.datab(\U_Data_Processing|Add1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan6~21_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan6~23_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan6~23 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan6~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N2
cycloneive_lcell_comb \U_Data_Processing|LessThan6~25 (
// Equation(s):
// \U_Data_Processing|LessThan6~25_cout  = CARRY((\U_Data_Processing|Add1~24_combout  & ((!\U_Data_Processing|LessThan6~23_cout ) # (!\U_Data_Processing|cnt_reg [22]))) # (!\U_Data_Processing|Add1~24_combout  & (!\U_Data_Processing|cnt_reg [22] & 
// !\U_Data_Processing|LessThan6~23_cout )))

	.dataa(\U_Data_Processing|Add1~24_combout ),
	.datab(\U_Data_Processing|cnt_reg [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan6~23_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan6~25_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan6~25 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan6~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
cycloneive_lcell_comb \U_Data_Processing|LessThan6~27 (
// Equation(s):
// \U_Data_Processing|LessThan6~27_cout  = CARRY((\U_Data_Processing|cnt_reg [23] & ((!\U_Data_Processing|LessThan6~25_cout ) # (!\U_Data_Processing|Add1~26_combout ))) # (!\U_Data_Processing|cnt_reg [23] & (!\U_Data_Processing|Add1~26_combout  & 
// !\U_Data_Processing|LessThan6~25_cout )))

	.dataa(\U_Data_Processing|cnt_reg [23]),
	.datab(\U_Data_Processing|Add1~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan6~25_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan6~27_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan6~27 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan6~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
cycloneive_lcell_comb \U_Data_Processing|LessThan6~29 (
// Equation(s):
// \U_Data_Processing|LessThan6~29_cout  = CARRY((\U_Data_Processing|Add1~28_combout  & ((!\U_Data_Processing|LessThan6~27_cout ) # (!\U_Data_Processing|cnt_reg [24]))) # (!\U_Data_Processing|Add1~28_combout  & (!\U_Data_Processing|cnt_reg [24] & 
// !\U_Data_Processing|LessThan6~27_cout )))

	.dataa(\U_Data_Processing|Add1~28_combout ),
	.datab(\U_Data_Processing|cnt_reg [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan6~27_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan6~29_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan6~29 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan6~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
cycloneive_lcell_comb \U_Data_Processing|LessThan6~31 (
// Equation(s):
// \U_Data_Processing|LessThan6~31_cout  = CARRY((\U_Data_Processing|cnt_reg [25] & ((!\U_Data_Processing|LessThan6~29_cout ) # (!\U_Data_Processing|Add1~30_combout ))) # (!\U_Data_Processing|cnt_reg [25] & (!\U_Data_Processing|Add1~30_combout  & 
// !\U_Data_Processing|LessThan6~29_cout )))

	.dataa(\U_Data_Processing|cnt_reg [25]),
	.datab(\U_Data_Processing|Add1~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan6~29_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan6~31_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan6~31 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan6~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cycloneive_lcell_comb \U_Data_Processing|LessThan6~33 (
// Equation(s):
// \U_Data_Processing|LessThan6~33_cout  = CARRY((\U_Data_Processing|cnt_reg [26] & (\U_Data_Processing|Add1~32_combout  & !\U_Data_Processing|LessThan6~31_cout )) # (!\U_Data_Processing|cnt_reg [26] & ((\U_Data_Processing|Add1~32_combout ) # 
// (!\U_Data_Processing|LessThan6~31_cout ))))

	.dataa(\U_Data_Processing|cnt_reg [26]),
	.datab(\U_Data_Processing|Add1~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan6~31_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan6~33_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan6~33 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan6~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
cycloneive_lcell_comb \U_Data_Processing|LessThan6~35 (
// Equation(s):
// \U_Data_Processing|LessThan6~35_cout  = CARRY((\U_Data_Processing|cnt_reg [27] & ((!\U_Data_Processing|LessThan6~33_cout ) # (!\U_Data_Processing|Add1~34_combout ))) # (!\U_Data_Processing|cnt_reg [27] & (!\U_Data_Processing|Add1~34_combout  & 
// !\U_Data_Processing|LessThan6~33_cout )))

	.dataa(\U_Data_Processing|cnt_reg [27]),
	.datab(\U_Data_Processing|Add1~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan6~33_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan6~35_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan6~35 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan6~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
cycloneive_lcell_comb \U_Data_Processing|LessThan6~37 (
// Equation(s):
// \U_Data_Processing|LessThan6~37_cout  = CARRY((\U_Data_Processing|Add1~36_combout  & ((!\U_Data_Processing|LessThan6~35_cout ) # (!\U_Data_Processing|cnt_reg [28]))) # (!\U_Data_Processing|Add1~36_combout  & (!\U_Data_Processing|cnt_reg [28] & 
// !\U_Data_Processing|LessThan6~35_cout )))

	.dataa(\U_Data_Processing|Add1~36_combout ),
	.datab(\U_Data_Processing|cnt_reg [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan6~35_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan6~37_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan6~37 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan6~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cycloneive_lcell_comb \U_Data_Processing|LessThan6~39 (
// Equation(s):
// \U_Data_Processing|LessThan6~39_cout  = CARRY((\U_Data_Processing|cnt_reg [29] & ((!\U_Data_Processing|LessThan6~37_cout ) # (!\U_Data_Processing|Add1~38_combout ))) # (!\U_Data_Processing|cnt_reg [29] & (!\U_Data_Processing|Add1~38_combout  & 
// !\U_Data_Processing|LessThan6~37_cout )))

	.dataa(\U_Data_Processing|cnt_reg [29]),
	.datab(\U_Data_Processing|Add1~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan6~37_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan6~39_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan6~39 .lut_mask = 16'h002B;
defparam \U_Data_Processing|LessThan6~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cycloneive_lcell_comb \U_Data_Processing|LessThan6~41 (
// Equation(s):
// \U_Data_Processing|LessThan6~41_cout  = CARRY((\U_Data_Processing|cnt_reg [30] & (\U_Data_Processing|Add1~40_combout  & !\U_Data_Processing|LessThan6~39_cout )) # (!\U_Data_Processing|cnt_reg [30] & ((\U_Data_Processing|Add1~40_combout ) # 
// (!\U_Data_Processing|LessThan6~39_cout ))))

	.dataa(\U_Data_Processing|cnt_reg [30]),
	.datab(\U_Data_Processing|Add1~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|LessThan6~39_cout ),
	.combout(),
	.cout(\U_Data_Processing|LessThan6~41_cout ));
// synopsys translate_off
defparam \U_Data_Processing|LessThan6~41 .lut_mask = 16'h004D;
defparam \U_Data_Processing|LessThan6~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
cycloneive_lcell_comb \U_Data_Processing|LessThan6~42 (
// Equation(s):
// \U_Data_Processing|LessThan6~42_combout  = (\U_Data_Processing|Add1~42_combout  & ((\U_Data_Processing|LessThan6~41_cout ) # (!\U_Data_Processing|cnt_reg [31]))) # (!\U_Data_Processing|Add1~42_combout  & (!\U_Data_Processing|cnt_reg [31] & 
// \U_Data_Processing|LessThan6~41_cout ))

	.dataa(\U_Data_Processing|Add1~42_combout ),
	.datab(\U_Data_Processing|cnt_reg [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_Data_Processing|LessThan6~41_cout ),
	.combout(\U_Data_Processing|LessThan6~42_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan6~42 .lut_mask = 16'hB2B2;
defparam \U_Data_Processing|LessThan6~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N18
cycloneive_lcell_comb \U_Data_Processing|Add2~42 (
// Equation(s):
// \U_Data_Processing|Add2~42_combout  = (\U_Data_Processing|cnt [31] & ((\U_Data_Processing|cnt_cnt [31] & (!\U_Data_Processing|Add2~41 )) # (!\U_Data_Processing|cnt_cnt [31] & (\U_Data_Processing|Add2~41  & VCC)))) # (!\U_Data_Processing|cnt [31] & 
// ((\U_Data_Processing|cnt_cnt [31] & ((\U_Data_Processing|Add2~41 ) # (GND))) # (!\U_Data_Processing|cnt_cnt [31] & (!\U_Data_Processing|Add2~41 ))))
// \U_Data_Processing|Add2~43  = CARRY((\U_Data_Processing|cnt [31] & (\U_Data_Processing|cnt_cnt [31] & !\U_Data_Processing|Add2~41 )) # (!\U_Data_Processing|cnt [31] & ((\U_Data_Processing|cnt_cnt [31]) # (!\U_Data_Processing|Add2~41 ))))

	.dataa(\U_Data_Processing|cnt [31]),
	.datab(\U_Data_Processing|cnt_cnt [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Data_Processing|Add2~41 ),
	.combout(\U_Data_Processing|Add2~42_combout ),
	.cout(\U_Data_Processing|Add2~43 ));
// synopsys translate_off
defparam \U_Data_Processing|Add2~42 .lut_mask = 16'h694D;
defparam \U_Data_Processing|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N4
cycloneive_lcell_comb \U_Data_Processing|LessThan7~7 (
// Equation(s):
// \U_Data_Processing|LessThan7~7_combout  = (\U_Data_Processing|Add2~10_combout ) # ((\U_Data_Processing|Add2~12_combout ) # ((\U_Data_Processing|Add2~14_combout ) # (\U_Data_Processing|Add2~16_combout )))

	.dataa(\U_Data_Processing|Add2~10_combout ),
	.datab(\U_Data_Processing|Add2~12_combout ),
	.datac(\U_Data_Processing|Add2~14_combout ),
	.datad(\U_Data_Processing|Add2~16_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|LessThan7~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan7~7 .lut_mask = 16'hFFFE;
defparam \U_Data_Processing|LessThan7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N2
cycloneive_lcell_comb \U_Data_Processing|LessThan7~6 (
// Equation(s):
// \U_Data_Processing|LessThan7~6_combout  = (\U_Data_Processing|Add2~4_combout ) # ((\U_Data_Processing|Add2~8_combout ) # ((\U_Data_Processing|Add2~6_combout ) # (\U_Data_Processing|Add2~2_combout )))

	.dataa(\U_Data_Processing|Add2~4_combout ),
	.datab(\U_Data_Processing|Add2~8_combout ),
	.datac(\U_Data_Processing|Add2~6_combout ),
	.datad(\U_Data_Processing|Add2~2_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|LessThan7~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|LessThan7~6 .lut_mask = 16'hFFFE;
defparam \U_Data_Processing|LessThan7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N6
cycloneive_lcell_comb \U_Data_Processing|always5~20 (
// Equation(s):
// \U_Data_Processing|always5~20_combout  = (\U_Data_Processing|LessThan7~5_combout ) # ((\U_Data_Processing|Add2~34_combout ) # ((\U_Data_Processing|LessThan7~7_combout ) # (\U_Data_Processing|LessThan7~6_combout )))

	.dataa(\U_Data_Processing|LessThan7~5_combout ),
	.datab(\U_Data_Processing|Add2~34_combout ),
	.datac(\U_Data_Processing|LessThan7~7_combout ),
	.datad(\U_Data_Processing|LessThan7~6_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~20 .lut_mask = 16'hFFFE;
defparam \U_Data_Processing|always5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N28
cycloneive_lcell_comb \U_Data_Processing|always5~21 (
// Equation(s):
// \U_Data_Processing|always5~21_combout  = (\U_Data_Processing|LessThan7~1_combout ) # ((\U_Data_Processing|Add2~42_combout ) # ((\U_Data_Processing|always5~20_combout ) # (\U_Data_Processing|Add2~44_combout )))

	.dataa(\U_Data_Processing|LessThan7~1_combout ),
	.datab(\U_Data_Processing|Add2~42_combout ),
	.datac(\U_Data_Processing|always5~20_combout ),
	.datad(\U_Data_Processing|Add2~44_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~21_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~21 .lut_mask = 16'hFFFE;
defparam \U_Data_Processing|always5~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N30
cycloneive_lcell_comb \U_Data_Processing|always5~22 (
// Equation(s):
// \U_Data_Processing|always5~22_combout  = (!\U_Data_Processing|LessThan6~42_combout  & ((\U_Data_Processing|Add2~46_combout ) # ((\U_Data_Processing|always5~19_combout ) # (\U_Data_Processing|always5~21_combout ))))

	.dataa(\U_Data_Processing|Add2~46_combout ),
	.datab(\U_Data_Processing|always5~19_combout ),
	.datac(\U_Data_Processing|LessThan6~42_combout ),
	.datad(\U_Data_Processing|always5~21_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|always5~22_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|always5~22 .lut_mask = 16'h0F0E;
defparam \U_Data_Processing|always5~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneive_lcell_comb \U_Data_Processing|FIFO_WR_EN~0 (
// Equation(s):
// \U_Data_Processing|FIFO_WR_EN~0_combout  = (\U_Data_Processing|always5~18_combout ) # ((!\U_Data_Processing|always5~22_combout  & (\U_Data_Processing|FIFO_WR_EN~q  & \U_Data_Processing|LessThan8~62_combout )))

	.dataa(\U_Data_Processing|always5~18_combout ),
	.datab(\U_Data_Processing|always5~22_combout ),
	.datac(\U_Data_Processing|FIFO_WR_EN~q ),
	.datad(\U_Data_Processing|LessThan8~62_combout ),
	.cin(gnd),
	.combout(\U_Data_Processing|FIFO_WR_EN~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_Data_Processing|FIFO_WR_EN~0 .lut_mask = 16'hBAAA;
defparam \U_Data_Processing|FIFO_WR_EN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N29
dffeas \U_Data_Processing|FIFO_WR_EN (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_Data_Processing|FIFO_WR_EN~0_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|FIFO_WR_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|FIFO_WR_EN .is_wysiwyg = "true";
defparam \U_Data_Processing|FIFO_WR_EN .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N11
dffeas \U_Data_Processing|FIFO_WR_EN_REG (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_Data_Processing|FIFO_WR_EN~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Data_Processing|FIFO_WR_EN_REG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_Data_Processing|FIFO_WR_EN_REG .is_wysiwyg = "true";
defparam \U_Data_Processing|FIFO_WR_EN_REG .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\U_Data_Processing|FIFO_WR_EN_REG~q  & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~8_combout )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(gnd),
	.datac(\U_Data_Processing|FIFO_WR_EN_REG~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~8_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hA0F0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N29
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0200;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h7878;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N31
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hF078;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N19
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h0200;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'h0FF0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  = (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0004;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hD2F0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h1000;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 16'h0FF0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N19
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0100;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & 
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 16'h7878;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N13
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h0020;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .lut_mask = 16'h0FF0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N25
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~10 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~10 .lut_mask = 16'h6996;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N29
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~11 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~11 .lut_mask = 16'h6996;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N15
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [3] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2] $ (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1])))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [3]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h9669;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h3C3C;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N21
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N13
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N7
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N1
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N23
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N9
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N19
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N23
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~7 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~7_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [1] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [0])) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]))) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [1] & 
// ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]) # (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [0]))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~7 .lut_mask = 16'h7BDE;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N3
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N1
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N25
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N11
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N15
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y16_N27
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N3
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [3] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [2])) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]))) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [3] & 
// ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]) # (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [2]))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 .lut_mask = 16'h7BDE;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # 
// ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~7_combout ) # 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~7_combout ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'hFFFE;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h0040;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h0100;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'h5AF0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N23
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (((!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'hB4F0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h0400;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 16'h0FF0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N3
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h0100;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & 
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout )))

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 16'h3CF0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N5
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ (((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .lut_mask = 16'hF078;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N15
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[10]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[10]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N9
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .lut_mask = 16'hD2F0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N31
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N21
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [10]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N11
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N29
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N5
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h0200;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .lut_mask = 16'h0FF0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N1
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N3
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[11] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[11] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [10] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10])) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [11]))) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11] & 
// ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [11]) # (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [10] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10]))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [10]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [11]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7DBE;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~9 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout  = (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~9 .lut_mask = 16'h0100;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q  $ (((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  & 
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout )))

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0 .lut_mask = 16'h3CF0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a12 (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a12 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[12]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[12]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[12]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[12] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[12] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  & (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h0010;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q  $ (((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  & 
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0 .lut_mask = 16'h3CF0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N27
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a12 (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a12 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a12 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N17
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[12] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[12] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N3
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[12] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[12] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [12]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[12] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[12] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[12] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a13~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a13~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a13~q  $ (((!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  & 
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a13~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a13~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a13~0 .lut_mask = 16'hC3F0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N5
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a13 (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a13 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a13 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N11
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[13] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a13~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[13] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[13]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[13]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [13]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[13]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N17
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[13] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[13] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[13]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[13]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [13]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[13]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N7
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[13] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[13] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[13] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[13] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[13]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[13]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [13]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[13]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[13] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[13] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[13] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[13] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [13] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [12] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [12])) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [13]))) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [13] & 
// ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [13]) # (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [12] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [12]))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [13]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [12]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [12]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [13]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7DBE;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N21
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[9]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N1
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[8]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N27
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9])) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [8]))) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & 
// ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [8]) # (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [9] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7DBE;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # 
// ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # 
// ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~7_combout ) # 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~7_combout ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .lut_mask = 16'hFFFE;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N29
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hD2F0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~12 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~12_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~12 .lut_mask = 16'h6996;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N31
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~11 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~11 .lut_mask = 16'h6996;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N13
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~10 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [3] $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2])))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [3]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~10 .lut_mask = 16'h9669;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N11
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0080;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h0FF0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N5
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(gnd),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h3CF0;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N31
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N29
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N17
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N7
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N19
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~6 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~6_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2] $ (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2])))) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3] & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2] $ (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [2]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~6 .lut_mask = 16'h9009;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N31
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N11
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & !\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hF0D2;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\U_UART|FIFO_RD_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N29
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout  = \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder .lut_mask = 16'hFF00;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N17
dffeas \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~7 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~7_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1] $ (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1])))) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0] & 
// (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] & (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1] $ (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]))))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datac(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~7 .lut_mask = 16'h9009;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~8 (
// Equation(s):
// \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~8_combout  = (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~5_combout  & 
// (\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~6_combout  & \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~7_combout ))

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~6_combout ),
	.datac(gnd),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~7_combout ),
	.cin(gnd),
	.combout(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~8 .lut_mask = 16'h8800;
defparam \U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
cycloneive_lcell_comb \U_UART|WR_EN~0 (
// Equation(s):
// \U_UART|WR_EN~0_combout  = ((\U_UART|WR_EN~q  & ((\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0_combout ) # (!\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~8_combout )))) # 
// (!\KEY~input_o )

	.dataa(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(\KEY~input_o ),
	.datac(\U_UART|WR_EN~q ),
	.datad(\U_FIFO_ADC_DATA|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~8_combout ),
	.cin(gnd),
	.combout(\U_UART|WR_EN~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|WR_EN~0 .lut_mask = 16'hB3F3;
defparam \U_UART|WR_EN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N1
dffeas \U_UART|WR_EN (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_UART|WR_EN~0_combout ),
	.asdata(vcc),
	.clrn(\EXT_RST_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|WR_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|WR_EN .is_wysiwyg = "true";
defparam \U_UART|WR_EN .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N11
dffeas \U_UART|UART_DATA_TEXT|wr_en_r (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART|WR_EN~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|wr_en_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|wr_en_r .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|wr_en_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~1 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~1_combout  = (\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~0_combout ) # ((\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q  & ((!\U_UART|UART_DATA_TEXT|rdy_r~q ) # (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE~q ))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~0_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE~q ),
	.datac(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q ),
	.datad(\U_UART|UART_DATA_TEXT|rdy_r~q ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~1 .lut_mask = 16'hBAFA;
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N13
dffeas \U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N25
dffeas \U_UART|UART_DATA_TEXT|rdy_r (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART|UART_DATA_TEXT|UART_RX_DATA|rdy~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|rdy_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|rdy_r .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|rdy_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|comb~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|comb~0_combout  = (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE~q  & (!\U_UART|UART_DATA_TEXT|wr_en_r~q  & !\U_UART|UART_DATA_TEXT|rdy_r~q ))

	.dataa(gnd),
	.datab(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE~q ),
	.datac(\U_UART|UART_DATA_TEXT|wr_en_r~q ),
	.datad(\U_UART|UART_DATA_TEXT|rdy_r~q ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|comb~0 .lut_mask = 16'h0003;
defparam \U_UART|UART_DATA_TEXT|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector0~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector0~0_combout  = (!\U_UART|UART_DATA_TEXT|comb~0_combout  & ((!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout ) # (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_STOP~q )))

	.dataa(gnd),
	.datab(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_STOP~q ),
	.datac(\U_UART|UART_DATA_TEXT|comb~0_combout ),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector0~0 .lut_mask = 16'h030F;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N31
dffeas \U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~0_combout  = (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE~q  & ((\U_UART|UART_DATA_TEXT|rdy_r~q ) # (\U_UART|UART_DATA_TEXT|wr_en_r~q )))

	.dataa(gnd),
	.datab(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE~q ),
	.datac(\U_UART|UART_DATA_TEXT|rdy_r~q ),
	.datad(\U_UART|UART_DATA_TEXT|wr_en_r~q ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~0 .lut_mask = 16'h3330;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0]~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0]~0_combout  = (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~0_combout  & (((\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~1_combout ) # (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout )) # 
// (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA~q )))

	.dataa(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA~q ),
	.datab(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~1_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout ),
	.datad(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0]~0 .lut_mask = 16'h00DF;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[1]~1 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[1]~1_combout  = (\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0]~0_combout  & (((\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [1])))) # (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0]~0_combout  & 
// (\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA~q  & (\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [0] $ (\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [1]))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [0]),
	.datab(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0]~0_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [1]),
	.datad(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA~q ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[1]~1 .lut_mask = 16'hD2C0;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N27
dffeas \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[1] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[1] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|Add0~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|Add0~0_combout  = \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [2] $ (((\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [0] & \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [1])))

	.dataa(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [0]),
	.datab(gnd),
	.datac(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [1]),
	.datad(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [2]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Add0~0 .lut_mask = 16'h5FA0;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[2]~3 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[2]~3_combout  = (\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0]~0_combout  & (((\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [2])))) # (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0]~0_combout  & 
// (\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA~q  & ((\U_UART|UART_DATA_TEXT|UART_TX_DATA|Add0~0_combout ))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA~q ),
	.datab(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[0]~0_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [2]),
	.datad(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Add0~0_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[2]~3 .lut_mask = 16'hE2C0;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N13
dffeas \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[2] (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[2] .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~1 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~1_combout  = (\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [0] & (\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [1] & \U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [2]))

	.dataa(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [0]),
	.datab(gnd),
	.datac(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [1]),
	.datad(\U_UART|UART_DATA_TEXT|UART_TX_DATA|bitpos [2]),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~1 .lut_mask = 16'hA000;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~2 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~2_combout  = (\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA~q  & (\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~1_combout  & \U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout ))

	.dataa(gnd),
	.datab(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA~q ),
	.datac(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~1_combout ),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~2 .lut_mask = 16'hC000;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector1~0 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector1~0_combout  = (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~2_combout  & ((\U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~0_combout ) # ((\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_START~q  & 
// !\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout ))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_TX_DATA|data[7]~0_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~2_combout ),
	.datac(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_START~q ),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector1~0 .lut_mask = 16'h2232;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N27
dffeas \U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_START (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_START .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector2~2 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector2~2_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout  & (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_STOP~q  & ((\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector2~1_combout ) # 
// (\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_START~q )))) # (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout  & (\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector2~1_combout ))

	.dataa(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector2~1_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_STOP~q ),
	.datac(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_START~q ),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector2~2 .lut_mask = 16'h32AA;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N5
dffeas \U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~3 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~3_combout  = (\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout  & (\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~1_combout  & (\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA~q ))) # 
// (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout  & (((\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_STOP~q ))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~1_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_DATA~q ),
	.datac(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_STOP~q ),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~3 .lut_mask = 16'h88F0;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N21
dffeas \U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_STOP (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_STOP .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~1 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~1_combout  = (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|tx~q  & ((\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~0_combout ) # ((\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_STOP~q ) # 
// (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE~q ))))

	.dataa(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~0_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_TX_DATA|tx~q ),
	.datac(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_IDLE~q ),
	.datad(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_STOP~q ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~1 .lut_mask = 16'h3323;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneive_lcell_comb \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~3 (
// Equation(s):
// \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~3_combout  = (!\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~1_combout  & (((!\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~2_combout  & !\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_STOP~q )) # 
// (!\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout )))

	.dataa(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~2_combout ),
	.datab(\U_UART|UART_DATA_TEXT|UART_TX_DATA|state.STATE_STOP~q ),
	.datac(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~1_combout ),
	.datad(\U_UART|UART_DATA_TEXT|UART_Baud_Rate|Equal1~2_combout ),
	.cin(gnd),
	.combout(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~3 .lut_mask = 16'h010F;
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N9
dffeas \U_UART|UART_DATA_TEXT|UART_TX_DATA|tx (
	.clk(\EXT_CLK~inputclkctrl_outclk ),
	.d(\U_UART|UART_DATA_TEXT|UART_TX_DATA|Selector7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART|UART_DATA_TEXT|UART_TX_DATA|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|tx .is_wysiwyg = "true";
defparam \U_UART|UART_DATA_TEXT|UART_TX_DATA|tx .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N22
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N22
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h5500;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFEFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hA8A8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(gnd),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hEE00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hAAA8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h5500;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFAFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hAAA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hAAA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFFFD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneive_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0A0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0200;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout ),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'hA080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 .lut_mask = 16'h22F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h00A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 .lut_mask = 16'h44F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 .lut_mask = 16'hF0AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 .lut_mask = 16'hE222;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 .lut_mask = 16'hF870;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .lut_mask = 16'hA820;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .lut_mask = 16'hE4E4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cycloneive_lcell_comb \auto_signaltap_0|~GND (
// Equation(s):
// \auto_signaltap_0|~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|~GND .lut_mask = 16'h0000;
defparam \auto_signaltap_0|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 .lut_mask = 16'hFF7F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1 .lut_mask = 16'hAA2A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 .lut_mask = 16'hF0FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .lut_mask = 16'h0A00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .lut_mask = 16'h0C00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .lut_mask = 16'hFFCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl .clock_type = "global clock";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X26_Y13_N11
dffeas \auto_signaltap_0|acq_trigger_in_reg[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hD8F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .lut_mask = 16'h5C02;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .lut_mask = 16'hB4F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h004C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'hBA10;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .lut_mask = 16'h4000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [55]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [55]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [54]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [54]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [52]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [52]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [51]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [51]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [49]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [49]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [48]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [48]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .lut_mask = 16'h70D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N1
dffeas \auto_signaltap_0|acq_trigger_in_reg[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .lut_mask = 16'h7D00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \auto_signaltap_0|acq_trigger_in_reg[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N27
dffeas \auto_signaltap_0|acq_trigger_in_reg[5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 .lut_mask = 16'h7D00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N9
dffeas \auto_signaltap_0|acq_trigger_in_reg[4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .lut_mask = 16'h6F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N19
dffeas \auto_signaltap_0|acq_trigger_in_reg[7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N11
dffeas \auto_signaltap_0|acq_trigger_in_reg[10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 .lut_mask = 16'h7D00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N5
dffeas \auto_signaltap_0|acq_trigger_in_reg[8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 .lut_mask = 16'h70D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N25
dffeas \auto_signaltap_0|acq_trigger_in_reg[11] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q ),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N27
dffeas \auto_signaltap_0|acq_trigger_in_reg[12] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N5
dffeas \auto_signaltap_0|acq_trigger_in_reg[13] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [13]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 .lut_mask = 16'h70D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N19
dffeas \auto_signaltap_0|acq_trigger_in_reg[15] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HS_AD9481_IN_u1|fifo_16to8_inst|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 .lut_mask = 16'h2A8A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 .lut_mask = 16'hDC50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .lut_mask = 16'h3131;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .lut_mask = 16'hC000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~14 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~14 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~16 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~16 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~18 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~18 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~20 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~20 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~22 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~22 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~24 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~24 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~26 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~26 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~28 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y14_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .lut_mask = 16'hCC00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .lut_mask = 16'hA0A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .lut_mask = 16'hCC00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 .lut_mask = 16'hCC00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .lut_mask = 16'h1428;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 .lut_mask = 16'hCC00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 .lut_mask = 16'h0FF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~29 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~28 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~29_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~30 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~29 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y14_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~29_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~31 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~30 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~31 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y14_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~31_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .lut_mask = 16'h1428;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1 .lut_mask = 16'hAA15;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .lut_mask = 16'hAA00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .lut_mask = 16'hAA00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .lut_mask = 16'hCC00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 .lut_mask = 16'hA000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .lut_mask = 16'hDD04;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .lut_mask = 16'h7F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .lut_mask = 16'hBA30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .lut_mask = 16'h00F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .lut_mask = 16'h3300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .lut_mask = 16'hF01E;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 .lut_mask = 16'hF8F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .lut_mask = 16'h00FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .lut_mask = 16'hE000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] (
	.clk(\pll_m_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .lut_mask = 16'hE2E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3 .lut_mask = 16'h00E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .lut_mask = 16'hA800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .lut_mask = 16'h0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .lut_mask = 16'h22E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .lut_mask = 16'h4440;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .lut_mask = 16'hFC00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .lut_mask = 16'hA0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 .lut_mask = 16'hE4E4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1 .lut_mask = 16'hC0A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4 .lut_mask = 16'hFFEC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'hCDC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'hFAAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .lut_mask = 16'h55AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13 .lut_mask = 16'hECA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .lut_mask = 16'h3CCF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 .lut_mask = 16'h3C3C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18 .lut_mask = 16'hB3A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .lut_mask = 16'hFEFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h00C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h0020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .lut_mask = 16'h885D;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .lut_mask = 16'hFBEA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'h7722;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .lut_mask = 16'hFBFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .lut_mask = 16'hB0A8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .lut_mask = 16'hF3C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'h7722;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~18 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~18 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~18_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 .lut_mask = 16'h63F2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 .lut_mask = 16'hF033;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h5F5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hAAA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h1D3D;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
