
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: B[1] (input port clocked by __VIRTUAL_CLK__)
Endpoint: P[0] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     1    0.002766    0.032033    0.015593    2.015593 ^ B[1] (in)
                                                         B[1] (net)
                      0.032033    0.000000    2.015593 ^ input3/A (sky130_fd_sc_hd__buf_1)
     3    0.008743    0.178266    0.210966    2.226560 ^ input3/X (sky130_fd_sc_hd__buf_1)
                                                         net3 (net)
                      0.178266    0.000094    2.226654 ^ _2_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.002688    0.064624    0.398068    2.624722 v _2_/X (sky130_fd_sc_hd__and2b_1)
                                                         pp1 (net)
                      0.064624    0.000027    2.624749 v _4_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.004239    0.064669    0.171230    2.795979 v _4_/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net4 (net)
                      0.064669    0.000056    2.796035 v output4/A (sky130_fd_sc_hd__buf_2)
     1    0.034027    0.164842    0.341677    3.137712 v output4/X (sky130_fd_sc_hd__buf_2)
                                                         P[0] (net)
                      0.164842    0.000200    3.137913 v P[0] (out)
                                              3.137913   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -3.137913   data arrival time
---------------------------------------------------------------------------------------------
                                              4.612088   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 B[0]
 SARSA_RUIDO_VENTAJA_e5_7/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 unconstrained endpoint.
  P[3]
