

================================================================
== Vitis HLS Report for 'B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V'
================================================================
* Date:           Thu Sep 12 16:27:00 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.604 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      516|      516|  2.580 us|  2.580 us|  516|  516|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3  |      514|      514|         3|          1|          1|   512|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      308|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|      129|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      128|    -|
|Register             |        -|     -|       63|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       63|      565|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_8_3_64_1_1_U42  |mux_8_3_64_1_1  |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U43  |mux_8_3_64_1_1  |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U44  |mux_8_3_64_1_1  |        0|   0|  0|  43|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0| 129|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln407_1_fu_275_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln407_fu_287_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln409_1_fu_365_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln409_fu_440_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln411_fu_345_p2               |         +|   0|  0|  12|           4|           1|
    |empty_141_fu_409_p2               |         +|   0|  0|  10|           3|           3|
    |empty_144_fu_450_p2               |         +|   0|  0|  10|           3|           3|
    |and_ln407_fu_331_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_131                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln407_fu_269_p2              |      icmp|   0|  0|  18|          10|          11|
    |icmp_ln409_fu_293_p2              |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln411_fu_325_p2              |      icmp|   0|  0|  12|           4|           5|
    |ap_condition_222                  |        or|   0|  0|   2|           1|           1|
    |ap_condition_255                  |        or|   0|  0|   2|           1|           1|
    |ap_condition_292                  |        or|   0|  0|   2|           1|           1|
    |or_ln411_fu_351_p2                |        or|   0|  0|   2|           1|           1|
    |c7_1_fu_357_p3                    |    select|   0|  0|   4|           1|           1|
    |fifo_B_PE_0_1_din                 |    select|   0|  0|  63|           1|          64|
    |select_ln407_1_fu_431_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln407_2_fu_311_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln407_3_fu_523_p3          |    select|   0|  0|  63|           1|          64|
    |select_ln407_4_fu_337_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln407_fu_420_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln409_1_fu_461_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln409_2_fu_371_p3          |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln407_fu_319_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 308|          77|         189|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_c5_4                   |   9|          2|    4|          8|
    |ap_sig_allocacmp_c7_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten35_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    8|         16|
    |c5_fu_112                               |   9|          2|    4|          8|
    |c6_fu_104                               |   9|          2|    4|          8|
    |c7_fu_100                               |   9|          2|    4|          8|
    |fifo_B_PE_0_1_blk_n                     |   9|          2|    1|          2|
    |indvar_flatten35_fu_116                 |   9|          2|   10|         20|
    |indvar_flatten_fu_108                   |   9|          2|    8|         16|
    |local_B_address0                        |  20|          4|    3|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 128|         28|   62|        130|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |and_ln407_reg_640                     |   1|   0|    1|          0|
    |and_ln407_reg_640_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |c5_fu_112                             |   4|   0|    4|          0|
    |c6_fu_104                             |   4|   0|    4|          0|
    |c7_fu_100                             |   4|   0|    4|          0|
    |empty_142_reg_626                     |   3|   0|    3|          0|
    |empty_142_reg_626_pp0_iter1_reg       |   3|   0|    3|          0|
    |empty_reg_604                         |   3|   0|    3|          0|
    |empty_reg_604_pp0_iter1_reg           |   3|   0|    3|          0|
    |icmp_ln407_reg_609                    |   1|   0|    1|          0|
    |icmp_ln407_reg_609_pp0_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln409_reg_613                    |   1|   0|    1|          0|
    |icmp_ln409_reg_613_pp0_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln411_reg_636                    |   1|   0|    1|          0|
    |indvar_flatten35_fu_116               |  10|   0|   10|          0|
    |indvar_flatten_fu_108                 |   8|   0|    8|          0|
    |select_ln407_2_reg_631                |   3|   0|    3|          0|
    |select_ln407_2_reg_631_pp0_iter1_reg  |   3|   0|    3|          0|
    |tmp_4_reg_620                         |   1|   0|    1|          0|
    |tmp_reg_598                           |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |  63|   0|   63|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V|  return value|
|fifo_B_PE_0_1_din             |  out|   64|     ap_fifo|                                       fifo_B_PE_0_1|       pointer|
|fifo_B_PE_0_1_num_data_valid  |   in|    2|     ap_fifo|                                       fifo_B_PE_0_1|       pointer|
|fifo_B_PE_0_1_fifo_cap        |   in|    2|     ap_fifo|                                       fifo_B_PE_0_1|       pointer|
|fifo_B_PE_0_1_full_n          |   in|    1|     ap_fifo|                                       fifo_B_PE_0_1|       pointer|
|fifo_B_PE_0_1_write           |  out|    1|     ap_fifo|                                       fifo_B_PE_0_1|       pointer|
|local_B_address0              |  out|    3|   ap_memory|                                             local_B|         array|
|local_B_ce0                   |  out|    1|   ap_memory|                                             local_B|         array|
|local_B_q0                    |   in|  512|   ap_memory|                                             local_B|         array|
+------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

