/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire [6:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_6z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [20:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~celloutsig_1_8z;
  assign celloutsig_1_16z = celloutsig_1_3z[7] | ~(celloutsig_1_7z);
  assign celloutsig_1_1z = celloutsig_1_0z[12] | ~(celloutsig_1_0z[1]);
  assign celloutsig_1_8z = celloutsig_1_1z | ~(celloutsig_1_5z[0]);
  assign celloutsig_1_2z = celloutsig_1_1z | in_data[105];
  always_ff @(posedge celloutsig_1_8z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_0_3z[3:0], celloutsig_0_4z };
  assign celloutsig_0_6z = celloutsig_0_3z & { celloutsig_0_3z[5:0], celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[58:52] / { 1'h1, in_data[43:38] };
  assign celloutsig_1_9z = { celloutsig_1_5z[2:1], celloutsig_1_4z } / { 1'h1, celloutsig_1_0z[1], celloutsig_1_4z[3:1], in_data[96] };
  assign celloutsig_1_7z = celloutsig_1_2z & ~(celloutsig_1_3z[15]);
  assign celloutsig_0_18z = celloutsig_0_3z[10:1] % { 1'h1, celloutsig_0_2z[4:1], _00_ };
  assign celloutsig_1_4z = celloutsig_1_3z[17:14] % { 1'h1, in_data[113], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_3z = { celloutsig_0_2z[2:0], celloutsig_0_1z, celloutsig_0_2z } * { celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_15z = in_data[191:189] * celloutsig_1_0z[6:4];
  assign celloutsig_1_19z = { in_data[143:136], celloutsig_1_2z } * { celloutsig_1_0z[12:11], celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_11z };
  assign celloutsig_0_19z = celloutsig_0_6z != in_data[80:69];
  assign celloutsig_1_11z = { celloutsig_1_3z[18:8], celloutsig_1_4z } !== { celloutsig_1_9z[5], celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_1_0z = in_data[134:119] | in_data[181:166];
  assign celloutsig_0_2z = { in_data[23:21], celloutsig_0_1z } | celloutsig_0_0z[5:0];
  assign celloutsig_1_5z = in_data[149:137] | in_data[187:175];
  assign celloutsig_1_17z = & { celloutsig_1_15z, celloutsig_1_9z };
  assign celloutsig_0_4z = ~^ celloutsig_0_0z[4:1];
  assign celloutsig_1_3z = { in_data[125:108], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } - in_data[187:167];
  assign celloutsig_0_1z = in_data[80:78] ~^ in_data[26:24];
  assign { out_data[128], out_data[104:96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
