#Build: Fabric Compiler 2020.3-SP3.1, Build 67625, Jan 05 04:16 2021
#Install: C:\pango\PDS_2020.3-SP3.1-ads\bin
#Application name: pds.exe
#OS: Windows 7 6.1.7600
#Hostname: LAPTOP-33JRCVKD
Generated by Fabric Compiler (version 2020.3-SP3.1 build 67625) at Mon Mar 29 07:39:06 2021
Compiling architecture definition.


Process "Compile" started.
Current time: Mon Mar 29 08:35:46 2021
Compiling architecture definition.
Analyzing project file 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ARM_M1_SoC_Top.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/RX_RING.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/TEST_RAM.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/ex_data_fifo.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PLL/PLL.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 1)] Analyzing module m1_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 1)] Analyzing module cmsdk_ahb_mem (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/tsmac_phy.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/tsmac_phy.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/tsmac_phy.v(line number: 13)] Analyzing module tsmac_phy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/tsmac_phy.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v(line number: 15)] Analyzing module pgs_tsmac_apb_modify_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v(line number: 16)] Analyzing module pgs_tsmac_apb_port_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v(line number: 8)] Analyzing module pgs_tsmac_core_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v(line number: 12)] Analyzing module pgs_tsmac_gmii_to_rgmii_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v(line number: 13)] Analyzing module pgs_tsmac_rgmii_gmii_convert_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 12)] Analyzing module pgs_tsmac_rgmii_to_gmii_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v(line number: 8)] Analyzing module pgs_tsmac_rx_sm_v1_1 (library work)
W: Verilog-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v(line number: 55)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v(line number: 109)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pecrc.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pecrc.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pecrc.vp(line number: 227)] Analyzing module pecrc (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pecrc.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp(line number: 466)] Analyzing module pe_mcxmac (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp(line number: 368)] Analyzing module pe_mcxmac_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pecar.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pecar.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pecar.vp(line number: 541)] Analyzing module pecar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pecar.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pehst.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pehst.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pehst.vp(line number: 766)] Analyzing module pehst (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pehst.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pemgt.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pemgt.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pemgt.vp(line number: 650)] Analyzing module pemgt (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pemgt.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/perfn_top.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/perfn_top.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/perfn_top.vp(line number: 964)] Analyzing module perfn_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/perfn_top.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/permc_top.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/permc_top.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/permc_top.vp(line number: 488)] Analyzing module permc_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/permc_top.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/petfn_top.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/petfn_top.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/petfn_top.vp(line number: 1576)] Analyzing module petfn_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/petfn_top.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/petmc_top.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/petmc_top.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/petmc_top.vp(line number: 476)] Analyzing module petmc_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/petmc_top.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/rst_gen.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/rst_gen.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/rst_gen.v(line number: 1)] Analyzing module rst_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/rst_gen.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/axi1_wr_test.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/axi1_wr_test.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/axi1_wr_test.v(line number: 1)] Analyzing module axi1_wr_test (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/axi1_wr_test.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_decoder.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_decoder.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_decoder.vp(line number: 164)] Analyzing module ahb_decoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_decoder.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_def_slave.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_def_slave.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_def_slave.vp(line number: 115)] Analyzing module ahb_def_slave (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_def_slave.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_mux.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_mux.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_mux.vp(line number: 242)] Analyzing module ahb_mux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_mux.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_adder.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_adder.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_adder.vp(line number: 105)] Analyzing module cm1_adder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_adder.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ahb.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ahb.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ahb.vp(line number: 975)] Analyzing module cm1_ahb (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ahb.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_alu_dec.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_alu_dec.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_alu_dec.vp(line number: 189)] Analyzing module cm1_alu_dec (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_alu_dec.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_core.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_core.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_core.vp(line number: 624)] Analyzing module cm1_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_core.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ctl.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ctl.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ctl.vp(line number: 2190)] Analyzing module cm1_ctl (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ctl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ctl_add3.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ctl_add3.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ctl_add3.vp(line number: 86)] Analyzing module cm1_ctl_add3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ctl_add3.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ahb_dec.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ahb_dec.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ahb_dec.vp(line number: 132)] Analyzing module cm1_dbg_ahb_dec (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ahb_dec.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ahb_mux.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ahb_mux.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ahb_mux.vp(line number: 130)] Analyzing module cm1_dbg_ahb_mux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ahb_mux.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_bp.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_bp.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_bp.vp(line number: 402)] Analyzing module cm1_dbg_bp (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_bp.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ctl.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ctl.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ctl.vp(line number: 832)] Analyzing module cm1_dbg_ctl (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_undefs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ctl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_dw.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_dw.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_dw.vp(line number: 588)] Analyzing module cm1_dbg_dw (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_dw.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx.vp(line number: 428)] Analyzing module cm1_dbg_mtx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx_dbg.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx_dbg.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_defs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx_dbg.vp(line number: 403)] Analyzing module cm1_dbg_mtx_dbg (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_undefs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx_dbg.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx_sys.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx_sys.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx_sys.vp(line number: 339)] Analyzing module cm1_dbg_mtx_sys (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx_sys.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_rom_tb.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_rom_tb.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_rom_tb.vp(line number: 275)] Analyzing module cm1_dbg_rom_tb (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_rom_tb.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_sys.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_sys.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_sys.vp(line number: 437)] Analyzing module cm1_dbg_sys (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_sys.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_tcm.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_tcm.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_tcm.vp(line number: 260)] Analyzing module cm1_dbg_tcm (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_tcm.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_decoder.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_decoder.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_decoder.vp(line number: 1165)] Analyzing module cm1_decoder (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_decoder.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dp.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dp.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dp.vp(line number: 985)] Analyzing module cm1_dp (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dp.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_excpt.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_excpt.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_excpt.vp(line number: 2255)] Analyzing module cm1_excpt (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_excpt.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_fetch.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_fetch.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_fetch.vp(line number: 142)] Analyzing module cm1_fetch (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_fetch.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_mem_ctl.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_mem_ctl.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_mem_ctl.vp(line number: 445)] Analyzing module cm1_mem_ctl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_mem_ctl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_multiplier.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_multiplier.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_multiplier.vp(line number: 111)] Analyzing module cm1_multiplier (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_multiplier.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_multiply_shift.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_multiply_shift.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_multiply_shift.vp(line number: 134)] Analyzing module cm1_multiply_shift (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_multiply_shift.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_mux4.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_mux4.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_mux4.vp(line number: 88)] Analyzing module cm1_mux4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_mux4.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic.vp(line number: 450)] Analyzing module cm1_nvic (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_ahb.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_ahb.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_ahb.vp(line number: 846)] Analyzing module cm1_nvic_ahb (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_undefs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_ahb.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_ahb_os.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_ahb_os.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_ahb_os.vp(line number: 342)] Analyzing module cm1_nvic_ahb_os (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_ahb_os.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_main.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_main.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_main.vp(line number: 225)] Analyzing module cm1_nvic_main (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_main.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_pri_lvl.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_pri_lvl.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_pri_lvl.vp(line number: 176)] Analyzing module cm1_nvic_pri_lvl (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_pri_lvl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_pri_num.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_pri_num.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_pri_num.vp(line number: 127)] Analyzing module cm1_nvic_pri_num (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_pri_num.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_tree.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_tree.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_tree.vp(line number: 230)] Analyzing module cm1_nvic_tree (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_tree.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_reg_bank.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_reg_bank.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_reg_bank.vp(line number: 130)] Analyzing module cm1_reg_bank (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_reg_bank.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_shifter.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_shifter.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_shifter.vp(line number: 233)] Analyzing module cm1_shifter (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_shifter.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1.vp(line number: 445)] Analyzing module CortexM1 (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1Dbg.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1Dbg.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1Dbg.vp(line number: 921)] Analyzing module CortexM1Dbg (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1Dbg.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1DbgIntegration.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1DbgIntegration.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1DbgIntegration.vp(line number: 442)] Analyzing module CortexM1DbgIntegration (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1DbgIntegration.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1Integration.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1Integration.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1Integration.vp(line number: 253)] Analyzing module CortexM1Integration (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1Integration.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAHBAP.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAHBAP.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAHBAP.vp(line number: 273)] Analyzing module DAPAHBAP (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAHBAP.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApAhbSync.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApAhbSync.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApAhbSync.vp(line number: 167)] Analyzing module DAPAhbApAhbSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApAhbSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApDapSync.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApDapSync.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApDapSync.vp(line number: 183)] Analyzing module DAPAhbApDapSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApDapSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApMst.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApMst.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApMst.vp(line number: 633)] Analyzing module DAPAhbApMst (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApMst.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApSlv.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApSlv.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApSlv.vp(line number: 977)] Analyzing module DAPAhbApSlv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApSlv.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApSyn.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApSyn.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApSyn.vp(line number: 97)] Analyzing module DAPAhbApSyn (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApSyn.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDecMux.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDecMux.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDecMux.vp(line number: 104)] Analyzing module DAPDecMux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDecMux.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpApbSync.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpApbSync.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpApbSync.vp(line number: 104)] Analyzing module DAPDpApbSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpApbSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpEnSync.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpEnSync.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpEnSync.vp(line number: 97)] Analyzing module DAPDpEnSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpEnSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpIMux.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpIMux.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpIMux.vp(line number: 243)] Analyzing module DAPDpIMux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpIMux.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpSync.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpSync.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpSync.vp(line number: 95)] Analyzing module DAPDpSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPJtagDpProtocol.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPJtagDpProtocol.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPJtagDpProtocol.vp(line number: 711)] Analyzing module DAPJtagDpProtocol (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPJtagDpProtocol.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpApbIf.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpApbIf.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpApbDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpApbIf.vp(line number: 434)] Analyzing module DAPSwDpApbIf (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpApbIf.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpProtocol.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpProtocol.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpApbDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpProtocol.vp(line number: 1270)] Analyzing module DAPSwDpProtocol (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpProtocol.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpSync.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpSync.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpSync.vp(line number: 113)] Analyzing module DAPSwDpSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSWJDP.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSWJDP.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSWJDP.vp(line number: 354)] Analyzing module DAPSWJDP (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSWJDP.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwjWatcher.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwjWatcher.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwjWatcher.vp(line number: 278)] Analyzing module DAPSwjWatcher (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwjWatcher.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DTCM.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DTCM.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DTCM.vp(line number: 231)] Analyzing module DTCM (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DTCM.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DTCMDBG.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DTCMDBG.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DTCMDBG.vp(line number: 265)] Analyzing module DTCMDBG (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DTCMDBG.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp(line number: 661)] Analyzing module integration_kit_dbg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCM.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCM.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCM.vp(line number: 231)] Analyzing module ITCM (library work)
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCM.vp(line number: 351)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCM.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCMDBG.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCMDBG.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCMDBG.vp(line number: 268)] Analyzing module ITCMDBG (library work)
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCMDBG.vp(line number: 432)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCMDBG.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp(line number: 299)] Analyzing module cmsdk_ahb_dcache (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 427)] Analyzing module D_Cache (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp(line number: 442)] Analyzing module cmsdk_ahb_ethernet_dmac (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp(line number: 446)] Analyzing module Ethernet_DMAC (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp(line number: 152)] Analyzing module cmsdk_ahb_gpio (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp(line number: 130)] Analyzing module cmsdk_ahb_to_iop (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp(line number: 267)] Analyzing module cmsdk_ahb_icache (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 163)] Analyzing module I_Cache (library work)
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 195)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 199)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp(line number: 367)] Analyzing module cmsdk_ahb_to_apb (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp(line number: 161)] Analyzing module cmsdk_apb_i2c (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp(line number: 524)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp(line number: 291)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp(line number: 151)] Analyzing module cmsdk_apb_slave_mux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp(line number: 201)] Analyzing module cmsdk_apb_spi (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 426)] Analyzing module cmsdk_apb_subsystem (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp(line number: 450)] Analyzing module cmsdk_apb_timer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp(line number: 842)] Analyzing module cmsdk_apb_uart (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp(line number: 299)] Analyzing module cmsdk_apb_watchdog (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp(line number: 426)] Analyzing module cmsdk_apb_watchdog_frc (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp(line number: 812)] Analyzing module cmsdk_iop_gpio (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/udp_hw_speedup/tx_speedup.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/udp_hw_speedup/tx_speedup.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/udp_hw_speedup/tx_speedup.vp(line number: 242)] Analyzing module tx_speedup (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/udp_hw_speedup/tx_speedup.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/udp_hw_speedup/udp_hw_speedup.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/udp_hw_speedup/udp_hw_speedup.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/udp_hw_speedup/udp_hw_speedup.vp(line number: 147)] Analyzing module udp_hw_speedup (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/udp_hw_speedup/udp_hw_speedup.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_cmd.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_cmd.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_cmd.v(line number: 32)] Analyzing module sd_card_cmd (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_cmd.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/spi_master.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/spi_master.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/spi_master.v(line number: 29)] Analyzing module spi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/spi_master.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 29)] Analyzing module sd_card_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 29)] Analyzing module sd_card_sec_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_5_TX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_5_TX_FIFO.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_5_TX_FIFO.v(line number: 25)] Analyzing module ipml_fifo_v1_5_TX_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_5_TX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_5_RX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_5_RX_FIFO.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_5_RX_FIFO.v(line number: 25)] Analyzing module ipml_fifo_v1_5_RX_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_5_RX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_5_ex_data_fifo.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_5_ex_data_fifo.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_5_ex_data_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_5_ex_data_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_5_ex_data_fifo.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 25)] Analyzing module ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 18)] Analyzing module DCACHE_TAG (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 18)] Analyzing module ICACHE_TAG0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 18)] Analyzing module ICACHE_TAG1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 18)] Analyzing module ICACHE_INS0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 18)] Analyzing module ICACHE_INS1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/RX_RING.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/RX_RING.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/RX_RING.v(line number: 18)] Analyzing module RX_RING (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/RX_RING.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 18)] Analyzing module DCACHE_SRAM0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 18)] Analyzing module DCACHE_SRAM1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 18)] Analyzing module DCACHE_SRAM2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 18)] Analyzing module DCACHE_SRAM3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/TEST_RAM.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/TEST_RAM.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 18)] Analyzing module TEST_RAM (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/TEST_RAM.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 18)] Analyzing module PGL_SDPRAM_11 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 18)] Analyzing module TX_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 18)] Analyzing module RX_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/ex_data_fifo.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/ex_data_fifo.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/ex_data_fifo.v(line number: 18)] Analyzing module ex_data_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/ex_data_fifo.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v(line number: 18)] Analyzing module TSMAC_FIFO_RXCKLI (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PLL/PLL.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PLL/PLL.v(line number: 20)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PLL/PLL.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 21)] Analyzing module DDR3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_TX_FIFO (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 309)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 310)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 330)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 374)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 375)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 383)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 384)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 405)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 406)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 415)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 416)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 307)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_RX_FIFO (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 309)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 310)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 330)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 374)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 375)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 383)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 384)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 405)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 406)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 415)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 416)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 307)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 309)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 310)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 330)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 374)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 375)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 383)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 384)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 405)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 406)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 415)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 416)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 307)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_RX_RING (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 314)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 403)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 404)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 413)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 414)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 419)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 420)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 311)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_TEST_RAM (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 314)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 403)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 404)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 413)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 414)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 419)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 420)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 311)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_ICACHE_TAG0 (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 314)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 403)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 404)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 413)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 414)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 419)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 420)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 311)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_ICACHE_TAG1 (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 314)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 403)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 404)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 413)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 414)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 419)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 420)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 311)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_ex_data_fifo (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_PGL_SDPRAM_11 (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DCACHE_TAG (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_ICACHE_INS0 (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_ICACHE_INS1 (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DCACHE_SRAM0 (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DCACHE_SRAM1 (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DCACHE_SRAM2 (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DCACHE_SRAM3 (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v successfully.
 1.888802s wall, 1.484375s user + 0.390625s system = 1.875000s CPU (99.3%)
Start rtl-elaborate.
I: Module "m1_soc_top" is set as top module.
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 1)] Elaborating module m1_soc_top
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/rst_gen.v(line number: 1)] Elaborating module rst_gen
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp(line number: 661)] Elaborating module integration_kit_dbg
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1Integration.vp(line number: 253)] Elaborating module CortexM1Integration
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1.vp(line number: 445)] Elaborating module CortexM1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_core.vp(line number: 624)] Elaborating module cm1_core
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_fetch.vp(line number: 142)] Elaborating module cm1_fetch
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ctl.vp(line number: 2190)] Elaborating module cm1_ctl
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_decoder.vp(line number: 1165)] Elaborating module cm1_decoder
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ctl_add3.vp(line number: 86)] Elaborating module cm1_ctl_add3
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_excpt.vp(line number: 2255)] Elaborating module cm1_excpt
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dp.vp(line number: 985)] Elaborating module cm1_dp
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_reg_bank.vp(line number: 130)] Elaborating module cm1_reg_bank
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_alu_dec.vp(line number: 189)] Elaborating module cm1_alu_dec
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_adder.vp(line number: 105)] Elaborating module cm1_adder
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_multiply_shift.vp(line number: 134)] Elaborating module cm1_multiply_shift
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_shifter.vp(line number: 233)] Elaborating module cm1_shifter
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_multiplier.vp(line number: 111)] Elaborating module cm1_multiplier
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_mem_ctl.vp(line number: 445)] Elaborating module cm1_mem_ctl
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_mux4.vp(line number: 88)] Elaborating module cm1_mux4
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_mux4.vp(line number: 88)] Elaborating module cm1_mux4
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic.vp(line number: 450)] Elaborating module cm1_nvic
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_ahb.vp(line number: 846)] Elaborating module cm1_nvic_ahb
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_ahb_os.vp(line number: 342)] Elaborating module cm1_nvic_ahb_os
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_tree.vp(line number: 230)] Elaborating module cm1_nvic_tree
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_pri_lvl.vp(line number: 176)] Elaborating module cm1_nvic_pri_lvl
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_pri_num.vp(line number: 127)] Elaborating module cm1_nvic_pri_num
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_pri_lvl.vp(line number: 176)] Elaborating module cm1_nvic_pri_lvl
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_main.vp(line number: 225)] Elaborating module cm1_nvic_main
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ahb.vp(line number: 975)] Elaborating module cm1_ahb
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCM.vp(line number: 231)] Elaborating module ITCM
I: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCM.vp(line number: 352)] Memory initial value is from "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/itcm3"
I: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCM.vp(line number: 353)] Memory initial value is from "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/itcm2"
I: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCM.vp(line number: 354)] Memory initial value is from "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/itcm1"
I: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCM.vp(line number: 355)] Memory initial value is from "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/itcm0"
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DTCM.vp(line number: 231)] Elaborating module DTCM
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp(line number: 152)] Elaborating module cmsdk_ahb_gpio
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp(line number: 130)] Elaborating module cmsdk_ahb_to_iop
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp(line number: 812)] Elaborating module cmsdk_iop_gpio
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 1)] Elaborating module cmsdk_ahb_mem
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp(line number: 267)] Elaborating module cmsdk_ahb_icache
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 163)] Elaborating module I_Cache
I: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 196)] Memory initial value is from "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/LRU0.dat"
I: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 200)] Memory initial value is from "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/LRU1.dat"
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 18)] Elaborating module ICACHE_TAG0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_ICACHE_TAG0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 480)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 495)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 625)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 687)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 690)] Case condition never applies
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1793)] Elaborating module GTP_DRM9K
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 580)] Net gen_j_wd in module ipml_sdpram_v1_5_ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 1093)] Net cs_rd in module ipml_sdpram_v1_5_ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 1107)] Net gen_i_rd in module ipml_sdpram_v1_5_ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 1107)] Net gen_j_rd in module ipml_sdpram_v1_5_ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 104)] Net wr_clk_en in module ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 106)] Net wr_byte_en in module ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 107)] Net wr_addr_strobe in module ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 111)] Net rd_clk_en in module ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 113)] Net rd_oce in module ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 114)] Net rd_addr_strobe in module ICACHE_TAG0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 18)] Elaborating module ICACHE_TAG1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_ICACHE_TAG1
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 480)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 495)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 625)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 687)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 690)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 580)] Net gen_j_wd in module ipml_sdpram_v1_5_ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 1093)] Net cs_rd in module ipml_sdpram_v1_5_ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 1107)] Net gen_i_rd in module ipml_sdpram_v1_5_ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 1107)] Net gen_j_rd in module ipml_sdpram_v1_5_ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 104)] Net wr_clk_en in module ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 106)] Net wr_byte_en in module ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 107)] Net wr_addr_strobe in module ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 111)] Net rd_clk_en in module ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 113)] Net rd_oce in module ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 114)] Net rd_addr_strobe in module ICACHE_TAG1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 18)] Elaborating module ICACHE_INS0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_ICACHE_INS0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 488)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 683)] Case condition never applies
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 771)] Net DA_bus[26] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 771)] Net DA_bus[35] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 772)] Net DB_bus[26] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 772)] Net DB_bus[35] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 104)] Net wr_clk_en in module ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 106)] Net wr_byte_en in module ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 107)] Net wr_addr_strobe in module ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 111)] Net rd_clk_en in module ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 113)] Net rd_oce in module ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 114)] Net rd_addr_strobe in module ICACHE_INS0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 18)] Elaborating module ICACHE_INS1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_ICACHE_INS1
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 488)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 683)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 771)] Net DA_bus[26] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 771)] Net DA_bus[35] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 772)] Net DB_bus[26] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 772)] Net DB_bus[35] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 104)] Net wr_clk_en in module ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 106)] Net wr_byte_en in module ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 107)] Net wr_addr_strobe in module ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 111)] Net rd_clk_en in module ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 113)] Net rd_oce in module ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 114)] Net rd_addr_strobe in module ICACHE_INS1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp(line number: 299)] Elaborating module cmsdk_ahb_dcache
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 427)] Elaborating module D_Cache
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 18)] Elaborating module DCACHE_TAG
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DCACHE_TAG
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 490)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 685)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 104)] Net wr_clk_en in module DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 106)] Net wr_byte_en in module DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 107)] Net wr_addr_strobe in module DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 111)] Net rd_clk_en in module DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 113)] Net rd_oce in module DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 114)] Net rd_addr_strobe in module DCACHE_TAG does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 18)] Elaborating module DCACHE_SRAM0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DCACHE_SRAM0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 477)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 489)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 684)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 108)] Net wr_clk_en in module DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 111)] Net wr_addr_strobe in module DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 115)] Net rd_clk_en in module DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 117)] Net rd_oce in module DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 118)] Net rd_addr_strobe in module DCACHE_SRAM0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 18)] Elaborating module DCACHE_SRAM1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DCACHE_SRAM1
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 477)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 489)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 684)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 108)] Net wr_clk_en in module DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 111)] Net wr_addr_strobe in module DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 115)] Net rd_clk_en in module DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 117)] Net rd_oce in module DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 118)] Net rd_addr_strobe in module DCACHE_SRAM1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 18)] Elaborating module DCACHE_SRAM2
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DCACHE_SRAM2
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 477)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 489)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 684)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 108)] Net wr_clk_en in module DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 111)] Net wr_addr_strobe in module DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 115)] Net rd_clk_en in module DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 117)] Net rd_oce in module DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 118)] Net rd_addr_strobe in module DCACHE_SRAM2 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 18)] Elaborating module DCACHE_SRAM3
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DCACHE_SRAM3
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 477)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 489)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 684)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 108)] Net wr_clk_en in module DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 111)] Net wr_addr_strobe in module DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 115)] Net rd_clk_en in module DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 117)] Net rd_oce in module DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 118)] Net rd_addr_strobe in module DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 470)] Net i in module D_Cache does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 473)] Net dram_wr_val_dly in module D_Cache does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 474)] Net dram_rd_val_dly in module D_Cache does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 476)] Net dram_rd_data_dly in module D_Cache does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp(line number: 442)] Elaborating module cmsdk_ahb_ethernet_dmac
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp(line number: 446)] Elaborating module Ethernet_DMAC
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 18)] Elaborating module TX_FIFO
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_5_TX_FIFO.v(line number: 25)] Elaborating module ipml_fifo_v1_5_TX_FIFO
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_TX_FIFO
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 621)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 681)] Case condition never applies
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[8] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[17] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[26] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[35] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[44] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[53] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[62] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[71] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[8] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[17] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[26] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[35] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[44] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[53] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[62] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[71] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 1088)] Net cs_rd in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 1102)] Net gen_i_rd in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 1102)] Net gen_j_rd in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 51)] Net wrptr1 in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 62)] Net rwptr1 in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 72)] Net asyn_wfull in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 74)] Net asyn_rempty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 131)] Net ASYN_CTRL.i in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 103)] Net wr_clk in module TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 105)] Net wr_rst in module TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 106)] Net wr_byte_en in module TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 111)] Net rd_clk in module TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 113)] Net rd_rst in module TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 114)] Net rd_oce in module TX_FIFO does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/RX_RING.v(line number: 18)] Elaborating module RX_RING
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_RX_RING
C: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 317)] IPSpecCheck: 01030102 ipml_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 8-20
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 687)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 689)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 580)] Net gen_j_wd in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 776)] Net DA_bus[8] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 776)] Net DA_bus[17] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 776)] Net DA_bus[26] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 776)] Net DA_bus[35] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 777)] Net DB_bus[8] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 777)] Net DB_bus[17] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 777)] Net DB_bus[26] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 777)] Net DB_bus[35] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 1093)] Net cs_rd in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 1107)] Net gen_i_rd in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 1107)] Net gen_j_rd in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/RX_RING.v(line number: 108)] Net wr_clk_en in module RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/RX_RING.v(line number: 111)] Net wr_addr_strobe in module RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/RX_RING.v(line number: 115)] Net rd_clk_en in module RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/RX_RING.v(line number: 117)] Net rd_oce in module RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/RX_RING.v(line number: 118)] Net rd_addr_strobe in module RX_RING does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 18)] Elaborating module RX_FIFO
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_5_RX_FIFO.v(line number: 25)] Elaborating module ipml_fifo_v1_5_RX_FIFO
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_RX_FIFO
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 621)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 685)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 576)] Net gen_j_wd in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[2] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[3] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[4] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[5] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[6] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[7] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[8] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[9] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[10] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[11] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[12] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[13] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[14] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[15] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[16] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[17] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[20] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[21] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[22] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[23] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[24] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[25] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[26] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[27] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[28] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[29] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[30] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[31] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[32] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[33] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[34] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[35] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[38] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[39] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[40] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[41] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[42] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[43] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[44] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[45] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[46] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[47] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[48] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[49] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[50] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[51] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[52] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[53] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[56] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[57] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[58] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[59] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[60] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[61] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[62] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[63] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[64] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[65] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[66] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[67] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[68] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[69] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[70] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[71] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[8] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[17] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[26] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[35] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[44] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[53] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[62] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[71] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 1088)] Net cs_rd in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 51)] Net wrptr1 in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 62)] Net rwptr1 in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 72)] Net asyn_wfull in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 74)] Net asyn_rempty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 131)] Net ASYN_CTRL.i in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 103)] Net wr_clk in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 105)] Net wr_rst in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 106)] Net wr_byte_en in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 111)] Net rd_clk in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 113)] Net rd_rst in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 114)] Net rd_oce in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp(line number: 519)] Net almost_full_tx_t in module Ethernet_DMAC does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_def_slave.vp(line number: 115)] Elaborating module ahb_def_slave
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 426)] Elaborating module cmsdk_apb_subsystem
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp(line number: 367)] Elaborating module cmsdk_ahb_to_apb
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp(line number: 151)] Elaborating module cmsdk_apb_slave_mux
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp(line number: 450)] Elaborating module cmsdk_apb_timer
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp(line number: 450)] Elaborating module cmsdk_apb_timer
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp(line number: 299)] Elaborating module cmsdk_apb_watchdog
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp(line number: 426)] Elaborating module cmsdk_apb_watchdog_frc
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp(line number: 842)] Elaborating module cmsdk_apb_uart
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp(line number: 842)] Elaborating module cmsdk_apb_uart
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp(line number: 201)] Elaborating module cmsdk_apb_spi
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp(line number: 161)] Elaborating module cmsdk_apb_i2c
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp(line number: 291)] Elaborating module i2c_master_byte_ctrl
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp(line number: 524)] Elaborating module i2c_master_bit_ctrl
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 583)] Net uart1_overflow_int in module cmsdk_apb_subsystem does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_decoder.vp(line number: 164)] Elaborating module ahb_decoder
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_mux.vp(line number: 242)] Elaborating module ahb_mux
W: Verilog-2024: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin HALTED in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin DBGRESTARTED in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin JTAGNSW in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin JTAGTOP in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin TDO in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin nTDOEN in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin SWDO in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin SWDOEN in graph of sdm module integration_kit_dbg
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp(line number: 855)] Net gpio0_combintr in module integration_kit_dbg does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 18)] Elaborating module TEST_RAM
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_TEST_RAM
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 478)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 480)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 494)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 625)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 687)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 689)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 580)] Net gen_j_wd in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 776)] Net DA_bus[8] in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 776)] Net DA_bus[17] in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 777)] Net DB_bus[8] in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 777)] Net DB_bus[17] in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 1093)] Net cs_rd in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 1107)] Net gen_i_rd in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 1107)] Net gen_j_rd in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 111)] Net wr_byte_en in module TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 112)] Net wr_addr_strobe in module TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 116)] Net rd_clk_en in module TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 118)] Net rd_oce in module TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 119)] Net rd_addr_strobe in module TEST_RAM does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 21)] Elaborating module DDR3
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 21)] Elaborating module pll_50_400_v1_1
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19850)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 136)] Net clkfb in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 139)] Net pfden in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 141)] Net clkout0_2pad_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 142)] Net clkout1_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 143)] Net clkout2_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 144)] Net clkout3_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 145)] Net clkout4_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 146)] Net clkout5_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 147)] Net dyn_idiv in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 148)] Net dyn_odiv0 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 149)] Net dyn_odiv1 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 150)] Net dyn_odiv2 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 151)] Net dyn_odiv3 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 152)] Net dyn_odiv4 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 153)] Net dyn_fdiv in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 154)] Net dyn_duty0 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 155)] Net dyn_duty1 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 156)] Net dyn_duty2 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 157)] Net dyn_duty3 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 158)] Net dyn_duty4 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_top_v1_1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_training_ctrl_v1_1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_update_ctrl_v1_1
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 68)] Net dqsi_dpi_mon_req in module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 69)] Net dly_loop_mon_req in module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_io_v1_1
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1135)] Elaborating module GTP_DDRPHY
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17184)] Elaborating module GTP_IOCLKBUF
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17212)] Elaborating module GTP_IOCLKDIV
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1737)] Elaborating module GTP_DLL
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 594)] Elaborating module GTP_DDC_E1
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17045)] Elaborating module GTP_INV
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18549)] Elaborating module GTP_OSERDES
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17272)] Elaborating module GTP_IODELAY
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17543)] Elaborating module GTP_ISERDES
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17022)] Elaborating module GTP_INBUFG
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18628)] Elaborating module GTP_OUTBUF
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18662)] Elaborating module GTP_OUTBUFT
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17053)] Elaborating module GTP_IOBUF
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17110)] Elaborating module GTP_IOBUFCO
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18675)] Elaborating module GTP_OUTBUFTCO
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 319)] Net loop_in_di in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 320)] Net loop_in_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 321)] Net loop_in_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 322)] Net loop_out_di in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 323)] Net loop_out_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 324)] Net loop_out_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 360)] Net loop_in_di_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 361)] Net loop_in_do_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 362)] Net loop_in_to_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 363)] Net loop_out_di_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 364)] Net loop_out_do_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 365)] Net loop_out_to_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 373)] Net resetn_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 374)] Net resetn_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 302)] Give initial value 0 for the no drive pin srb_core_clk in module instance
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 171)] Net update_start in module ipsl_hmic_h_phy_top_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_top_v1_1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_reset_ctrl_v1_1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_apb_reset_v1_1
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 689)] Elaborating module GTP_DDRC
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin aclk_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awid_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awaddr_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awlen_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awsize_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awburst_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awlock_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awvalid_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awurgent_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awpoison_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin wdata_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin wstrb_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin wlast_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin wvalid_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin bready_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arid_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin araddr_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arlen_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arsize_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arburst_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arlock_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arvalid_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arpoison_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin rready_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arurgent_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin csysreq_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin paddr in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin pwdata in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin pwrite in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin penable in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin psel in module instance
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/axi1_wr_test.v(line number: 1)] Elaborating module axi1_wr_test
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17195)] Elaborating module GTP_IOCLKDELAY
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v(line number: 18)] Elaborating module TSMAC_FIFO_RXCKLI
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 25)] Elaborating module ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI
C: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 313)] IPSpecCheck: 01030102 ipml_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 8-20
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 686)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 576)] Net gen_j_wd in module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 1088)] Net cs_rd in module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 1102)] Net gen_i_rd in module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 1102)] Net gen_j_rd in module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 196)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 76)] Net syn_wfull in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 78)] Net syn_rempty in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v(line number: 112)] Net wr_byte_en in module TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v(line number: 120)] Net rd_oce in module TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/tsmac_phy.v(line number: 13)] Elaborating module tsmac_phy
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v(line number: 13)] Elaborating module pgs_tsmac_rgmii_gmii_convert_v1_0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v(line number: 12)] Elaborating module pgs_tsmac_gmii_to_rgmii_v1_0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 12)] Elaborating module pgs_tsmac_rgmii_to_gmii_v1_0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 33)] Net dpi_sts1 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 34)] Net dpi_sts2 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 35)] Net dpi_sts3 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 36)] Net dpi_sts4 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 37)] Net dpi_sts5 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 38)] Net dpi_sts6 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 39)] Net dpi_sts7 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v(line number: 8)] Elaborating module pgs_tsmac_core_v1_1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v(line number: 8)] Elaborating module pgs_tsmac_rx_sm_v1_1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 18)] Elaborating module PGL_SDPRAM_11
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_PGL_SDPRAM_11
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 488)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 683)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[9] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[10] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[11] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[12] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[13] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[14] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[15] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[16] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[9] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[10] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[11] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[12] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[13] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[14] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[15] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[16] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 108)] Net wr_clk_en in module PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 110)] Net wr_byte_en in module PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 111)] Net wr_addr_strobe in module PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 117)] Net rd_oce in module PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 118)] Net rd_addr_strobe in module PGL_SDPRAM_11 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v(line number: 15)] Elaborating module pgs_tsmac_apb_modify_v1_0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v(line number: 16)] Elaborating module pgs_tsmac_apb_port_v1_0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp(line number: 466)] Elaborating module pe_mcxmac
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp(line number: 368)] Elaborating module pe_mcxmac_core
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/petmc_top.vp(line number: 476)] Elaborating module petmc_top
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/petfn_top.vp(line number: 1576)] Elaborating module petfn_top
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pecrc.vp(line number: 227)] Elaborating module pecrc
W: Directive parallel_case is effective
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/perfn_top.vp(line number: 964)] Elaborating module perfn_top
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pecrc.vp(line number: 227)] Elaborating module pecrc
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/permc_top.vp(line number: 488)] Elaborating module permc_top
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pemgt.vp(line number: 650)] Elaborating module pemgt
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pehst.vp(line number: 766)] Elaborating module pehst
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pecar.vp(line number: 541)] Elaborating module pecar
W: Verilog-2019: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/tsmac_phy.v(line number: 144)] Width mismatch between port packet_cnt and signal bound to it for instantiated module pgs_tsmac_core_v1_1
W: Verilog-2019: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/tsmac_phy.v(line number: 144)] Width mismatch between port crc_err_cnt and signal bound to it for instantiated module pgs_tsmac_core_v1_1
W: Verilog-2036: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 286)] Net PRDATA connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 286)] Net pad_nTRST connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 286)] Net pad_TCK connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 286)] Net pad_TMS connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 286)] Net pad_TDI connected to input port of module instance has no driver, tie it to 0
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 286)] Give initial value 0 for the no drive pin RX1 in module instance
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 84)] Net HREADYOUT in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 85)] Net HRESP in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 86)] Net HRDATA in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 105)] Net PREADY in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 106)] Net PSLVERR in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 123)] Net p0_in in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 126)] Net p0_altfunc in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 148)] Net pll_pclk in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 149)] Net ddr_pll_lock in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 192)] Net tsmac_phy_pselx in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 193)] Net tsmac_phy_pwrite in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 194)] Net tsmac_phy_penable in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 195)] Net tsmac_phy_paddr in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 196)] Net tsmac_phy_pwdata in module m1_soc_top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 1.063262s wall, 0.781250s user + 0.296875s system = 1.078125s CPU (101.4%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.319793s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (97.7%)
Start rtl-infer.
I: Removed inst wvalid_i that is redundant to wlast_i.
I: Removed inst wvalid_d that is redundant to wlast_d.
I: Sdm-0001: Found Ram mem3, depth=1024, width=8.
I: Sdm-0001: Found Ram mem1, depth=1024, width=8.
I: Sdm-0001: Found Ram mem2, depth=1024, width=8.
I: Sdm-0001: Found Ram mem0, depth=1024, width=8.
I: Sdm-0001: Found Ram mem3, depth=1024, width=8.
I: Sdm-0001: Found Ram mem1, depth=1024, width=8.
I: Sdm-0001: Found Ram mem2, depth=1024, width=8.
I: Sdm-0001: Found Ram mem0, depth=1024, width=8.
I: Sdm-0001: Found Ram LRU_c1, depth=256, width=1.
I: Sdm-0001: Found Ram LRU_c0, depth=256, width=1.
I: Removed inst srb_ioclkdiv_rstn that is redundant to srb_dqs_rstn.
I: Removed inst init_ddrc_rst that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset1 that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset2 that is redundant to init_axi_reset0.
I: Removed inst hprot_dside that is redundant to asel_dside.
I: Removed inst asel_write that is redundant to HWRITE.
I: Removed inst ptxen that is redundant to itxen.
I: Removed inst tpst that is redundant to cwind.
I: Sdm-0001: Found Ram reg_file_a, depth=16, width=32.
I: Sdm-0001: Found Ram reg_file_b, depth=16, width=32.
Executing : rtl-infer successfully.
 6.670049s wall, 4.171875s user + 2.500000s system = 6.671875s CPU (100.0%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.149598s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.0%)
Start rtl-data-opt.
I: Removed inst pre_update_z_ex that is redundant to pre_update_n_ex.
I: Removed inst rst_fptr_align_de that is redundant to halt_hold1_de.
I: Removed inst txpf that is redundant to txcf.
I: Removed inst vltg that is redundant to rptd.
Executing : rtl-data-opt successfully.
 0.885602s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (100.6%)
Start FSM inference.
I: FSM sysreset_st[1:0]_fsm[1:0] inferred.
FSM sysreset_st[1:0]_fsm[1:0] STG:
Number of reachable states: 4
Input nets: SYSRESETREQ 
S0(00)-->S1(01): x
S1(01)-->S2(10): x
S2(10)-->S3(11): x
S3(11)-->S0(00): 1
S2(10)-->S3(11): 0
S3(11)-->S3(11): 0

I: FSM excpt_state[4:0]_fsm[4:0] inferred.
FSM excpt_state[4:0]_fsm[4:0] STG:
Number of reachable states: 17
Input nets: N530 N532 mcode_req nvic_lockup 
S0(00000)-->S1(00001): xxxx
S1(00001)-->S2(00010): xxxx
S2(00010)-->S3(00011): xxxx
S3(00011)-->S4(00100): xxxx
S4(00100)-->S4(00100): xx0x
S4(00100)-->S5(00101): xx1x
S5(00101)-->S6(00110): xxxx
S6(00110)-->S7(00111): 1xxx
S6(00110)-->S10(01010): x1xx
S6(00110)-->S16(10000): xxx1
S7(00111)-->S8(01000): xxxx
S8(01000)-->S9(01001): xxxx
S9(01001)-->S1(00001): xxxx
S10(01010)-->S11(01011): xxxx
S11(01011)-->S12(01100): xxxx
S12(01100)-->S14(01110): xxxx
S13(01101)-->S15(01111): xxxx
S14(01110)-->S13(01101): xxxx
S15(01111)-->S4(00100): xxxx
S16(10000)-->S4(00100): xxxx

I: FSM ahb_addr_state_0x[1:0]_fsm[1:0] inferred.
FSM ahb_addr_state_0x[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N33 N102 biu_commit_reg reresp wslave_rdy 
S0(00)-->S0(00): xxx0xx
S1(01)-->S1(01): xxx000
S1(01)-->S2(10): xxx001
S0(00)-->S0(00): xxx01x
S1(01)-->S0(00): xxx01x
S2(10)-->S2(10): 0xx0xx
S2(10)-->S0(00): 1xx0xx
S0(00)-->S0(00): 11x1xx
S1(01)-->S0(00): 11x1xx
S2(10)-->S0(00): 11x1xx
S0(00)-->S0(00): 1xxx1x
S1(01)-->S0(00): 1xxx1x
S2(10)-->S0(00): 1xxx1x
S0(00)-->S0(00): x111xx
S1(01)-->S0(00): x111xx
S2(10)-->S0(00): x111xx
S0(00)-->S0(00): x001xx
S1(01)-->S0(00): x001xx
S2(10)-->S0(00): x001xx
S0(00)-->S0(00): xx111x
S1(01)-->S0(00): xx111x
S2(10)-->S0(00): xx111x
S0(00)-->S1(01): x01100
S1(01)-->S1(01): x01100
S2(10)-->S1(01): x01100
S0(00)-->S2(10): 0101xx
S1(01)-->S2(10): 0101xx
S2(10)-->S2(10): 0101xx
S0(00)-->S2(10): x01101
S1(01)-->S2(10): x01101
S2(10)-->S2(10): x01101

I: FSM ahb_addr_state_10[1:0]_fsm[1:0] inferred.
FSM ahb_addr_state_10[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N71 ahb_addr_state_0x ahb_addr_state_11 ahb_data_state asel_ppb biu_commit_reg dsel_ppb ready reresp rsel_ppb_reg 
S0(00)-->S0(00): 0xxxxxx1xxx0
S0(00)-->S1(01): 1xxxx1x110x0
S0(00)-->S2(10): 1xxxx0x1xxx0
S0(00)-->S2(10): 1xxxxxx10xx0
S0(00)-->S2(10): 1xxxxxx1x1x0
S1(01)-->S1(01): xxxxx1110000
S1(01)-->S1(01): xxxxx1011000
S1(01)-->S2(10): xxxxx0x1xx00
S1(01)-->S2(10): xxxxxx111x00
S1(01)-->S2(10): xxxxxx010x00
S1(01)-->S2(10): xxxxxxx1x100
S0(00)-->S2(10): 1xxxx0x1xx00
S1(01)-->S2(10): 1xxxx0x1xx00
S0(00)-->S2(10): 1xxxxxx1x100
S1(01)-->S2(10): 1xxxxxx1x100
S2(10)-->S1(01): 1xxxxx11x1x0
S2(10)-->S2(10): xxxxxxx1x000
S2(10)-->S0(00): xxxxxxx1x010
S0(00)-->S0(00): 0xxxxxx1x1x0
S2(10)-->S0(00): 0xxxxxx1x1x0
S0(00)-->S2(10): 1xxxxx01x1x0
S2(10)-->S2(10): 1xxxxx01x1x0
S1(01)-->S0(00): xxxxxxx1xx10
S0(00)-->S0(00): x11xxxx0xxxx
S1(01)-->S0(00): x11xxxx0xxxx
S2(10)-->S0(00): x11xxxx0xxxx
S0(00)-->S0(00): 0xxxxxxxxx1x
S1(01)-->S0(00): 0xxxxxxxxx1x
S2(10)-->S0(00): 0xxxxxxxxx1x
S0(00)-->S0(00): xxx11xx1xxx1
S1(01)-->S0(00): xxx11xx1xxx1
S2(10)-->S0(00): xxx11xx1xxx1
S0(00)-->S0(00): xx1xxxx0xx1x
S1(01)-->S0(00): xx1xxxx0xx1x
S2(10)-->S0(00): xx1xxxx0xx1x
S0(00)-->S0(00): xxxx1xx1xx11
S1(01)-->S0(00): xxxx1xx1xx11
S2(10)-->S0(00): xxxx1xx1xx11
S0(00)-->S0(00): x1xxxxx0x01x
S1(01)-->S0(00): x1xxxxx0x01x
S2(10)-->S0(00): x1xxxxx0x01x
S0(00)-->S0(00): xxx1xxx1x011
S1(01)-->S0(00): xxx1xxx1x011
S2(10)-->S0(00): xxx1xxx1x011
S0(00)-->S0(00): 000xxxx0xxxx
S1(01)-->S0(00): 000xxxx0xxxx
S2(10)-->S0(00): 000xxxx0xxxx
S0(00)-->S0(00): 0xx00xx1xxx1
S1(01)-->S0(00): 0xx00xx1xxx1
S2(10)-->S0(00): 0xx00xx1xxx1
S0(00)-->S0(00): 0x0xxxx0x1xx
S1(01)-->S0(00): 0x0xxxx0x1xx
S2(10)-->S0(00): 0x0xxxx0x1xx
S0(00)-->S0(00): 0xxx0xx1x1x1
S1(01)-->S0(00): 0xxx0xx1x1x1
S2(10)-->S0(00): 0xxx0xx1x1x1
S0(00)-->S1(01): 110xxx10x1xx
S1(01)-->S1(01): 110xxx10x1xx
S2(10)-->S1(01): 110xxx10x1xx
S0(00)-->S1(01): 1xx10x11x1x1
S1(01)-->S1(01): 1xx10x11x1x1
S2(10)-->S1(01): 1xx10x11x1x1
S0(00)-->S1(01): 100xx1x010xx
S1(01)-->S1(01): 100xx1x010xx
S2(10)-->S1(01): 100xx1x010xx
S0(00)-->S1(01): 1xx001x110x1
S1(01)-->S1(01): 1xx001x110x1
S2(10)-->S1(01): 1xx001x110x1
S0(00)-->S1(01): x01xx110000x
S1(01)-->S1(01): x01xx110000x
S2(10)-->S1(01): x01xx110000x
S0(00)-->S1(01): x01xx100100x
S1(01)-->S1(01): x01xx100100x
S2(10)-->S1(01): x01xx100100x
S0(00)-->S1(01): xxx011110001
S1(01)-->S1(01): xxx011110001
S2(10)-->S1(01): xxx011110001
S0(00)-->S1(01): xxx011011001
S1(01)-->S1(01): xxx011011001
S2(10)-->S1(01): xxx011011001
S0(00)-->S2(10): 100xx0x0xxxx
S1(01)-->S2(10): 100xx0x0xxxx
S2(10)-->S2(10): 100xx0x0xxxx
S0(00)-->S2(10): 1xx000x1xxx1
S1(01)-->S2(10): 1xx000x1xxx1
S2(10)-->S2(10): 1xx000x1xxx1
S0(00)-->S2(10): 1x0xxx00x1xx
S1(01)-->S2(10): 1x0xxx00x1xx
S2(10)-->S2(10): 1x0xxx00x1xx
S0(00)-->S2(10): x10xxxx0x00x
S1(01)-->S2(10): x10xxxx0x00x
S2(10)-->S2(10): x10xxxx0x00x
S0(00)-->S2(10): 1xxx0x01x1x1
S1(01)-->S2(10): 1xxx0x01x1x1
S2(10)-->S2(10): 1xxx0x01x1x1
S0(00)-->S2(10): xxx10xx1x001
S1(01)-->S2(10): xxx10xx1x001
S2(10)-->S2(10): xxx10xx1x001
S0(00)-->S2(10): x01xx0x0xx0x
S1(01)-->S2(10): x01xx0x0xx0x
S2(10)-->S2(10): x01xx0x0xx0x
S0(00)-->S2(10): xxx010x1xx01
S1(01)-->S2(10): xxx010x1xx01
S2(10)-->S2(10): xxx010x1xx01
S0(00)-->S2(10): 100xxxx00xxx
S1(01)-->S2(10): 100xxxx00xxx
S2(10)-->S2(10): 100xxxx00xxx
S0(00)-->S2(10): 1xx00xx10xx1
S1(01)-->S2(10): 1xx00xx10xx1
S2(10)-->S2(10): 1xx00xx10xx1
S0(00)-->S2(10): x01xxx101x0x
S1(01)-->S2(10): x01xxx101x0x
S2(10)-->S2(10): x01xxx101x0x
S0(00)-->S2(10): x01xxx000x0x
S1(01)-->S2(10): x01xxx000x0x
S2(10)-->S2(10): x01xxx000x0x
S0(00)-->S2(10): 100xxxx0x1xx
S1(01)-->S2(10): 100xxxx0x1xx
S2(10)-->S2(10): 100xxxx0x1xx
S0(00)-->S2(10): xxx01x111x01
S1(01)-->S2(10): xxx01x111x01
S2(10)-->S2(10): xxx01x111x01
S0(00)-->S2(10): xxx01x010x01
S1(01)-->S2(10): xxx01x010x01
S2(10)-->S2(10): xxx01x010x01
S0(00)-->S2(10): 1xx00xx1x1x1
S1(01)-->S2(10): 1xx00xx1x1x1
S2(10)-->S2(10): 1xx00xx1x1x1
S0(00)-->S2(10): x01xxxx0x10x
S1(01)-->S2(10): x01xxxx0x10x
S2(10)-->S2(10): x01xxxx0x10x
S0(00)-->S2(10): xxx01xx1x101
S1(01)-->S2(10): xxx01xx1x101
S2(10)-->S2(10): xxx01xx1x101

I: FSM ahb_addr_state_11[1:0]_fsm[1:0] inferred.
FSM ahb_addr_state_11[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N71 ahb_addr_state_0x ahb_addr_state_10 ahb_data_state asel_ppb biu_commit_reg dsel_ppb ready reresp rsel_ppb_reg 
S0(00)-->S0(00): 0xxxxxx1xxx1
S0(00)-->S1(01): 1xxxx1x100x1
S0(00)-->S2(10): 1xxxx0x1xxx1
S0(00)-->S2(10): 1xxxxxx11xx1
S0(00)-->S2(10): 1xxxxxx1x1x1
S1(01)-->S1(01): xxxxx1110001
S1(01)-->S1(01): xxxxx1011001
S1(01)-->S2(10): xxxxx0x1xx01
S1(01)-->S2(10): xxxxxx111x01
S1(01)-->S2(10): xxxxxx010x01
S1(01)-->S2(10): xxxxxxx1x101
S0(00)-->S2(10): 1xxxx0x1xx01
S1(01)-->S2(10): 1xxxx0x1xx01
S0(00)-->S2(10): 1xxxxxx1x101
S1(01)-->S2(10): 1xxxxxx1x101
S2(10)-->S1(01): 1xxxxx01x1x1
S2(10)-->S2(10): xxxxxxx1x001
S2(10)-->S0(00): xxxxxxx1x011
S0(00)-->S0(00): 0xxxxxx1x1x1
S2(10)-->S0(00): 0xxxxxx1x1x1
S0(00)-->S2(10): 1xxxxx11x1x1
S2(10)-->S2(10): 1xxxxx11x1x1
S1(01)-->S0(00): xxxxxxx1xx11
S0(00)-->S0(00): x11xxxx0xxxx
S1(01)-->S0(00): x11xxxx0xxxx
S2(10)-->S0(00): x11xxxx0xxxx
S0(00)-->S0(00): 0xxxxxxxxx1x
S1(01)-->S0(00): 0xxxxxxxxx1x
S2(10)-->S0(00): 0xxxxxxxxx1x
S0(00)-->S0(00): xxx11xx1xxx0
S1(01)-->S0(00): xxx11xx1xxx0
S2(10)-->S0(00): xxx11xx1xxx0
S0(00)-->S0(00): xx1xxxx0xx1x
S1(01)-->S0(00): xx1xxxx0xx1x
S2(10)-->S0(00): xx1xxxx0xx1x
S0(00)-->S0(00): xxxx1xx1xx10
S1(01)-->S0(00): xxxx1xx1xx10
S2(10)-->S0(00): xxxx1xx1xx10
S0(00)-->S0(00): x1xxxxx0x01x
S1(01)-->S0(00): x1xxxxx0x01x
S2(10)-->S0(00): x1xxxxx0x01x
S0(00)-->S0(00): xxx1xxx1x010
S1(01)-->S0(00): xxx1xxx1x010
S2(10)-->S0(00): xxx1xxx1x010
S0(00)-->S0(00): 000xxxx0xxxx
S1(01)-->S0(00): 000xxxx0xxxx
S2(10)-->S0(00): 000xxxx0xxxx
S0(00)-->S0(00): 0xx00xx1xxx0
S1(01)-->S0(00): 0xx00xx1xxx0
S2(10)-->S0(00): 0xx00xx1xxx0
S0(00)-->S0(00): 0x0xxxx0x1xx
S1(01)-->S0(00): 0x0xxxx0x1xx
S2(10)-->S0(00): 0x0xxxx0x1xx
S0(00)-->S0(00): 0xxx0xx1x1x0
S1(01)-->S0(00): 0xxx0xx1x1x0
S2(10)-->S0(00): 0xxx0xx1x1x0
S0(00)-->S1(01): 110xxx00x1xx
S1(01)-->S1(01): 110xxx00x1xx
S2(10)-->S1(01): 110xxx00x1xx
S0(00)-->S1(01): 1xx10x01x1x0
S1(01)-->S1(01): 1xx10x01x1x0
S2(10)-->S1(01): 1xx10x01x1x0
S0(00)-->S1(01): 100xx1x000xx
S1(01)-->S1(01): 100xx1x000xx
S2(10)-->S1(01): 100xx1x000xx
S0(00)-->S1(01): 1xx001x100x0
S1(01)-->S1(01): 1xx001x100x0
S2(10)-->S1(01): 1xx001x100x0
S0(00)-->S1(01): x01xx110000x
S1(01)-->S1(01): x01xx110000x
S2(10)-->S1(01): x01xx110000x
S0(00)-->S1(01): x01xx100100x
S1(01)-->S1(01): x01xx100100x
S2(10)-->S1(01): x01xx100100x
S0(00)-->S1(01): xxx011110000
S1(01)-->S1(01): xxx011110000
S2(10)-->S1(01): xxx011110000
S0(00)-->S1(01): xxx011011000
S1(01)-->S1(01): xxx011011000
S2(10)-->S1(01): xxx011011000
S0(00)-->S2(10): 100xx0x0xxxx
S1(01)-->S2(10): 100xx0x0xxxx
S2(10)-->S2(10): 100xx0x0xxxx
S0(00)-->S2(10): 1xx000x1xxx0
S1(01)-->S2(10): 1xx000x1xxx0
S2(10)-->S2(10): 1xx000x1xxx0
S0(00)-->S2(10): 1x0xxx10x1xx
S1(01)-->S2(10): 1x0xxx10x1xx
S2(10)-->S2(10): 1x0xxx10x1xx
S0(00)-->S2(10): x10xxxx0x00x
S1(01)-->S2(10): x10xxxx0x00x
S2(10)-->S2(10): x10xxxx0x00x
S0(00)-->S2(10): 1xxx0x11x1x0
S1(01)-->S2(10): 1xxx0x11x1x0
S2(10)-->S2(10): 1xxx0x11x1x0
S0(00)-->S2(10): xxx10xx1x000
S1(01)-->S2(10): xxx10xx1x000
S2(10)-->S2(10): xxx10xx1x000
S0(00)-->S2(10): x01xx0x0xx0x
S1(01)-->S2(10): x01xx0x0xx0x
S2(10)-->S2(10): x01xx0x0xx0x
S0(00)-->S2(10): xxx010x1xx00
S1(01)-->S2(10): xxx010x1xx00
S2(10)-->S2(10): xxx010x1xx00
S0(00)-->S2(10): 100xxxx01xxx
S1(01)-->S2(10): 100xxxx01xxx
S2(10)-->S2(10): 100xxxx01xxx
S0(00)-->S2(10): 1xx00xx11xx0
S1(01)-->S2(10): 1xx00xx11xx0
S2(10)-->S2(10): 1xx00xx11xx0
S0(00)-->S2(10): x01xxx101x0x
S1(01)-->S2(10): x01xxx101x0x
S2(10)-->S2(10): x01xxx101x0x
S0(00)-->S2(10): x01xxx000x0x
S1(01)-->S2(10): x01xxx000x0x
S2(10)-->S2(10): x01xxx000x0x
S0(00)-->S2(10): 100xxxx0x1xx
S1(01)-->S2(10): 100xxxx0x1xx
S2(10)-->S2(10): 100xxxx0x1xx
S0(00)-->S2(10): xxx01x111x00
S1(01)-->S2(10): xxx01x111x00
S2(10)-->S2(10): xxx01x111x00
S0(00)-->S2(10): xxx01x010x00
S1(01)-->S2(10): xxx01x010x00
S2(10)-->S2(10): xxx01x010x00
S0(00)-->S2(10): 1xx00xx1x1x0
S1(01)-->S2(10): 1xx00xx1x1x0
S2(10)-->S2(10): 1xx00xx1x1x0
S0(00)-->S2(10): x01xxxx0x10x
S1(01)-->S2(10): x01xxxx0x10x
S2(10)-->S2(10): x01xxxx0x10x
S0(00)-->S2(10): xxx01xx1x100
S1(01)-->S2(10): xxx01xx1x100
S2(10)-->S2(10): xxx01xx1x100

I: FSM cstate[1:0]_fsm[1:0] inferred.
FSM cstate[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N88 awready_i wready_i 
S0(00)-->S1(01): 1xx
S1(01)-->S2(10): x1x
S2(10)-->S0(00): xx1

I: FSM cstate0[1:0]_fsm[1:0] inferred.
FSM cstate0[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: arready_i rlast_i rx_start 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): 1xx
S2(10)-->S0(00): x1x

I: FSM cstate0[1:0]_fsm[1:0] inferred.
FSM cstate0[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: arready_d rlast_d rx_start 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): 1xx
S2(10)-->S0(00): x1x

I: FSM cstate[1:0]_fsm[1:0] inferred.
FSM cstate[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: awready_d tx_start wready_d 
S0(00)-->S1(01): x1x
S1(01)-->S2(10): 1xx
S2(10)-->S0(00): xx1

I: FSM invalid_state[3:0]_fsm[3:0] inferred.
FSM invalid_state[3:0]_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N450 N891 dram_wr_val invalid invalid_addr[9:0] 
S0(0000)-->S1(0001): xxx1xxxxxxxxxx
S1(0001)-->S2(0010): xxxxxxxxxxxxxx
S2(0010)-->S2(0010): x10xxxxxxxxxxx
S2(0010)-->S3(0011): 10xxxxxxxxxxxx
S3(0011)-->S1(0001): xxxxxxxxxxxxxx
S2(0010)-->S1(0001): x11xxxxxxxxxxx
S3(0011)-->S1(0001): x11xxxxxxxxxxx
S2(0010)-->S1(0001): 00xx0xxxxxxxxx
S3(0011)-->S1(0001): 00xx0xxxxxxxxx
S2(0010)-->S1(0001): 00xxx1xxxxxxxx
S3(0011)-->S1(0001): 00xxx1xxxxxxxx
S2(0010)-->S1(0001): 00xxxx1xxxxxxx
S3(0011)-->S1(0001): 00xxxx1xxxxxxx
S2(0010)-->S1(0001): 00xxxxx1xxxxxx
S3(0011)-->S1(0001): 00xxxxx1xxxxxx
S2(0010)-->S1(0001): 00xxxxxx1xxxxx
S3(0011)-->S1(0001): 00xxxxxx1xxxxx
S2(0010)-->S1(0001): 00xxxxxxx1xxxx
S3(0011)-->S1(0001): 00xxxxxxx1xxxx
S2(0010)-->S1(0001): 00xxxxxxxx1xxx
S3(0011)-->S1(0001): 00xxxxxxxx1xxx
S2(0010)-->S1(0001): 00xxxxxxxxx1xx
S3(0011)-->S1(0001): 00xxxxxxxxx1xx
S2(0010)-->S1(0001): 00xxxxxxxxxx1x
S3(0011)-->S1(0001): 00xxxxxxxxxx1x
S2(0010)-->S1(0001): 00xxxxxxxxxxx1
S3(0011)-->S1(0001): 00xxxxxxxxxxx1
S0(0000)-->S1(0001): x111xxxxxxxxxx
S2(0010)-->S1(0001): x111xxxxxxxxxx
S0(0000)-->S0(0000): xxx0xxxxxxxxxx
S2(0010)-->S0(0000): 00xx1000000000

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N618 N626 dram_rd_val dram_wr_val 
S0(00)-->S0(00): 00xx
S0(00)-->S1(01): x1xx
S0(00)-->S2(10): 10xx
S1(01)-->S1(01): xxx0
S1(01)-->S2(10): xxx1
S0(00)-->S1(01): x1x0
S1(01)-->S1(01): x1x0
S0(00)-->S2(10): 10x1
S1(01)-->S2(10): 10x1
S2(10)-->S2(10): xx0x
S2(10)-->S0(00): xx1x
S0(00)-->S2(10): 100x
S2(10)-->S2(10): 100x

I: FSM flush_state[3:0]_fsm[3:0] inferred.
FSM flush_state[3:0]_fsm[3:0] STG:
Number of reachable states: 3
Input nets: N530 dram_wr_val flush flush_addr[9:0] 
S0(0000)-->S1(0001): xx1xxxxxxxxxx
S1(0001)-->S2(0010): xxxxxxxxxxxxx
S2(0010)-->S1(0001): 11xxxxxxxxxxx
S2(0010)-->S1(0001): 0xx0xxxxxxxxx
S2(0010)-->S1(0001): 0xxx1xxxxxxxx
S2(0010)-->S1(0001): 0xxxx1xxxxxxx
S2(0010)-->S1(0001): 0xxxxx1xxxxxx
S2(0010)-->S1(0001): 0xxxxxx1xxxxx
S2(0010)-->S1(0001): 0xxxxxxx1xxxx
S2(0010)-->S1(0001): 0xxxxxxxx1xxx
S2(0010)-->S1(0001): 0xxxxxxxxx1xx
S2(0010)-->S1(0001): 0xxxxxxxxxx1x
S2(0010)-->S1(0001): 0xxxxxxxxxxx1
S2(0010)-->S2(0010): 10xxxxxxxxxxx
S0(0000)-->S0(0000): xx0xxxxxxxxxx
S2(0010)-->S0(0000): 0xx1000000000

I: FSM cstate[1:0]_fsm[1:0] inferred.
FSM cstate[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N169 awready_dmac tx_start 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): x1x
S2(10)-->S0(00): 1xx

I: FSM cstate0[1:0]_fsm[1:0] inferred.
FSM cstate0[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: arready_dmac rlast_dmac rx_start 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): 1xx
S2(10)-->S0(00): x1x

I: FSM rx_state[3:0]_fsm[3:0] inferred.
FSM rx_state[3:0]_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N279 N283 N295 rx_inter_core_clean 
S0(0000)-->S1(0001): 11xx
S1(0001)-->S2(0010): xx1x
S2(0010)-->S3(0011): xxx1
S3(0011)-->S0(0000): xxxx

I: FSM state_reg[2:0]_fsm[2:0] inferred.
FSM state_reg[2:0]_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N68 N72 PCLKEN apb_select 
S1(001)-->S1(001): xx0x
S1(001)-->S2(010): xx1x
S0(000)-->S1(001): xx01
S1(001)-->S1(001): xx01
S0(000)-->S2(010): xx11
S1(001)-->S2(010): xx11
S2(010)-->S2(010): xx0x
S2(010)-->S3(011): xx1x
S3(011)-->S3(011): xx0x
S3(011)-->S3(011): 00xx
S3(011)-->S4(100): 011x
S3(011)-->S5(101): 1x1x
S5(101)-->S6(110): xxxx
S6(110)-->S0(000): xxx0
S4(100)-->S1(001): xx01
S6(110)-->S1(001): xx01
S4(100)-->S2(010): xx11
S6(110)-->S2(010): xx11
S0(000)-->S0(000): xxx0
S4(100)-->S0(000): xxx0

I: FSM c_state[4:0]_fsm[4:0] inferred.
FSM c_state[4:0]_fsm[4:0] STG:
Number of reachable states: 6
Input nets: cnt_done core_ack go i2c_al read start stop write 
S0(00000)-->S1(00001): xx10x1xx
S0(00000)-->S2(00010): xx1010xx
S0(00000)-->S3(00100): xx1000x1
S0(00000)-->S5(10000): xx1000x0
S1(00001)-->S2(00010): x1x01xxx
S1(00001)-->S3(00100): x1x00xxx
S2(00010)-->S2(00010): 01x0xxxx
S2(00010)-->S4(01000): 11x0xxxx
S3(00100)-->S3(00100): 01x0xxxx
S3(00100)-->S4(01000): 11x0xxxx
S4(01000)-->S5(10000): x1x0xx1x
S5(10000)-->S0(00000): x1xxxxxx
S4(01000)-->S0(00000): x1xxxx0x
S0(00000)-->S0(00000): xxx1xxxx
S1(00001)-->S0(00000): xxx1xxxx
S2(00010)-->S0(00000): xxx1xxxx
S3(00100)-->S0(00000): xxx1xxxx
S4(01000)-->S0(00000): xxx1xxxx
S5(10000)-->S0(00000): xxx1xxxx

I: FSM c_state[4:0]_fsm[4:0] inferred.
FSM c_state[4:0]_fsm[4:0] STG:
Number of reachable states: 18
Input nets: N183 N191 N194 N196 al 
S0(00000)-->S0(00000): 0000x
S0(00000)-->S1(00001): x1xx0
S0(00000)-->S6(00110): 1xxx0
S0(00000)-->S10(01010): xxx10
S0(00000)-->S14(01110): xx1x0
S1(00001)-->S2(00010): xxxx0
S2(00010)-->S3(00011): xxxx0
S3(00011)-->S4(00100): xxxx0
S4(00100)-->S5(00101): xxxx0
S6(00110)-->S7(00111): xxxx0
S7(00111)-->S8(01000): xxxx0
S8(01000)-->S9(01001): xxxx0
S10(01010)-->S11(01011): xxxx0
S11(01011)-->S12(01100): xxxx0
S12(01100)-->S13(01101): xxxx0
S14(01110)-->S15(01111): xxxx0
S15(01111)-->S16(10000): xxxx0
S16(10000)-->S17(10001): xxxx0
S17(10001)-->S0(00000): xxxxx
S9(01001)-->S0(00000): xxxxx
S13(01101)-->S0(00000): xxxxx
S5(00101)-->S0(00000): xxxxx
S13(01101)-->S0(00000): xxxxx
S0(00000)-->S0(00000): xxxx1
S1(00001)-->S0(00000): xxxx1
S2(00010)-->S0(00000): xxxx1
S3(00011)-->S0(00000): xxxx1
S4(00100)-->S0(00000): xxxx1
S5(00101)-->S0(00000): xxxx1
S6(00110)-->S0(00000): xxxx1
S7(00111)-->S0(00000): xxxx1
S8(01000)-->S0(00000): xxxx1
S9(01001)-->S0(00000): xxxx1
S10(01010)-->S0(00000): xxxx1
S11(01011)-->S0(00000): xxxx1
S12(01100)-->S0(00000): xxxx1
S13(01101)-->S0(00000): xxxx1
S14(01110)-->S0(00000): xxxx1
S15(01111)-->S0(00000): xxxx1
S16(10000)-->S0(00000): xxxx1
S17(10001)-->S0(00000): xxxx1

I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 11
Input nets: cnt[3:1] cnt[7] dll_lock_d[1] dll_update_ack_rst_ctrl_d[1] dll_update_iorst_req_d[1] pll_lock_d[1] 
S0(0000)-->S1(0001): xxxxxxxx
S1(0001)-->S2(0010): 1xxxxxxx
S2(0010)-->S3(0011): xxxxxxx1
S3(0011)-->S4(0100): xxx11xxx
S4(0100)-->S5(0101): xxxxx1xx
S5(0101)-->S6(0110): xxxxx0xx
S6(0110)-->S7(0111): x1xxxxxx
S7(0111)-->S8(1000): 1xxxxxxx
S8(1000)-->S9(1001): xx1xxxxx
S9(1001)-->S10(1010): x1xxxxxx
S10(1010)-->S7(0111): xxxxxx11
S10(1010)-->S0(0000): xxxxxxx0

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 4
Input nets: cnt dll_update_iorst_ack update_from_training update_req 
S0(00)-->S1(01): xxx1
S1(01)-->S2(10): 1xxx
S2(10)-->S3(11): 11xx
S2(10)-->S3(11): 1x0x
S2(10)-->S3(11): x11x
S3(11)-->S0(00): xxx0

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 2
Input nets: N207 ddr_init_done 
S0(00)-->S1(10): 11
S1(10)-->S0(00): xx
S0(00)-->S0(00): 0x
S1(10)-->S0(00): 0x
S0(00)-->S0(00): x0
S1(10)-->S0(00): x0

I: FSM cstate[1:0]_fsm[1:0] inferred.
FSM cstate[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N57 awready_1 tx_start 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): x1x
S2(10)-->S0(00): 1xx

I: FSM cstate0[1:0]_fsm[1:0] inferred.
FSM cstate0[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: arready_1 rlast_1 rx_start 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): 1xx
S2(10)-->S0(00): x1x

Executing : FSM inference successfully.
 0.715186s wall, 0.484375s user + 0.234375s system = 0.718750s CPU (100.5%)
Start sdm2adm.
I: Constant propagation done on N225 (bmsREDAND).
I: Constant propagation done on N302 (bmsWIDEMUX).
I: Constant propagation done on N326 (bmsWIDEMUX).
I: Constant propagation done on N26 (bmsWIDEMUX).
I: Constant propagation done on N115_2 (bmsWIDEMUX).
I: Constant propagation done on N158_2 (bmsWIDEMUX).
I: Constant propagation done on N170_2 (bmsWIDEMUX).
I: Constant propagation done on N103_2 (bmsWIDEMUX).
I: Constant propagation done on N362 (bmsWIDEMUX).
I: Constant propagation done on N378 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 1.590642s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (99.2%)
Saving design to DB.
Action compile: Real time elapsed is 19.000 sec
Action compile: CPU time elapsed is 13.141 sec
Current time: Mon Mar 29 08:36:04 2021
Action compile: Peak memory pool usage is 208,601,088 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Mar 29 08:36:05 2021
Compiling architecture definition.
Analyzing project file 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ARM_M1_SoC_Top.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports ex_clk_50m
Executing : get_ports ex_clk_50m successfully.
Executing : create_clock -name clk_in_50m [get_ports ex_clk_50m] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk_in_50m [get_ports ex_clk_50m] -period 20 -waveform {0.000 10.000} successfully.
Executing : get_ports ex_clk_50m
Executing : get_ports ex_clk_50m successfully.
Executing : get_pins u_DDR3.u_pll_50_400.clkout1
Executing : get_pins u_DDR3.u_pll_50_400.clkout1 successfully.
Executing : get_clocks clk_in_50m
Executing : get_clocks clk_in_50m successfully.
Executing : create_generated_clock -name pclk -source [get_ports ex_clk_50m] [get_pins u_DDR3.u_pll_50_400.clkout1] -master_clock [get_clocks clk_in_50m] -multiply_by 1
Executing : create_generated_clock -name pclk -source [get_ports ex_clk_50m] [get_pins u_DDR3.u_pll_50_400.clkout1] -master_clock [get_clocks clk_in_50m] -multiply_by 1 successfully.
Executing : get_ports ex_clk_50m
Executing : get_ports ex_clk_50m successfully.
Executing : get_pins u_DDR3.u_pll_50_400.clkout2
Executing : get_pins u_DDR3.u_pll_50_400.clkout2 successfully.
Executing : get_clocks clk_in_50m
Executing : get_clocks clk_in_50m successfully.
Executing : create_generated_clock -name axi_clk0 -source [get_ports ex_clk_50m] [get_pins u_DDR3.u_pll_50_400.clkout2] -master_clock [get_clocks clk_in_50m] -multiply_by 2
Executing : create_generated_clock -name axi_clk0 -source [get_ports ex_clk_50m] [get_pins u_DDR3.u_pll_50_400.clkout2] -master_clock [get_clocks clk_in_50m] -multiply_by 2 successfully.
Executing : define_attribute i:u_DDR3.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71
Executing : define_attribute i:u_DDR3.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71 successfully.
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port LED[0] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port LED[0] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port LED[1] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port LED[1] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port LED[2] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port LED[2] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port LED[3] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port LED[3] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc(line number: 590)] | Port RX has been placed at location A12, whose type is share pin.
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port TX lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port TX lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port i2c0_sck lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port i2c0_sck lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port i2c0_sda lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port i2c0_sda lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port spi0_clk lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port spi0_cs lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc(line number: 640)] | Port spi0_miso has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port spi0_mosi lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port spi1_clk lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port spi1_cs lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port spi1_mosi lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Constraint check end.
C: DRC-2018: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc(line number: 9)] The waveform of clock "axi_clk0" is {0.000, 5.000, 10.000} in sdc, but according config of instance u_DDR3/u_pll_50_400/u_pll_e1(GTP_PLL_E1) and reference clock "clk_in_50m", the waveform of clock "axi_clk0" should be {0.000, 4.000, 8.000}, please check the constraint.
Executing : get_ports ex_clk_50m
Executing : get_ports ex_clk_50m successfully.
Executing : get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT3
Executing : get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT3 successfully.
Executing : create_generated_clock -name clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred -source [get_ports ex_clk_50m] [get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT3] -master_clock clk_in_50m -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add
Executing : create_generated_clock -name clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred -source [get_ports ex_clk_50m] [get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT3] -master_clock clk_in_50m -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add successfully.
Executing : get_ports ex_clk_50m
Executing : get_ports ex_clk_50m successfully.
Executing : get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports ex_clk_50m] [get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock clk_in_50m -edges {1 2 3} -edge_shift {0.000000 -9.000000 -18.000000} -add
Executing : create_generated_clock -name clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports ex_clk_50m] [get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock clk_in_50m -edges {1 2 3} -edge_shift {0.000000 -9.000000 -18.000000} -add successfully.
Executing : get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT successfully.
Executing : create_generated_clock -name clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT] -master_clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.000000 2.000000} -add
Executing : create_generated_clock -name clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT] -master_clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.000000 2.000000} -add successfully.
Executing : get_ports rx_clki
Executing : get_ports rx_clki successfully.
Executing : create_clock -name rx_clki_Inferred [get_ports rx_clki] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name rx_clki_Inferred [get_ports rx_clki] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CL
K_SYS[27] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK u_DDR3/u_ipsl_hmic_h_
phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_g
tp_ddrphy/IOL_CLK_SYS[41] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57] u_DDR3/u_ipsl_hmic_h_p
hy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CL
K_SYS[27] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK u_DDR3/u_ipsl_hmic_h_
phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_g
tp_ddrphy/IOL_CLK_SYS[41] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57] u_DDR3/u_ipsl_hmic_h_p
hy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]} successfully.
Executing : create_clock -name system_internal_clock -period 1000 -waveform {0 500} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/
IOL_CLK_SYS[12] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17] 
u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40] u_DDR3/u_ipsl_hmic_h
_phy_top/u_phy_io/dqs3_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56] u_DDR3/u_ipsl_hm
ic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]}]
Executing : create_clock -name system_internal_clock -period 1000 -waveform {0 500} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/
IOL_CLK_SYS[12] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17] 
u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40] u_DDR3/u_ipsl_hmic_h
_phy_top/u_phy_io/dqs3_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56] u_DDR3/u_ipsl_hm
ic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]}] successfully.
Executing : set_clock_groups -name system_internal_clock_group -asynchronous -group system_internal_clock
Executing : set_clock_groups -name system_internal_clock_group -asynchronous -group system_internal_clock successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group rx_clki_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group rx_clki_Inferred successfully.
Executing : set_clock_groups -name system_internal_clock_group -asynchronous -group system_internal_clock
Executing : set_clock_groups -name system_internal_clock_group -asynchronous -group system_internal_clock successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group rx_clki_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group rx_clki_Inferred successfully.
Start pre-mapping.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYext' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYppb' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADY' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADY' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADY' is overwritten by new value.
W: ignore syn_maxfan attribute on non-input port HREADYmux
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTapb' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTdcache' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTdef' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTethernet' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTgpio' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTicache' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTram' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTsmem' is overwritten by new value.
I: Encoding type of FSM 'cstate0[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'cstate0[1:0]_fsm[1:0]':
I: from  axi1_wr_test/cstate0[1] axi1_wr_test/cstate0[0]
I: to  axi1_wr_test/cstate0_2 axi1_wr_test/cstate0_1 axi1_wr_test/cstate0_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'cstate[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'cstate[1:0]_fsm[1:0]':
I: from  axi1_wr_test/cstate[1] axi1_wr_test/cstate[0]
I: to  axi1_wr_test/cstate_2 axi1_wr_test/cstate_1 axi1_wr_test/cstate_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'ahb_addr_state_0x[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'ahb_addr_state_0x[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x[1] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x[0]
I: to  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x_2 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x_1 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'ahb_addr_state_10[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'ahb_addr_state_10[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[0]
I: to  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_1 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'ahb_addr_state_11[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'ahb_addr_state_11[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[0]
I: to  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_1 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'excpt_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'excpt_state[4:0]_fsm[4:0]':
I: from  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state[4] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state[3] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state[2] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state[1] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state[0]
I: to  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_16 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_15 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_14 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_13 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_12 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_11 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_10 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_9 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_8 u_integrat
ion_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_7 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_6 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_5 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_4 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_3 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_2 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_1 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_0
I: 00000 => 00000000000000001
I: 00001 => 00000000000000010
I: 00010 => 00000000000000100
I: 00011 => 00000000000001000
I: 00100 => 00000000000010000
I: 00101 => 00000000000100000
I: 00110 => 00000000001000000
I: 00111 => 00000000010000000
I: 01000 => 00000000100000000
I: 01001 => 00000001000000000
I: 01010 => 00000010000000000
I: 01011 => 00000100000000000
I: 01100 => 00001000000000000
I: 01101 => 00010000000000000
I: 01110 => 00100000000000000
I: 01111 => 01000000000000000
I: 10000 => 10000000000000000
I: Removed bmsWIDEDFFCPE inst rst_fptr_align_ex that is redundant to halt_hold1_ex
I: Encoding type of FSM 'cstate0[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'cstate0[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0[1] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0[0]
I: to  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0_2 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0_1 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'cstate[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'cstate[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate[1] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate[0]
I: to  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate_2 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate_1 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'flush_state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'flush_state[3:0]_fsm[3:0]':
I: from  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state[3] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state[2] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state[1] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state[0]
I: to  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state_2 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state_1 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state_0
I: 0000 => 001
I: 0001 => 010
I: 0010 => 100
I: Encoding type of FSM 'invalid_state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'invalid_state[3:0]_fsm[3:0]':
I: from  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state[3] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state[2] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state[1] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state[0]
I: to  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_3 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_2 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_1 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_0
I: 0000 => 0001
I: 0001 => 0010
I: 0010 => 0100
I: 0011 => 1000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state[1] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state[0]
I: to  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state_2 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state_1 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'cstate0[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'cstate0[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0[1] u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0[0]
I: to  u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0_2 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0_1 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'cstate[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'cstate[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate[1] u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate[0]
I: to  u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_2 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_1 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'rx_state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'rx_state[3:0]_fsm[3:0]':
I: from  u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state[3] u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state[2] u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state[1] u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state[0]
I: to  u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_3 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_2 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_1 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_0
I: 0000 => 0001
I: 0001 => 0010
I: 0010 => 0100
I: 0011 => 1000
I: Removed bmsSUB inst N86 that is redundant to N43
I: Removed bmsSUB inst N105 that is redundant to N62
I: Removed bmsSUB inst N96 that is redundant to N53
I: Encoding type of FSM 'cstate0[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'cstate0[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0[1] u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0[0]
I: to  u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0_2 u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0_1 u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'cstate[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'cstate[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate[1] u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate[0]
I: to  u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate_2 u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate_1 u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'c_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'c_state[4:0]_fsm[4:0]':
I: from  u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state[4] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state[3] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state[2] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state[1] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state[0]
I: to  u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_5 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_4 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_3 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_2 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_1 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_0
I: 00000 => 000001
I: 00001 => 000010
I: 00010 => 000100
I: 00100 => 001000
I: 01000 => 010000
I: 10000 => 100000
I: Encoding type of FSM 'c_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'c_state[4:0]_fsm[4:0]':
I: from  u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state[4] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state[3] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state[2] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state[1] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state[0]
I: to  u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_17 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_16 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_15 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_14 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_13 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_12 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_11 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_10 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_9 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0
/byte_controller/bit_controller/c_state_8 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_7 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_6 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_5 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_4 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_3 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_2 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_1 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_0
I: 00000 => 000000000000000001
I: 00001 => 000000000000000010
I: 00010 => 000000000000000100
I: 00011 => 000000000000001000
I: 00100 => 000000000000010000
I: 00101 => 000000000000100000
I: 00110 => 000000000001000000
I: 00111 => 000000000010000000
I: 01000 => 000000000100000000
I: 01001 => 000000001000000000
I: 01010 => 000000010000000000
I: 01011 => 000000100000000000
I: 01100 => 000001000000000000
I: 01101 => 000010000000000000
I: 01110 => 000100000000000000
I: 01111 => 001000000000000000
I: 10000 => 010000000000000000
I: 10001 => 100000000000000000
I: Encoding type of FSM 'state_reg[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_reg[2:0]_fsm[2:0]':
I: from  u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg[2] u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg[1] u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg[0]
I: to  u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_6 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_5 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_4 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_3 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_2 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_1 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'sysreset_st[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'sysreset_st[1:0]_fsm[1:0]':
I: from  u_rst_gen/sysreset_st[1] u_rst_gen/sysreset_st[0]
I: to  u_rst_gen/sysreset_st_3 u_rst_gen/sysreset_st_2 u_rst_gen/sysreset_st_1 u_rst_gen/sysreset_st_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[0]
I: to  u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[0]
I: to  u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_8 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_6 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_3 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_2 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[0]
I: to  u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_1 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0
I: 00 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_21 (bmsREDOR).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1854_1 (bmsWIDEMUX).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1855_1 (bmsWIDEMUX).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1829_1 (bmsWIDEMUX).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1841_1 (bmsWIDEMUX).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1840_1 (bmsWIDEMUX).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1849_1 (bmsWIDEMUX).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1850_1 (bmsWIDEMUX).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1851_1 (bmsWIDEMUX).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1839_1 (bmsWIDEMUX).
Executing : pre-mapping successfully.
 2.364427s wall, 2.281250s user + 0.078125s system = 2.359375s CPU (99.8%)
Start mod-gen.
W: Public-4008: Instance 'u_core/u_ctrl/au_a_use_reg_ex' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_core/u_ctrl/au_b_use_reg_ex' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_core/u_ctrl/u_excpt/biu_rd_reg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_core/u_ctrl/u_excpt/biu_size_reg[1:0]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_core/u_ctrl/u_excpt/dbg_bp_hit' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_core/u_dp/u_mem_ctl/u_fault_ex' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wr_water_level[8:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rd_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rd_water_level[8:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'descriptor_len[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_I_Cache/dram_req_dly' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ahb_to_apb/pprot_reg[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ahb_to_apb/pstrb_reg[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/drx_clk' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/dtx_clk' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/pre_rst1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/pre_rst2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/r100_rx1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/r100_rx2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/r100_tx1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/r100_tx2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrex1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrex2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrmi_ref1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrmi_ref2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrmi_rx1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrmi_rx2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrmi_tx1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrmi_tx2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rtex1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rtex2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rtrst1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rtrst2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pemgt_1/llprd_s3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pemgt_1/rdadr[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pemgt_1/rdadrq' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_tx_buf[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_txd' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_shift_buf[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/rd_water_level[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wr_water_level[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/rstat_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/rstat_q3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/scan_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/scan_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/sde_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/srd[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/addr_err_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/bcad_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/crc_err_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/frame_trc_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/ifg_sma_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/len_err_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/mcad_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/packet_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/pause_ctr_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv_d1[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv_d2[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv_d3[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv_d4[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv_d5[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv_i_d1[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv_i_d2[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp_d1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp_d2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp_d3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp_d4' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp_d5' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/ucad_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tprt' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/txdone' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/vltg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/tpndd' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/tsv[51:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/tdone' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/agian' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/amaxc' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aundr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/backpre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/bcad' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/crca' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/dfrd' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/irle' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/lnty[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/mcad' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/orlf' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rmgt1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rmgt2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/active' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/active_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/active_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/active_q3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/bend' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/d_bend' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/d_mdo' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/clks[2:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ctld[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/dlfct' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/enjab' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/esups_p1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/esups_p2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/esups_p3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/fiad[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/fiad[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/fiad[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/fiad[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/fiad[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/frcq' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ghdmode' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/hr10' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/hr100' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/hrmgt' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/hrrmi' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/hrstint' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr2[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr2[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/jabber_sr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/lhdmode' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/locar_sr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/mifg[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/mifg[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/miilf_sr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/nocfr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/phymod' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/rgad[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/rspd' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/rstat' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/scan' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/scinc' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/spre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/sqerr_sr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/tbimode' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/wcyc' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/sscan' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/d_mdoen' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/fiadrg[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/gmde_d1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/lctld_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/lctld_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/lctld_q3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/llprd_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/llprd_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/rstat_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/luprd_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/luprd_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/mdc' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/mdo' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/mdoen' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/miilf' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/mst[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/nvalid' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/pedld' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/pedld_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/pedld_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/pedrs' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/pedrs_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/pedrs_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/prsd[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/prsd[15:8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/psc[4:0]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
I: Removed bmsWIDEDFFCPE inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rcrs that is redundant to u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rcol
I: Removed bmsWIDEDFFCPE inst u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_5 that is redundant to u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_1
I: Removed bmsWIDEDFFCPE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_axi_w_t that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/ddr_wreq_t
I: Removed bmsWIDEDFFCPE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_commit_reg that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_commit_reg
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N163 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N163
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N431 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N163
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N431 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N163
I: Removed bmsWIDEDFFCPE inst u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_1 that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_dap_access
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N164 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N164
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N432 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N164
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N432 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N164
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N162 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N162
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N430 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N162
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N430 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N162
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N165 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N165
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N433 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N165
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N433 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N165
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N434 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N403
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N434 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N403
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N570 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N570
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N248 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N248
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N575 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N575
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N253 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N253
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N576 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N576
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N254 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N254
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N577 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N577
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N255 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N255
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N571 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N571
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N249 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N249
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N572 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N572
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N250 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N250
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N573 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N573
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N251 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N251
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N574 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N574
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N252 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N252
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N569 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N569
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N247 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N247
W: Public-4008: Instance 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dbg_bp_match_de' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/rtxfc' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/stxfc' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/stxfcd' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcdr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/txfc' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsREDAND inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/N147 that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N629
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N164 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N402
I: Removed bmsREDAND inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/N160 that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N628
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N162 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N401
W: Register axi1_wr_test/cstate0_2 is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[0] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[1] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[2] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[3] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[4] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[5] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[6] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[7] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[8] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[9] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[10] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[11] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[12] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[13] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[14] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[15] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[16] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[17] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[18] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[19] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[20] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[21] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[22] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[23] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[24] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[25] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[26] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[27] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[28] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[29] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[30] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[31] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[32] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[33] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[34] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[35] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[36] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[37] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[38] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[39] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[40] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[41] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[42] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[43] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[44] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[45] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[46] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[47] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[48] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[49] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[50] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[51] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[52] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[53] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[54] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[55] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[56] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[57] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[58] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[59] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[60] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[61] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[62] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[63] is reduced to constant 0.
W: Register axi1_wr_test/cstate0_1 is reduced to constant 0.
W: Register axi1_wr_test/cstate0_0 is reduced to constant 1.
W: Register axi1_wr_test/cstate_0 is reduced to constant 1.
W: Register axi1_wr_test/cstate_1 is reduced to constant 0.
W: Register axi1_wr_test/cstate_2 is reduced to constant 0.
W: Register axi1_wr_test/tx_start is reduced to constant 0.
W: Register axi1_wr_test/wlast_1 is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[0] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[1] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[2] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[3] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[4] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[5] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[6] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[7] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[8] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[9] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[10] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[11] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[12] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[13] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[14] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[15] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[16] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[17] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[18] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[19] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[20] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[21] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[22] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[23] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[24] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[25] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[26] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[27] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[28] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[29] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[30] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[31] is reduced to constant 0.
W: Register axi1_wr_test/arvalid_1 is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[0] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[1] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[2] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[3] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[4] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[5] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[6] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[7] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[8] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[9] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[10] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[11] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[12] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[13] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[14] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[15] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[16] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[17] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[18] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[19] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[20] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[21] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[22] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[23] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[24] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[25] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[26] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[27] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[28] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[29] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[30] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[31] is reduced to constant 0.
W: Register axi1_wr_test/awvalid_1 is reduced to constant 0.
W: Register axi1_wr_test/axi_tx_cnt[0] is reduced to constant 0.
W: Register axi1_wr_test/axi_tx_cnt[1] is reduced to constant 0.
W: Register axi1_wr_test/axi_tx_cnt[2] is reduced to constant 0.
W: Register axi1_wr_test/axi_tx_cnt[3] is reduced to constant 0.
W: Register axi1_wr_test/axi_tx_cnt[4] is reduced to constant 0.
W: Register axi1_wr_test/axi_tx_cnt[5] is reduced to constant 0.
W: Register axi1_wr_test/axi_tx_cnt[6] is reduced to constant 0.
W: Register axi1_wr_test/axi_tx_cnt[7] is reduced to constant 0.
W: Register axi1_wr_test/axi_tx_cnt[8] is reduced to constant 0.
W: Register axi1_wr_test/cnt[0] is reduced to constant 0.
W: Register axi1_wr_test/cnt[1] is reduced to constant 0.
W: Register axi1_wr_test/cnt[2] is reduced to constant 0.
W: Register axi1_wr_test/wvalid_1 is reduced to constant 0.
W: Register axi1_wr_test/rready_1 is reduced to constant 0.
W: Register axi1_wr_test/rx_start is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1[0] is reduced to constant 1.
W: Register u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1[1] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync2[0] is reduced to constant 1.
W: Register u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync2[1] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_dap_access is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_prev[5] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[5] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[6] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[7] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[8] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[9] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[10] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[11] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[12] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[13] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[14] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[15] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[2] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[3] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[4] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[5] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[6] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[7] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[8] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[9] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[10] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[11] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[12] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[13] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[14] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[15] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[2] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[3] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[4] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[5] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[6] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[7] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[8] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[9] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[10] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[11] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[12] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[13] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[14] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[15] is reduced to constant 0.
W: Register u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rcol is reduced to constant 0.
W: Register u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rcold is reduced to constant 0.
W: Register u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/ext_in_sync1 is reduced to constant 0.
W: Register u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/ext_in_sync2 is reduced to constant 0.
W: Register u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/ext_in_sync1 is reduced to constant 0.
W: Register u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/ext_in_sync2 is reduced to constant 0.
W: Register u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_6 is reduced to constant 0.
W: Register u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/mpur is reduced to constant 0.
W: Register u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[5] is reduced to constant 0.
W: Register u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[6] is reduced to constant 0.
W: Register u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rcrs is reduced to constant 0.
W: Register u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rcrsd is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[2] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[3] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[4] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[5] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[6] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[7] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[8] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[9] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[10] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[11] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[12] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[13] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[14] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[15] is reduced to constant 0.
W: Register u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/ext_in_delay is reduced to constant 0.
W: Register u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/ext_in_delay is reduced to constant 0.
W: Public-4008: Instance 'axi1_wr_test/ddr_raddr[31:0]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi1_wr_test/ddr_waddr[31:0]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lect[14:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/scrs that is stuck at constant 0.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr1[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr1[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr1[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsDECODER inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_decode_a that is redundant to u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_decode_a
Executing : mod-gen successfully.
 3.769001s wall, 3.703125s user + 0.062500s system = 3.765625s CPU (99.9%)
Start logic-optimization.
W: The internal tri-state buffer driving net 'spi_miso' is reduced to AND gate of 'N200' and 'N199' signals
W: Removed bmsWIDEDFFCPE inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/scol that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/saundr that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/rtcrq that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lngvnt that is stuck at constant 0.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_5 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_6
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_5 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_6
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_11 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_12
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_8 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_9
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_7 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_8
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_11 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_12
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_9 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_10
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_12 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_13
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_12 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_13
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_8 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_9
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_13 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_14
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_13 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_14
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_14 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_15
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_14 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_15
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_15 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_16
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_15 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_16
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_16 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_17
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_16 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_17
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_17 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_18
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_17 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_18
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_18 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_19
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_18 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_19
Executing : logic-optimization successfully.
 39.002918s wall, 36.796875s user + 1.875000s system = 38.671875s CPU (99.2%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgt[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgt[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/lcol[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/lcol[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/lcol[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/lcol[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/rxd_gm1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/rxd_gm1[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/rxd_gm1[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/rxd_gm1[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/flscar' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irx_er' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/giant' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[32]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rxdvnt' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/trunc' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rloor' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/drbnib' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/drpvnt' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rxcf' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[32]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rxuo' of 'GTP_DFF_C' unit is dangling and will be cleaned.
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg[29] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_addr_31_29_reg[29]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg[30] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_addr_31_29_reg[30]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[17] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[18] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[19] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[20] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[21] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[22] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[23] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[24] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[25] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[26] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[27] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[28] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[29] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[30] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[31] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/core_cmd[0] that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_1
I: Removed GTP_DFF_CE inst u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[1] that is redundant to u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[1]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[0] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[0]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[10] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[10]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[11] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[11]
I: Removed GTP_DFF_P inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[12] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/reset_sync
I: Removed GTP_DFF_P inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[3] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/reset_sync
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[0] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[0]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[1] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[1]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[2] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[2]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[3] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[2] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[2]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[2] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[2]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[3] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[3] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[4] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[4]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[4] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[4]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[5] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[5]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[5] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[5]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[6] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[6]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[6] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[6]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[7] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[7]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[7] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[7]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[8] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[8]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[8] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[8]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[9] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[9]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[9] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[9]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/swz_addr[0] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[0]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/swz_addr[1] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[1]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex[0] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf0_mux_ctl_ex[0]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex[1] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf0_mux_ctl_ex[1]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[4] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[1] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[2] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[3] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[0] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[1] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[2] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[3] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[0] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[1] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[2] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[3] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[0] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[1] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[2] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[3] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[27] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[25]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[29] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[25]
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/tprt that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcfr that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/alcol that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[3] that is stuck at constant 0.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/tpsfd' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/sbit_ctl_ex[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/txcf that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/cpnd that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/cpndd that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/cpnddd that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[3] that is stuck at constant 0.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/mpnd1' of 'GTP_DFF' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully.
 1.503669s wall, 1.437500s user + 0.031250s system = 1.468750s CPU (97.7%)
Start tech-mapping phase 2.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 2 successfully.
 42.081501s wall, 40.437500s user + 1.390625s system = 41.828125s CPU (99.4%)
Start tech-optimization.
Executing : tech-optimization successfully.
 1.650344s wall, 1.609375s user + 0.031250s system = 1.640625s CPU (99.4%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000626s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 3.256944s wall, 3.265625s user + 0.000000s system = 3.265625s CPU (100.3%)

Cell Usage:
GTP_APM_E1                    3 uses
GTP_CLKBUFG                   1 use
GTP_DDC_E1                    5 uses
GTP_DDRC                      1 use
GTP_DDRPHY                    1 use
GTP_DFF                      28 uses
GTP_DFF_C                  1843 uses
GTP_DFF_CE                 2336 uses
GTP_DFF_E                    64 uses
GTP_DFF_P                    95 uses
GTP_DFF_PE                  212 uses
GTP_DFF_R                     5 uses
GTP_DFF_RE                    8 uses
GTP_DLL                       2 uses
GTP_DRM18K                   10 uses
GTP_DRM9K                    22 uses
GTP_GRS                       1 use
GTP_INV                      58 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDELAY                1 use
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  21 uses
GTP_LUT1                     90 uses
GTP_LUT2                    853 uses
GTP_LUT3                    769 uses
GTP_LUT4                   1065 uses
GTP_LUT5                   2115 uses
GTP_LUT5CARRY              1162 uses
GTP_LUT5M                  1308 uses
GTP_MUX2LUT6                160 uses
GTP_MUX2LUT7                  9 uses
GTP_OSERDES                  52 uses
GTP_PLL_E1                    1 use
GTP_RAM16X1DP                64 uses
GTP_RAM16X1SP                32 uses
GTP_ROM128X1                 41 uses
GTP_ROM32X1                   3 uses

I/O ports: 84
GTP_INBUF                  13 uses
GTP_INBUFG                  2 uses
GTP_IOBUF                  18 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                 14 uses
GTP_OUTBUFT                34 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 7625 of 17536 (43.48%)
	LUTs as dram: 96 of 4440 (2.16%)
	LUTs as logic: 7529
Total Registers: 4591 of 26304 (17.45%)
Total Latches: 0

DRM18K:
Total DRM18K = 21.0 of 48 (43.75%)

APMs:
Total APMs = 3.00 of 30 (10.00%)

Total I/O ports = 87 of 240 (36.25%)


Number of unique control sets : 187
  CLK(rx_clki_clkbufg)                             : 6
  CLK(HCLK)                                        : 22
  CLK(HCLK), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N428)    : 32
  CLK(HCLK), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N571)    : 32
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn)    : 3
  CLK(HCLK), CP(u_rst_gen.N7)                      : 4
      CLK(HCLK), C(u_rst_gen.N7)                   : 3
      CLK(HCLK), P(u_rst_gen.N7)                   : 1
  CLK(rx_clki_clkbufg), C(~SYSRESETn)              : 4
  CLK(HCLK), C(~SYSRESETn)                         : 10
  CLK(u_DDR3.pll_pclk), C(~nt_rst_key)             : 11
  CLK(HCLK), CP(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtmc)       : 18
      CLK(HCLK), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtmc)    : 16
      CLK(HCLK), P(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtmc)    : 2
  CLK(rx_clki_clkbufg), C(~SYSRESETn)              : 19
  CLK(HCLK), CP(~nt_rst_key)                       : 26
      CLK(HCLK), C(~nt_rst_key)                    : 25
      CLK(HCLK), P(~nt_rst_key)                    : 1
  CLK(u_DDR3.pll_pclk), CP(~u_DDR3.global_reset_n)       : 67
      CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n)    : 57
      CLK(u_DDR3.pll_pclk), P(~u_DDR3.global_reset_n)    : 10
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst)    : 78
  CLK(rx_clki_clkbufg), CP(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrmc)        : 86
      CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrmc)     : 84
      CLK(rx_clki_clkbufg), P(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrmc)     : 2
  CLK(rx_clki_clkbufg), CP(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn)        : 171
      CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn)     : 170
      CLK(rx_clki_clkbufg), P(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn)     : 1
  CLK(HCLK), CP(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtfn)       : 180
      CLK(HCLK), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtfn)    : 178
      CLK(HCLK), P(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtfn)    : 2
  CLK(HCLK), CP(~SYSRESETn)                        : 1261
      CLK(HCLK), C(~SYSRESETn)                     : 1185
      CLK(HCLK), P(~SYSRESETn)                     : 76
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.HREADY_22)      : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N6_1)     : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.HREADY_31)      : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N3_2)     : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_10)    : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N244[0])  : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N3_1)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_1)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_2)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_3)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_4)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_5)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_6)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_7)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_8)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_9)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.data_valid)       : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.data_valid)       : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_ahb_mux.HREADY_32)  : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_ahb_mux.HREADY_33)  : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.update_z_ex)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os._N4)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N550)       : 4
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N560)      : 4
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N560)   : 3
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N560)   : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N163)     : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.write_enable00)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.write_enable00)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N175)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rx_state_update)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.tx_state_update)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.update_rx_tick_cnt)       : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.N175)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rx_state_update)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.tx_state_update)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.update_rx_tick_cnt)       : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.ltest)  : 4
  CLK(u_DDR3.pll_pclk), CP(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)          : 4
      CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)       : 3
      CLK(u_DDR3.pll_pclk), P(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)       : 1
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N395[0])     : 4
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N403)  : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.nvic_excpt_pend)       : 5
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N376)     : 5
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N555)       : 5
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N334)     : 5
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N357)   : 5
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N359)   : 5
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N110)    : 5
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N3)      : 5
  CLK(HCLK), C(u_rst_gen.N3), CE(u_rst_gen.N7)     : 6
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N13)      : 6
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N314)          : 6
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N314)       : 5
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N314)       : 1
  CLK(HCLK), C(~SYSRESETn), CE(~u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_fifo_ctrl.rempty)     : 6
  CLK(HCLK), P(~SYSRESETn), CE(~u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N24)    : 6
  CLK(rx_clki_clkbufg), C(~SYSRESETn), CE(~u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_fifo_ctrl.wfull)       : 6
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.BAUDTICK)          : 7
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.BAUDTICK)       : 4
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.BAUDTICK)       : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rx_state_inc)       : 7
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable08)     : 7
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.BAUDTICK)          : 7
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.BAUDTICK)       : 4
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.BAUDTICK)       : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rx_state_inc)       : 7
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.write_enable08)     : 7
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn), CE(u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.u_ddrc_apb_reset.N383)       : 7
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_gpio_0.u_ahb_gpio_0.u_iop_gpio.N196)  : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_gpio_0.u_ahb_gpio_0.u_iop_gpio.N207)  : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N142)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N145)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N332)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N347)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N4)      : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.read_enable)    : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.read_enable)      : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.read_enable)      : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N282)   : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.read_enable)  : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rxbuf_sample)       : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable00)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.read_enable)  : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rxbuf_sample)       : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N449)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N460)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N465)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N470)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N475)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N480)  : 8
  CLK(u_DDR3.pll_pclk), C(~nt_rst_key), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N236)  : 8
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N358)  : 8
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N368)  : 8
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N374)  : 8
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.dll_update_pos)    : 8
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N156)      : 9
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N156)   : 8
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N156)   : 1
  CLK(HCLK), C(~SYSRESETn), CE(~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.empty_rx)  : 9
  CLK(HCLK), C(~SYSRESETn), CE(~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_TX_FIFO.U_ipml_fifo_TX_FIFO.U_ipml_fifo_ctrl.wfull)      : 9
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.u_excpt.update_ipsr)      : 10
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.u_excpt.update_ipsr)   : 8
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.u_excpt.update_ipsr)   : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N847)   : 10
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N859)   : 10
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N19)      : 10
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N2)           : 10
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N2)  : 1
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N2)  : 9
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac1)  : 10
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N142)       : 11
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac2)       : 11
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac2)    : 8
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac2)    : 3
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.rpsf)  : 11
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N386)   : 11
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.rpdv_o)       : 11
  CLK(u_DDR3.pll_pclk), CP(~nt_rst_key), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)       : 11
      CLK(u_DDR3.pll_pclk), C(~nt_rst_key), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)    : 10
      CLK(u_DDR3.pll_pclk), P(~nt_rst_key), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)    : 1
  CLK(HCLK), C(~SYSRESETn), CE(_N19502)            : 13
  CLK(HCLK), C(~SYSRESETn), CE(~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.empty_tx)  : 13
  CLK(HCLK), C(~SYSRESETn), CE(~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_RX_FIFO.U_ipml_fifo_RX_FIFO.U_ipml_fifo_ctrl.wfull)      : 13
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.u_ahb_to_apb._N12)      : 15
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_fetch.buf_wr_en)    : 16
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N852)   : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N50)      : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.rd_req)   : 16
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N360)       : 16
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N361)       : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N553)       : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N138)     : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N47)      : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N161)   : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.N161)   : 16
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lipg)        : 16
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lipg)     : 10
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lipg)     : 6
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmaxf)       : 16
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmaxf)    : 14
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmaxf)    : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lsa1)   : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac3)  : 16
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N355)  : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N87)     : 17
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N93)     : 17
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac1)       : 17
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac1)    : 16
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac1)    : 1
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lhfdp)       : 18
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lhfdp)    : 6
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lhfdp)    : 12
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N661)   : 19
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N218)         : 19
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N218)      : 18
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N218)      : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable10)     : 20
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.write_enable10)     : 20
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N226)       : 21
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os._N2)   : 24
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os.tck_count_en)      : 24
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N502)       : 24
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.ins_req)    : 30
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.update_pc)      : 31
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_ahb.hwdata_en)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N889)    : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_dp.N244)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_dp.N248)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.N40)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.N46)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N668)   : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N25)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N31)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N486)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N524)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N343)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N447)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N543)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N88)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.N22)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.write_enable08)   : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.N22)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.write_enable08)   : 32
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc._N3)     : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.u_ahb_to_apb._N23)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lsa0)   : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac2)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.data_req)   : 34
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc.N67)          : 34
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc.N67)       : 2
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc.N67)       : 32
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_fe_to_de)       : 50
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_fe_to_de)    : 46
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_fe_to_de)    : 4
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex)       : 53
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex)    : 49
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache._N9066)     : 68
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex_spec)        : 71
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex_spec)     : 70
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex_spec)     : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.dram_val)   : 128
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.biu_rdy)        : 140
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.biu_rdy)     : 133
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.biu_rdy)     : 7
  CLK(HCLK), R(SYSRESETn)                          : 5
  CLK(HCLK), R(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.u_I_Cache.N109), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.u_I_Cache.N22)    : 8


Number of DFF:CE Signals : 170
  u_integration_kit_dbg.HREADY_22(from GTP_LUT5:Z)       : 1
  u_integration_kit_dbg.N6_1(from GTP_LUT3:Z)      : 1
  u_integration_kit_dbg.HREADY_31(from GTP_LUT5:Z)       : 2
  u_integration_kit_dbg.N3_2(from GTP_LUT3:Z)      : 2
  u_integration_kit_dbg.N9_10(from GTP_LUT3:Z)     : 2
  u_integration_kit_dbg.N244[0](from GTP_LUT3:Z)   : 3
  u_integration_kit_dbg.N3_1(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_1(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_2(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_3(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_4(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_5(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_6(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_7(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_8(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_9(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.data_valid(from GTP_LUT3:Z)  : 3
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.data_valid(from GTP_LUT3:Z)  : 3
  u_integration_kit_dbg.u_ahb_mux.HREADY_32(from GTP_LUT5:Z)   : 3
  u_integration_kit_dbg.u_ahb_mux.HREADY_33(from GTP_LUT5:Z)   : 3
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77(from GTP_LUT5:Z)     : 4
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N395[0](from GTP_LUT3:Z)     : 4
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N403(from GTP_LUT3:Z)  : 4
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.update_z_ex(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os._N4(from GTP_LUT2:Z)    : 4
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N550(from GTP_LUT3:Z)  : 4
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N560(from GTP_LUT3:Z)  : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N163(from GTP_LUT5:Z)      : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.write_enable00(from GTP_LUT2:Z)    : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.write_enable00(from GTP_LUT2:Z)    : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N175(from GTP_LUT3:Z)    : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rx_state_update(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.tx_state_update(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.update_rx_tick_cnt(from GTP_LUT2:Z)  : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.N175(from GTP_LUT3:Z)    : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rx_state_update(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.tx_state_update(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.update_rx_tick_cnt(from GTP_LUT2:Z)  : 4
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.ltest(from GTP_LUT5:Z)   : 4
  u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N110(from GTP_LUT5:Z)    : 5
  u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N3(from GTP_LUT4:Z)      : 5
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.nvic_excpt_pend(from GTP_LUT4:Z)  : 5
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N376(from GTP_LUT5:Z)      : 5
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N555(from GTP_LUT4:Z)  : 5
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N334(from GTP_LUT5:Z)      : 5
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N357(from GTP_LUT4:Z)       : 5
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N359(from GTP_LUT2:Z)       : 5
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N13(from GTP_LUT5:Z)       : 6
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N314(from GTP_LUT5:Z)      : 6
  u_rst_gen.N7(from GTP_LUT3:Z)                    : 6
  ~u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)       : 6
  ~u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)  : 6
  ~u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N24(from GTP_INV:Z)      : 6
  u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.u_ddrc_apb_reset.N383(from GTP_LUT5:Z)     : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.BAUDTICK(from GTP_DFF_C:Q)     : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rx_state_inc(from GTP_LUT5:Z)  : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable08(from GTP_LUT3:Z)      : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.BAUDTICK(from GTP_DFF_C:Q)     : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rx_state_inc(from GTP_LUT5:Z)  : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.write_enable08(from GTP_LUT3:Z)      : 7
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N236(from GTP_LUT5:Z)   : 8
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N358(from GTP_LUT4:Z)  : 8
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N368(from GTP_LUT5:Z)  : 8
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N374(from GTP_LUT5:Z)  : 8
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.dll_update_pos(from GTP_LUT2:Z)    : 8
  u_integration_kit_dbg.gen_ahb_gpio_0.u_ahb_gpio_0.u_iop_gpio.N196(from GTP_LUT5:Z)   : 8
  u_integration_kit_dbg.gen_ahb_gpio_0.u_ahb_gpio_0.u_iop_gpio.N207(from GTP_LUT5:Z)   : 8
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.u_I_Cache.N22(from GTP_LUT5:Z)     : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N142(from GTP_LUT5:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N145(from GTP_LUT5:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N332(from GTP_LUT5:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N347(from GTP_LUT5M:Z)     : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N4(from GTP_LUT5:Z)       : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.read_enable(from GTP_LUT4:Z)     : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.read_enable(from GTP_LUT5:Z)       : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.read_enable(from GTP_LUT5:Z)       : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N282(from GTP_LUT3:Z)    : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.read_enable(from GTP_LUT5:Z)   : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rxbuf_sample(from GTP_LUT5:Z)  : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable00(from GTP_LUT3:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.read_enable(from GTP_LUT5:Z)   : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rxbuf_sample(from GTP_LUT5:Z)  : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N449(from GTP_LUT5:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N460(from GTP_LUT5:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N465(from GTP_LUT5:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N470(from GTP_LUT5:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N475(from GTP_LUT2:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N480(from GTP_LUT5:Z)       : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N156(from GTP_LUT3:Z)  : 9
  ~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.empty_rx(from GTP_INV:Z)    : 9
  ~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_TX_FIFO.U_ipml_fifo_TX_FIFO.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)  : 9
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.u_excpt.update_ipsr(from GTP_LUT4:Z)  : 10
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N847(from GTP_LUT5:Z)    : 10
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N859(from GTP_LUT5:Z)    : 10
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N19(from GTP_LUT5:Z)       : 10
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N2(from GTP_LUT5:Z)       : 10
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac1(from GTP_LUT5:Z)   : 10
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226(from GTP_LUT5:Z)   : 11
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N142(from GTP_LUT2:Z)  : 11
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac2(from GTP_LUT4:Z)   : 11
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.rpsf(from GTP_DFF_C:Q)     : 11
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N386(from GTP_LUT5:Z)       : 11
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.rpdv_o(from GTP_LUT2:Z)     : 11
  _N19502(from GTP_LUT5:Z)                         : 13
  ~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.empty_tx(from GTP_INV:Z)    : 13
  ~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_RX_FIFO.U_ipml_fifo_RX_FIFO.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)  : 13
  u_integration_kit_dbg.u_apb_subsystem.u_ahb_to_apb._N12(from GTP_LUT3:Z)       : 15
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N355(from GTP_LUT4:Z)  : 16
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_fetch.buf_wr_en(from GTP_LUT5:Z)     : 16
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N852(from GTP_LUT3:Z)    : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N50(from GTP_LUT5:Z)       : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.rd_req(from GTP_LUT4:Z)    : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N360(from GTP_LUT2:Z)  : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N361(from GTP_LUT2:Z)  : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N553(from GTP_LUT5M:Z)       : 16
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N138(from GTP_LUT5:Z)      : 16
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N47(from GTP_LUT2:Z)       : 16
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N161(from GTP_LUT3:Z)    : 16
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.N161(from GTP_LUT3:Z)    : 16
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lipg(from GTP_LUT4:Z)    : 16
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmaxf(from GTP_LUT5:Z)   : 16
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lsa1(from GTP_LUT4:Z)    : 16
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac3(from GTP_LUT5:Z)   : 16
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N87(from GTP_LUT2:Z)      : 17
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N93(from GTP_LUT2:Z)      : 17
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac1(from GTP_LUT4:Z)   : 17
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lhfdp(from GTP_LUT4:Z)   : 18
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N661(from GTP_LUT4:Z)    : 19
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N218(from GTP_LUT2:Z)     : 19
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable10(from GTP_LUT3:Z)      : 20
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.write_enable10(from GTP_LUT3:Z)      : 20
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N226(from GTP_LUT2:Z)  : 21
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os._N2(from GTP_LUT2:Z)    : 24
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os.tck_count_en(from GTP_LUT2:Z)       : 24
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N502(from GTP_LUT5M:Z)       : 24
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.ins_req(from GTP_LUT2:Z)     : 30
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.update_pc(from GTP_LUT5:Z)       : 31
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_ahb.hwdata_en(from GTP_LUT5:Z)  : 32
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N889(from GTP_LUT3:Z)     : 32
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_dp.N244(from GTP_LUT2:Z)       : 32
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_dp.N248(from GTP_LUT5M:Z)      : 32
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.N40(from GTP_LUT5:Z)   : 32
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.N46(from GTP_LUT5:Z)   : 32
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N668(from GTP_LUT2:Z)    : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N25(from GTP_LUT5:Z)       : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N31(from GTP_LUT5:Z)       : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N428(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N486(from GTP_LUT5:Z)  : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N524(from GTP_LUT5:Z)  : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N571(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N343(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N447(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N543(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N88(from GTP_LUT3:Z)   : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.N22(from GTP_LUT5:Z)   : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.write_enable08(from GTP_LUT2:Z)    : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.N22(from GTP_LUT4:Z)   : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.write_enable08(from GTP_LUT2:Z)    : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc._N3(from GTP_LUT4:Z)      : 32
  u_integration_kit_dbg.u_apb_subsystem.u_ahb_to_apb._N23(from GTP_LUT5M:Z)      : 32
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lsa0(from GTP_LUT4:Z)    : 32
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac2(from GTP_LUT4:Z)   : 32
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.data_req(from GTP_LUT2:Z)    : 34
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc.N67(from GTP_LUT5:Z)      : 34
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_fe_to_de(from GTP_LUT3:Z)   : 50
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex(from GTP_LUT2:Z)   : 53
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache._N9066(from GTP_LUT5:Z)      : 68
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex_spec(from GTP_LUT2:Z)    : 71
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.dram_val(from GTP_LUT5:Z)    : 128
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.biu_rdy(from GTP_LUT4:Z)    : 140

Number of DFF:CLK Signals : 3
  u_DDR3.pll_pclk(from GTP_PLL_E1:CLKOUT1)         : 177
  rx_clki_clkbufg(from GTP_CLKBUFG:CLKOUT)         : 461
  HCLK(from GTP_PLL_E1:CLKOUT2)                    : 3953

Number of DFF:CP Signals : 12
  u_rst_gen.N7(from GTP_LUT3:Z)                    : 4
  u_rst_gen.N3(from GTP_LUT4:Z)                    : 6
  ~u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn(from GTP_INV:Z)       : 10
  ~SYSRESETn(from GTP_INV:Z)                       : 14
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtmc(from GTP_LUT4:Z)     : 18
  ~nt_rst_key(from GTP_INV:Z)                      : 56
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrmc(from GTP_LUT4:Z)     : 86
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst(from GTP_LUT3:Z)      : 121
  ~u_DDR3.global_reset_n(from GTP_INV:Z)           : 137
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtfn(from GTP_LUT4:Z)     : 180
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn(from GTP_LUT4:Z)     : 219
  ~SYSRESETn(from GTP_INV:Z)                       : 3635

Number of DFF:RS Signals : 2
  SYSRESETn(from GTP_DFF_C:Q)                      : 5
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.u_I_Cache.N109(from GTP_LUT5:Z)    : 8

Design 'm1_soc_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to m1_soc_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'i2c0_sck' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sck' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i2c0_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'TX' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l0_sgmii_clk_shft' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_tx_en' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_cs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi1_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi1_cs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi1_mosi' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'RX' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rx_dv' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi0_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi1_miso' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_50m               20.000       {0 10}         Declared                 0           1  {ex_clk_50m}
 pclk                     20.000       {0 10}         Generated (clk_in_50m)
                                                                             179           0  {u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1}
 axi_clk0                 10.000       {0 5}          Generated (clk_in_50m)
                                                                            4123           0  {u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (clk_in_50m)
                                                                               1           0  {u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.000        {0 1}          Generated (clk_in_50m)
                                                                              21           1  {u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          4.000        {0 2}          Generated (clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT}
 rx_clki_Inferred         1000.000     {0 500}        Declared               474           0  {rx_clki}
 system_internal_clock    1000.000     {0 500}        Declared               175           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gt
p_ddrphy/IOL_CLK_SYS[57] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_S
YS[37] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34] u_DDR3/u_ipsl
_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3] u_DDR3/u_ipsl_hmic_h_phy_top
/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 system_internal_clock_group   asynchronous               system_internal_clock                   
 Inferred_clock_group          asynchronous               rx_clki_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 pclk                        50.000 MHz     156.838 MHz         20.000          6.376         13.624
 axi_clk0                   100.000 MHz     118.680 MHz         10.000          8.426          1.574
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            500.000 MHz     791.139 MHz          2.000          1.264          0.736
 rx_clki_Inferred             1.000 MHz     191.095 MHz       1000.000          5.233        994.767
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        13.624       0.000              0            337
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        -0.700      -2.800              4             10
 axi_clk0               axi_clk0                     1.574       0.000              0           8341
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.736       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     4.195       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           994.767       0.000              0            594
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.654       0.000              0            337
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         3.274       0.000              0             10
 axi_clk0               axi_clk0                     0.654       0.000              0           8341
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.045       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                    -1.829     -15.097              9              9
 rx_clki_Inferred       rx_clki_Inferred             0.654       0.000              0            594
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        18.088       0.000              0            147
 axi_clk0               axi_clk0                     4.220       0.000              0           3871
 pclk                   axi_clk0                     7.871       0.000              0              6
 rx_clki_Inferred       rx_clki_Inferred           997.137       0.000              0            428
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         1.168       0.000              0            147
 axi_clk0               axi_clk0                     1.801       0.000              0           3871
 pclk                   axi_clk0                     1.756       0.000              0              6
 rx_clki_Inferred       rx_clki_Inferred             2.213       0.000              0            428
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.750       0.000              0            179
 axi_clk0                                            1.625       0.000              0           4123
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.750       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.147       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.320       0.000              0              2
 rx_clki_Inferred                                  498.382       0.000              0            474
 system_internal_clock                             498.293       0.000              0            175
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[7] (GTP_DDRC)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       5.981         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.242 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       6.753         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24268
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       6.927 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       7.480         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]_3/I3 (GTP_LUT4)
                                   td                    0.174       7.654 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]_3/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.434         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19818
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/I1 (GTP_LUT2)
                                   td                    0.174       8.608 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.049         u_DDR3/ddrc_paddr [7]
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[7] (GTP_DDRC)

 Data arrival time                                                   9.049         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -2.033      22.673                          

 Data required time                                                 22.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.673                          
 Data arrival time                                                  -9.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PADDR[7] (GTP_DDRPHY)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       5.981         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.242 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       6.753         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24268
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       6.927 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       7.480         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]_3/I3 (GTP_LUT4)
                                   td                    0.174       7.654 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]_3/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.434         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19818
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/I1 (GTP_LUT2)
                                   td                    0.174       8.608 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.049         u_DDR3/ddrc_paddr [7]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PADDR[7] (GTP_DDRPHY)

 Data arrival time                                                   9.049         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PCLK (GTP_DDRPHY)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -2.033      22.673                          

 Data required time                                                 22.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.673                          
 Data arrival time                                                  -9.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[10] (GTP_DDRC)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       5.981         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.242 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       6.753         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24268
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       6.927 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       7.480         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]_3/I3 (GTP_LUT4)
                                   td                    0.174       7.654 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]_3/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.434         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19818
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/I1 (GTP_LUT2)
                                   td                    0.174       8.608 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.049         u_DDR3/ddrc_paddr [10]
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[10] (GTP_DDRC)

 Data arrival time                                                   9.049         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -2.004      22.702                          

 Data required time                                                 22.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.702                          
 Data arrival time                                                  -9.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[1]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.543         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Hold time                                               0.033       4.889                          

 Data required time                                                  4.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.889                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.543         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Hold time                                               0.033       4.889                          

 Data required time                                                  4.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.889                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.543         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req_rst_ctrl
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Hold time                                               0.033       4.889                          

 Data required time                                                  4.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.889                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CE (GTP_DFF_CE)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 ex_clk_50m                                              0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      16.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      18.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      18.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      19.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      19.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      20.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      20.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      22.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      23.943 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      24.454         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      24.618 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      25.129         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CE (GTP_DFF_CE)

 Data arrival time                                                  25.129         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                 -25.129                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CE (GTP_DFF_CE)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 ex_clk_50m                                              0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      16.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      18.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      18.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      19.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      19.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      20.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      20.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      22.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      23.943 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      24.454         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      24.618 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      25.129         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CE (GTP_DFF_CE)

 Data arrival time                                                  25.129         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                 -25.129                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CE (GTP_DFF_PE)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 ex_clk_50m                                              0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      16.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      18.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      18.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      19.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      19.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      20.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      20.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      22.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      23.943 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      24.454         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      24.618 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      25.129         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CE (GTP_DFF_PE)

 Data arrival time                                                  25.129         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                 -25.129                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      26.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      27.943 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_REQ (GTP_DDRPHY)
                                   net (fanout=1)        0.370      28.313         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/D (GTP_DFF_C)

 Data arrival time                                                  28.313         Logic Levels: 0  
                                                                                   Logic: 1.404ns(79.143%), Route: 0.370ns(20.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                       0.150      25.006                          

 Hold time                                               0.033      25.039                          

 Data required time                                                 25.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.039                          
 Data arrival time                                                 -28.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      26.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      27.859 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      28.300         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269/I1 (GTP_LUT2)
                                   td                    0.164      28.464 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      28.464         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/D (GTP_DFF_C)

 Data arrival time                                                  28.464         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                       0.150      25.006                          

 Hold time                                               0.023      25.029                          

 Data required time                                                 25.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.029                          
 Data arrival time                                                 -28.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/D (GTP_DFF_P)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      26.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      27.859 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      28.300         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0_ce_mux[0]_1/I4 (GTP_LUT5)
                                   td                    0.164      28.464 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0_ce_mux[0]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      28.464         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N23340
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/D (GTP_DFF_P)

 Data arrival time                                                  28.464         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                       0.150      25.006                          

 Hold time                                               0.023      25.029                          

 Data required time                                                 25.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.029                          
 Data arrival time                                                 -28.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_1/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       6.922 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[1] (GTP_DRM9K)
                                   net (fanout=1)        0.720       7.642         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_0 [1]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_0/I2 (GTP_LUT5CARRY)
                                   td                    0.228       7.870 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.870         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [0]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.902 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.902         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [2]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.934 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.934         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [4]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.966 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.966         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [6]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.998 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.998         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [8]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.030 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.030         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [10]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.062 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.062         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [12]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.094 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.094         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [14]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.126 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.126         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [16]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.158 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       8.599         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/I0 (GTP_LUT4)
                                   td                    0.239       8.838 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       9.279         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
                                                                                   u_integration_kit_dbg/u_ahb_mux/N78_1_10/I4 (GTP_LUT5M)
                                   td                    0.174       9.453 f       u_integration_kit_dbg/u_ahb_mux/N78_1_10/Z (GTP_LUT5M)
                                   net (fanout=36)       0.764      10.217         u_integration_kit_dbg/u_ahb_mux/_N25153
                                                                                   u_integration_kit_dbg/u_ahb_mux/N78_1_9_copy_3/I4 (GTP_LUT5)
                                   td                    0.174      10.391 f       u_integration_kit_dbg/u_ahb_mux/N78_1_9_copy_3/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      10.832         u_integration_kit_dbg/HREADY_3
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N80/I2 (GTP_LUT3)
                                   td                    0.174      11.006 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N80/Z (GTP_LUT3)
                                   net (fanout=4)        0.511      11.517         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N80
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_113_2/I1 (GTP_LUT5M)
                                   td                    0.282      11.799 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_113_2/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      12.169         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N24305
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_113_4/I1 (GTP_LUT5M)
                                   td                    0.282      12.451 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_113_4/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      12.821         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N24307
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_113_5/I1 (GTP_LUT5M)
                                   td                    0.282      13.103 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_113_5/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      13.103         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N187
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_1/D (GTP_DFF_C)

 Data arrival time                                                  13.103         Logic Levels: 17 
                                                                                   Logic: 4.186ns(50.776%), Route: 4.058ns(49.224%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252      14.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Setup time                                             -0.032      14.677                          

 Data required time                                                 14.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.677                          
 Data arrival time                                                 -13.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.574                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       6.922 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[1] (GTP_DRM9K)
                                   net (fanout=1)        0.720       7.642         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_0 [1]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_0/I2 (GTP_LUT5CARRY)
                                   td                    0.228       7.870 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.870         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [0]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.902 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.902         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [2]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.934 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.934         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [4]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.966 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.966         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [6]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.998 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.998         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [8]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.030 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.030         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [10]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.062 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.062         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [12]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.094 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.094         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [14]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.126 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.126         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [16]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.158 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       8.599         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/I0 (GTP_LUT4)
                                   td                    0.239       8.838 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       9.279         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
                                                                                   u_integration_kit_dbg/u_ahb_mux/N78_1_10/I4 (GTP_LUT5M)
                                   td                    0.174       9.453 f       u_integration_kit_dbg/u_ahb_mux/N78_1_10/Z (GTP_LUT5M)
                                   net (fanout=36)       0.764      10.217         u_integration_kit_dbg/u_ahb_mux/_N25153
                                                                                   u_integration_kit_dbg/u_ahb_mux/N78_1_9_copy_8/I4 (GTP_LUT5)
                                   td                    0.174      10.391 f       u_integration_kit_dbg/u_ahb_mux/N78_1_9_copy_8/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      10.873         u_integration_kit_dbg/HREADY_8
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_19/ID (GTP_LUT5M)
                                   td                    0.235      11.108 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_19/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      11.549         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N22298
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_6/I1 (GTP_LUT5M)
                                   td                    0.282      11.831 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_6/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      12.201         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N24354
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_10/I1 (GTP_LUT5M)
                                   td                    0.282      12.483 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_10/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      12.853         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N24356
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_14/I4 (GTP_LUT5)
                                   td                    0.164      13.017 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_14/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      13.017         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N105
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/D (GTP_DFF_C)

 Data arrival time                                                  13.017         Logic Levels: 17 
                                                                                   Logic: 4.129ns(50.613%), Route: 4.029ns(49.387%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252      14.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Setup time                                             -0.032      14.677                          

 Data required time                                                 14.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.677                          
 Data arrival time                                                 -13.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.660                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       6.922 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[1] (GTP_DRM9K)
                                   net (fanout=1)        0.720       7.642         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_0 [1]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_0/I2 (GTP_LUT5CARRY)
                                   td                    0.228       7.870 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.870         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [0]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.902 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.902         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [2]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.934 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.934         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [4]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.966 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.966         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [6]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.998 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.998         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [8]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.030 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.030         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [10]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.062 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.062         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [12]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.094 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.094         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [14]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.126 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.126         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [16]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.158 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       8.599         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/I0 (GTP_LUT4)
                                   td                    0.239       8.838 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       9.279         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
                                                                                   u_integration_kit_dbg/u_ahb_mux/N78_1_10/I4 (GTP_LUT5M)
                                   td                    0.174       9.453 f       u_integration_kit_dbg/u_ahb_mux/N78_1_10/Z (GTP_LUT5M)
                                   net (fanout=36)       0.764      10.217         u_integration_kit_dbg/u_ahb_mux/_N25153
                                                                                   u_integration_kit_dbg/u_ahb_mux/N78_1_9_copy_7/I4 (GTP_LUT5)
                                   td                    0.174      10.391 f       u_integration_kit_dbg/u_ahb_mux/N78_1_9_copy_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      10.873         u_integration_kit_dbg/HREADY_7
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_8/ID (GTP_LUT5M)
                                   td                    0.235      11.108 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_8/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      11.478         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N24351
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_5/I1 (GTP_LUT5M)
                                   td                    0.282      11.760 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      12.201         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N22303
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_85_7/I4 (GTP_LUT5)
                                   td                    0.174      12.375 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_85_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.745         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N24277
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_85_8/I4 (GTP_LUT5)
                                   td                    0.164      12.909 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_85_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      12.909         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N186
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/D (GTP_DFF_C)

 Data arrival time                                                  12.909         Logic Levels: 17 
                                                                                   Logic: 4.021ns(49.950%), Route: 4.029ns(50.050%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252      14.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Setup time                                             -0.032      14.677                          

 Data required time                                                 14.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.677                          
 Data arrival time                                                 -12.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.768                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rtxen/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rtxend/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rtxen/CLK (GTP_DFF_C)

                                   tco                   0.317       5.176 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rtxen/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.546         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rtxen
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rtxend/D (GTP_DFF_C)

 Data arrival time                                                   5.546         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rtxend/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Hold time                                               0.033       4.892                          

 Data required time                                                  4.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.892                          
 Data arrival time                                                  -5.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_lvl1[1]/CLK (GTP_DFF_P)
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_lvl2[1]/D (GTP_DFF_P)
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_lvl1[1]/CLK (GTP_DFF_P)

                                   tco                   0.317       5.176 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_lvl1[1]/Q (GTP_DFF_P)
                                   net (fanout=1)        0.370       5.546         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_lvl1 [1]
                                                                           f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_lvl2[1]/D (GTP_DFF_P)

 Data arrival time                                                   5.546         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_lvl2[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Hold time                                               0.033       4.892                          

 Data required time                                                  4.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.892                          
 Data arrival time                                                  -5.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_lvl1[0]/CLK (GTP_DFF_P)
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_lvl2[0]/D (GTP_DFF_P)
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_lvl1[0]/CLK (GTP_DFF_P)

                                   tco                   0.317       5.176 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_lvl1[0]/Q (GTP_DFF_P)
                                   net (fanout=1)        0.370       5.546         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_lvl1 [0]
                                                                           f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_lvl2[0]/D (GTP_DFF_P)

 Data arrival time                                                   5.546         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_lvl2[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Hold time                                               0.033       4.892                          

 Data required time                                                  4.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.892                          
 Data arrival time                                                  -5.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 ex_clk_50m                                              0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       2.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       4.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.030                          
 clock uncertainty                                      -0.150       5.880                          

 Setup time                                             -0.068       5.812                          

 Data required time                                                  5.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.812                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 ex_clk_50m                                              0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       2.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       4.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.030                          
 clock uncertainty                                      -0.150       5.880                          

 Setup time                                             -0.068       5.812                          

 Data required time                                                  5.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.812                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 ex_clk_50m                                              0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       2.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       4.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.030                          
 clock uncertainty                                      -0.150       5.880                          

 Setup time                                             -0.068       5.812                          

 Data required time                                                  5.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.812                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.030                          
 clock uncertainty                                       0.000       4.030                          

 Hold time                                               0.001       4.031                          

 Data required time                                                  4.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.031                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.030                          
 clock uncertainty                                       0.000       4.030                          

 Hold time                                               0.001       4.031                          

 Data required time                                                  4.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.031                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.030                          
 clock uncertainty                                       0.000       4.030                          

 Hold time                                               0.001       4.031                          

 Data required time                                                  4.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.031                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/CLK (GTP_DFF_P)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/CLK (GTP_DFF_P)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/Q (GTP_DFF_P)
                                   net (fanout=3)        0.482       5.663         u_DDR3/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/I1 (GTP_LUT2)
                                   td                    0.192       5.855 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/Z (GTP_LUT2)
                                   net (fanout=1)        0.370       6.225         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)

 Data arrival time                                                   6.225         Logic Levels: 1  
                                                                                   Logic: 0.517ns(37.765%), Route: 0.852ns(62.235%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 ex_clk_50m                                              0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       4.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       6.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       6.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      10.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      10.539                          
 clock uncertainty                                      -0.150      10.389                          

 Setup time                                              0.031      10.420                          

 Data required time                                                 10.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.420                          
 Data arrival time                                                  -6.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.622         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)

 Data arrival time                                                   5.622         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 ex_clk_50m                                              0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       4.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       6.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       6.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      10.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      10.539                          
 clock uncertainty                                      -0.150      10.389                          

 Setup time                                             -0.568       9.821                          

 Data required time                                                  9.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.821                          
 Data arrival time                                                  -5.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/CLK (GTP_DFF_P)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/Q (GTP_DFF_P)
                                   net (fanout=2)        0.441       5.622         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)

 Data arrival time                                                   5.622         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 ex_clk_50m                                              0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       4.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       6.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       6.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      10.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      10.539                          
 clock uncertainty                                      -0.150      10.389                          

 Setup time                                             -0.564       9.825                          

 Data required time                                                  9.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.825                          
 Data arrival time                                                  -5.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.203                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.543         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       6.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       6.539                          
 clock uncertainty                                       0.150       6.689                          

 Hold time                                               0.683       7.372                          

 Data required time                                                  7.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.372                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.543         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       6.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       6.539                          
 clock uncertainty                                       0.150       6.689                          

 Hold time                                               0.681       7.370                          

 Data required time                                                  7.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.370                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.543         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       6.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       6.539                          
 clock uncertainty                                       0.150       6.689                          

 Hold time                                               0.674       7.363                          

 Data required time                                                  7.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.363                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/Q (GTP_DFF_C)
                                   net (fanout=14)       0.639       5.715         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [14]
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_11/I0 (GTP_LUT3)
                                   td                    0.231       5.946 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_11/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       6.316         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24014
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/I4 (GTP_LUT5)
                                   td                    0.174       6.490 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.860         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24017
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_15/I4 (GTP_LUT5)
                                   td                    0.174       7.034 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_15/Z (GTP_LUT5)
                                   net (fanout=29)       0.736       7.770         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20097
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/I2 (GTP_LUT3)
                                   td                    0.174       7.944 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/Z (GTP_LUT3)
                                   net (fanout=5)        0.534       8.478         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_6/I4 (GTP_LUT5)
                                   td                    0.174       8.652 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       9.022         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24055
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_9/I0 (GTP_LUT5)
                                   td                    0.228       9.250 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       9.620         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24058
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N602_1/I1 (GTP_LUT5M)
                                   td                    0.282       9.902 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N602_1/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       9.902         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/girle
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/D (GTP_DFF_C)

 Data arrival time                                                   9.902         Logic Levels: 7  
                                                                                   Logic: 1.762ns(34.207%), Route: 3.389ns(65.793%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Setup time                                             -0.032    1004.669                          

 Data required time                                               1004.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.669                          
 Data arrival time                                                  -9.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.767                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[47]/CE (GTP_DFF_CE)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/Q (GTP_DFF_C)
                                   net (fanout=14)       0.639       5.715         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [6]
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_11/I0 (GTP_LUT4)
                                   td                    0.261       5.976 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       6.346         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24474
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_14/I4 (GTP_LUT5)
                                   td                    0.174       6.520 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_14/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.890         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24477
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_15/I4 (GTP_LUT5)
                                   td                    0.174       7.064 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_15/Z (GTP_LUT5)
                                   net (fanout=12)       0.623       7.687         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N19561
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N703_4/I1 (GTP_LUT2)
                                   td                    0.174       7.861 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N703_4/Z (GTP_LUT2)
                                   net (fanout=5)        0.534       8.395         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N19562
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N449_4/I4 (GTP_LUT5)
                                   td                    0.164       8.559 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N449_4/Z (GTP_LUT5)
                                   net (fanout=8)        0.582       9.141         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N449
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[47]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.141         Logic Levels: 5  
                                                                                   Logic: 1.272ns(28.975%), Route: 3.118ns(71.025%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[47]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Setup time                                             -0.277    1004.424                          

 Data required time                                               1004.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.424                          
 Data arrival time                                                  -9.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.283                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[46]/CE (GTP_DFF_CE)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/Q (GTP_DFF_C)
                                   net (fanout=14)       0.639       5.715         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [6]
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_11/I0 (GTP_LUT4)
                                   td                    0.261       5.976 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       6.346         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24474
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_14/I4 (GTP_LUT5)
                                   td                    0.174       6.520 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_14/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.890         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24477
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_15/I4 (GTP_LUT5)
                                   td                    0.174       7.064 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_15/Z (GTP_LUT5)
                                   net (fanout=12)       0.623       7.687         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N19561
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N703_4/I1 (GTP_LUT2)
                                   td                    0.174       7.861 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N703_4/Z (GTP_LUT2)
                                   net (fanout=5)        0.534       8.395         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N19562
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N449_4/I4 (GTP_LUT5)
                                   td                    0.164       8.559 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N449_4/Z (GTP_LUT5)
                                   net (fanout=8)        0.582       9.141         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N449
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[46]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.141         Logic Levels: 5  
                                                                                   Logic: 1.272ns(28.975%), Route: 3.118ns(71.025%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[46]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Setup time                                             -0.277    1004.424                          

 Data required time                                               1004.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.424                          
 Data arrival time                                                  -9.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.283                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rpdv/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpdv_d/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rpdv/CLK (GTP_DFF_C)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rpdv/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rpdv_i
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpdv_d/D (GTP_DFF_C)

 Data arrival time                                                   5.438         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpdv_d/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Hold time                                               0.033       4.784                          

 Data required time                                                  4.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.784                          
 Data arrival time                                                  -5.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1[5]/CLK (GTP_DFF_C)
Endpoint    : u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr2[5]/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1[5]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.068 f       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.438         u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1 [5]
                                                                           f       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr2[5]/D (GTP_DFF_C)

 Data arrival time                                                   5.438         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr2[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Hold time                                               0.033       4.784                          

 Data required time                                                  4.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.784                          
 Data arrival time                                                  -5.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn1/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/D (GTP_DFF)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn1/CLK (GTP_DFF)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn1/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn1
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/D (GTP_DFF)

 Data arrival time                                                   5.438         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Hold time                                               0.033       4.784                          

 Data required time                                                  4.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.784                          
 Data arrival time                                                  -5.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.173         u_DDR3/global_reset_n
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.173 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       6.341         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/C (GTP_DFF_C)

 Data arrival time                                                   6.341         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Recovery time                                          -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                  -6.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.173         u_DDR3/global_reset_n
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.173 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       6.341         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/C (GTP_DFF_C)

 Data arrival time                                                   6.341         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Recovery time                                          -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                  -6.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/P (GTP_DFF_P)
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.173         u_DDR3/global_reset_n
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.173 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       6.341         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/P (GTP_DFF_P)

 Data arrival time                                                   6.341         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Recovery time                                          -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                  -6.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       5.181         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       5.181 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.632       5.813         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/C (GTP_DFF_C)

 Data arrival time                                                   5.813         Logic Levels: 1  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Removal time                                           -0.211       4.645                          

 Data required time                                                  4.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.645                          
 Data arrival time                                                  -5.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       5.181         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       5.181 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.632       5.813         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/C (GTP_DFF_C)

 Data arrival time                                                   5.813         Logic Levels: 1  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Removal time                                           -0.211       4.645                          

 Data required time                                                  4.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.645                          
 Data arrival time                                                  -5.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/C (GTP_DFF_CE)
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       5.181         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       5.181 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.632       5.813         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/C (GTP_DFF_CE)

 Data arrival time                                                   5.813         Logic Levels: 1  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Removal time                                           -0.211       4.645                          

 Data required time                                                  4.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.645                          
 Data arrival time                                                  -5.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[30]/C (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.184 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=35)       3.524       8.708         SYSRESETn        
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/I3 (GTP_LUT4)
                                   td                    0.164       8.872 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/Z (GTP_LUT4)
                                   net (fanout=180)      1.340      10.212         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[30]/C (GTP_DFF_C)

 Data arrival time                                                  10.212         Logic Levels: 1  
                                                                                   Logic: 0.489ns(9.135%), Route: 4.864ns(90.865%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252      14.859         HCLK             
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[30]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Recovery time                                          -0.277      14.432                          

 Data required time                                                 14.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.432                          
 Data arrival time                                                 -10.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[29]/C (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.184 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=35)       3.524       8.708         SYSRESETn        
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/I3 (GTP_LUT4)
                                   td                    0.164       8.872 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/Z (GTP_LUT4)
                                   net (fanout=180)      1.340      10.212         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[29]/C (GTP_DFF_C)

 Data arrival time                                                  10.212         Logic Levels: 1  
                                                                                   Logic: 0.489ns(9.135%), Route: 4.864ns(90.865%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252      14.859         HCLK             
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[29]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Recovery time                                          -0.277      14.432                          

 Data required time                                                 14.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.432                          
 Data arrival time                                                 -10.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/C (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.184 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=35)       3.524       8.708         SYSRESETn        
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/I3 (GTP_LUT4)
                                   td                    0.164       8.872 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/Z (GTP_LUT4)
                                   net (fanout=180)      1.340      10.212         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/C (GTP_DFF_C)

 Data arrival time                                                  10.212         Logic Levels: 1  
                                                                                   Logic: 0.489ns(9.135%), Route: 4.864ns(90.865%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252      14.859         HCLK             
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Recovery time                                          -0.277      14.432                          

 Data required time                                                 14.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.432                          
 Data arrival time                                                 -10.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[4]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.176 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.617         u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop [0]
                                                                                   u_rst_gen/N3/I2 (GTP_LUT4)
                                   td                    0.279       5.896 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.449         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[4]/C (GTP_DFF_CE)

 Data arrival time                                                   6.449         Logic Levels: 1  
                                                                                   Logic: 0.596ns(37.484%), Route: 0.994ns(62.516%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/cnt[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Removal time                                           -0.211       4.648                          

 Data required time                                                  4.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.648                          
 Data arrival time                                                  -6.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[1]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.176 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.617         u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop [0]
                                                                                   u_rst_gen/N3/I2 (GTP_LUT4)
                                   td                    0.279       5.896 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.449         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.449         Logic Levels: 1  
                                                                                   Logic: 0.596ns(37.484%), Route: 0.994ns(62.516%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Removal time                                           -0.211       4.648                          

 Data required time                                                  4.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.648                          
 Data arrival time                                                  -6.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[2]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.176 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.617         u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop [0]
                                                                                   u_rst_gen/N3/I2 (GTP_LUT4)
                                   td                    0.279       5.896 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.449         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   6.449         Logic Levels: 1  
                                                                                   Logic: 0.596ns(37.484%), Route: 0.994ns(62.516%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Removal time                                           -0.211       4.648                          

 Data required time                                                  4.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.648                          
 Data arrival time                                                  -6.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[0]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.763         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.245       6.008 r       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.561         u_rst_gen/N3     
                                                                           r       u_rst_gen/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.561         Logic Levels: 1  
                                                                                   Logic: 0.570ns(33.431%), Route: 1.135ns(66.569%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252      14.859         HCLK             
                                                                           r       u_rst_gen/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Recovery time                                          -0.277      14.432                          

 Data required time                                                 14.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.432                          
 Data arrival time                                                  -6.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[1]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.763         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.245       6.008 r       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.561         u_rst_gen/N3     
                                                                           r       u_rst_gen/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.561         Logic Levels: 1  
                                                                                   Logic: 0.570ns(33.431%), Route: 1.135ns(66.569%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252      14.859         HCLK             
                                                                           r       u_rst_gen/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Recovery time                                          -0.277      14.432                          

 Data required time                                                 14.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.432                          
 Data arrival time                                                  -6.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[2]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.763         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.245       6.008 r       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.561         u_rst_gen/N3     
                                                                           r       u_rst_gen/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   6.561         Logic Levels: 1  
                                                                                   Logic: 0.570ns(33.431%), Route: 1.135ns(66.569%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252      14.859         HCLK             
                                                                           r       u_rst_gen/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Recovery time                                          -0.277      14.432                          

 Data required time                                                 14.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.432                          
 Data arrival time                                                  -6.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[0]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.755         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.246       6.001 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.554         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.554         Logic Levels: 1  
                                                                                   Logic: 0.563ns(33.157%), Route: 1.135ns(66.843%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.150       5.009                          

 Removal time                                           -0.211       4.798                          

 Data required time                                                  4.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.798                          
 Data arrival time                                                  -6.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[1]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.755         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.246       6.001 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.554         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.554         Logic Levels: 1  
                                                                                   Logic: 0.563ns(33.157%), Route: 1.135ns(66.843%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.150       5.009                          

 Removal time                                           -0.211       4.798                          

 Data required time                                                  4.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.798                          
 Data arrival time                                                  -6.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[2]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.755         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.246       6.001 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.554         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   6.554         Logic Levels: 1  
                                                                                   Logic: 0.563ns(33.157%), Route: 1.135ns(66.843%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.150       5.009                          

 Removal time                                           -0.211       4.798                          

 Data required time                                                  4.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.798                          
 Data arrival time                                                  -6.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/vnt/P (GTP_DFF_P)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.446         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/I1 (GTP_LUT4)
                                   td                    0.383       5.829 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/Z (GTP_LUT4)
                                   net (fanout=219)      1.458       7.287         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/vnt/P (GTP_DFF_P)

 Data arrival time                                                   7.287         Logic Levels: 1  
                                                                                   Logic: 0.708ns(27.918%), Route: 1.828ns(72.082%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/vnt/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Recovery time                                          -0.277    1004.424                          

 Data required time                                               1004.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.424                          
 Data arrival time                                                  -7.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[30]/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.446         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/I1 (GTP_LUT4)
                                   td                    0.383       5.829 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/Z (GTP_LUT4)
                                   net (fanout=219)      1.458       7.287         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[30]/C (GTP_DFF_C)

 Data arrival time                                                   7.287         Logic Levels: 1  
                                                                                   Logic: 0.708ns(27.918%), Route: 1.828ns(72.082%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[30]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Recovery time                                          -0.277    1004.424                          

 Data required time                                               1004.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.424                          
 Data arrival time                                                  -7.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[29]/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.446         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/I1 (GTP_LUT4)
                                   td                    0.383       5.829 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/Z (GTP_LUT4)
                                   net (fanout=219)      1.458       7.287         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[29]/C (GTP_DFF_C)

 Data arrival time                                                   7.287         Logic Levels: 1  
                                                                                   Logic: 0.708ns(27.918%), Route: 1.828ns(72.082%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[29]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Recovery time                                          -0.277    1004.424                          

 Data required time                                               1004.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.424                          
 Data arrival time                                                  -7.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stdn/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/I1 (GTP_LUT4)
                                   td                    0.351       5.789 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/Z (GTP_LUT4)
                                   net (fanout=86)       0.964       6.753         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stdn/C (GTP_DFF_C)

 Data arrival time                                                   6.753         Logic Levels: 1  
                                                                                   Logic: 0.668ns(33.367%), Route: 1.334ns(66.633%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stdn/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Removal time                                           -0.211       4.540                          

 Data required time                                                  4.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.540                          
 Data arrival time                                                  -6.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/mcad/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/I1 (GTP_LUT4)
                                   td                    0.351       5.789 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/Z (GTP_LUT4)
                                   net (fanout=86)       0.964       6.753         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/mcad/C (GTP_DFF_C)

 Data arrival time                                                   6.753         Logic Levels: 1  
                                                                                   Logic: 0.668ns(33.367%), Route: 1.334ns(66.633%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/mcad/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Removal time                                           -0.211       4.540                          

 Data required time                                                  4.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.540                          
 Data arrival time                                                  -6.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/pause/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/I1 (GTP_LUT4)
                                   td                    0.351       5.789 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/Z (GTP_LUT4)
                                   net (fanout=86)       0.964       6.753         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/pause/C (GTP_DFF_C)

 Data arrival time                                                   6.753         Logic Levels: 1  
                                                                                   Logic: 0.668ns(33.367%), Route: 1.334ns(66.633%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/pause/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Removal time                                           -0.211       4.540                          

 Data required time                                                  4.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.540                          
 Data arrival time                                                  -6.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : spi1_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.184 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=35)       3.524       8.708         SYSRESETn        
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_1/I0 (GTP_LUT3)
                                   td                    0.174       8.882 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_1/Z (GTP_LUT3)
                                   net (fanout=1)        0.870       9.752         nt_spi1_cs       
                                                                                   spi1_cs_obuf/I (GTP_OUTBUF)
                                   td                    2.409      12.161 f       spi1_cs_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.161         spi1_cs          
 spi1_cs                                                                   f       spi1_cs (port)   

 Data arrival time                                                  12.161         Logic Levels: 2  
                                                                                   Logic: 2.908ns(39.825%), Route: 4.394ns(60.175%)
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.184 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=35)       3.524       8.708         SYSRESETn        
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/I0 (GTP_LUT3)
                                   td                    0.174       8.882 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/Z (GTP_LUT3)
                                   net (fanout=1)        0.870       9.752         nt_spi0_cs       
                                                                                   spi0_cs_obuf/I (GTP_OUTBUF)
                                   td                    2.409      12.161 f       spi0_cs_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.161         spi0_cs          
 spi0_cs                                                                   f       spi0_cs (port)   

 Data arrival time                                                  12.161         Logic Levels: 2  
                                                                                   Logic: 2.908ns(39.825%), Route: 4.394ns(60.175%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/CLK (GTP_DFF_PE)
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/CLK (GTP_DFF_PE)

                                   tco                   0.325       5.184 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/Q (GTP_DFF_PE)
                                   net (fanout=10)       0.605       5.789         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N267/I0 (GTP_LUT2)
                                   td                    0.206       5.995 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N267/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       6.436         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [3]
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_1/I1 (GTP_LUT5CARRY)
                                   td                    0.278       6.714 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.714         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.031       6.745 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=12)       1.123       7.868         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46
                                                                                   spi0_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.277 f       spi0_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.277         spi0_clk         
 spi0_clk                                                                  f       spi0_clk (port)  

 Data arrival time                                                  10.277         Logic Levels: 4  
                                                                                   Logic: 3.249ns(59.967%), Route: 2.169ns(40.033%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_in0 (port)
Endpoint    : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 gpio_in0                                                0.000       0.000 r       gpio_in0 (port)  
                                   net (fanout=1)        0.000       0.000         gpio_in0         
                                                                                   gpio_in0_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       gpio_in0_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_gpio_in0      
                                                                           r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : i2c0_sck (port)
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 i2c0_sck                                                0.000       0.000 r       i2c0_sck (port)  
                                   net (fanout=1)        0.000       0.000         nt_i2c0_sck      
                                                                                   i2c0_sck_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       i2c0_sck_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.870       2.081         _N0              
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : i2c0_sda (port)
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 i2c0_sda                                                0.000       0.000 r       i2c0_sda (port)  
                                   net (fanout=1)        0.000       0.000         nt_i2c0_sda      
                                                                                   i2c0_sda_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       i2c0_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.870       2.081         _N1              
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 107.000 sec
Action synthesize: CPU time elapsed is 100.172 sec
Current time: Mon Mar 29 08:37:52 2021
Action synthesize: Peak memory pool usage is 530,079,744 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Mar 29 08:37:56 2021
Compiling architecture definition.
Analyzing project file 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ARM_M1_SoC_Top.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: dp_step_length: 4 != def: 1
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'm1_soc_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net u_DDR3/pll_aclk_1 in design, driver pin CLKOUT3(instance u_DDR3/u_pll_50_400/u_pll_e1) -> load pin ACLK_1(instance u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net u_DDR3/pll_pclk in design, driver pin CLKOUT1(instance u_DDR3/u_pll_50_400/u_pll_e1) -> load pin CLK(instance u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done).
I: The instance clkbufg_2(GTP_CLKBUFG) has been inserted on the net HCLK in design, driver pin CLKOUT2(instance u_DDR3/u_pll_50_400/u_pll_e1) -> load pin CLK(instance cnt[0]).
Converting tech operator to gate operator.
Processing gate operator.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N130_45[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N130_45[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N130_45[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N130_45[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[11]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[11]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[12]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[12]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[13]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[13]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[14]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[14]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[15]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[15]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_33[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_33[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_33[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_33[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_33[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_33[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_33[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_33[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_33[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_33[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_33[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_33[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_33[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_33[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_33[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_33[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_mux_a_7_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_mux_a_7_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_mux_a_14_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_mux_a_14_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_mux_a_7_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_mux_a_7_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_mux_a_14_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_mux_a_14_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[11]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[11]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[12]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[12]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[13]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[13]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[14]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[14]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[15]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[15]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[16]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[16]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[17]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[17]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[18]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[18]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[19]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[19]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[20]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[20]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[21]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[21]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[22]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[22]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[23]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[23]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[24]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[24]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[25]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[25]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[26]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[26]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[27]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[27]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[28]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[28]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[29]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[29]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[30]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[30]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[31]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[31]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/N49_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/N49_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N36_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N36_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[0]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[0]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[1]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[1]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[2]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[2]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[3]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[3]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[4]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[4]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[6]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[6]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[8]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[8]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[9]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[9]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[10]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[10]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[11]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[11]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[12]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[12]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[13]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[13]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[14]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[14]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[15]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[15]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N233_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N233_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N250[22]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N250[22]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N250[23]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N250[23]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N753_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N753_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N1008[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N1008[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N1008[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N1008[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/N308_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/N308_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[11]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[11]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[12]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[12]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[13]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[13]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[14]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[14]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[15]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[15]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_8[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_8[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_8[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_8[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1819_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1819_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1843_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1843_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1845_1[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1845_1[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[24]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[24]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[28]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[28]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[29]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[29]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_mux_a_15_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_mux_a_15_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_mux_a_15_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_mux_a_15_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[1]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[1]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[2]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[2]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[3]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[3]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[4]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[4]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[5]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[5]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[6]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[6]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[7]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[7]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_03_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_06_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_07_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_10_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_11_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_27_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_28_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_29_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_32_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_33_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_34_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_35_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_36_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/axi_cs[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/axi_cs[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/axi_cs[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/arvalid_d/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[8]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[9]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[10]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[11]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[12]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awvalid_d/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/dram_wr_req_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/invalid0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/rd_req_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[32]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[33]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[34]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[35]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[36]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[37]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[38]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[39]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[40]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[41]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[42]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[43]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[44]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[45]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[46]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[47]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[48]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[49]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[50]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[51]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[52]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[53]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[54]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[55]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[56]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[57]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[58]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[59]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[60]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[61]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[62]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[63]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[64]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[65]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[66]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[67]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[68]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[69]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[70]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[71]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[72]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[73]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[74]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[75]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[76]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[77]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[78]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[79]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[80]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[81]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[82]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[83]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[84]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[85]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[86]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[87]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[88]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[89]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[90]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[91]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[92]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[93]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[94]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[95]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[96]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[97]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[98]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[99]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[100]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[101]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[102]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[103]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[104]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[105]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[106]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[107]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[108]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[109]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[110]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[111]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[112]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[113]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[114]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[115]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[116]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[117]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[118]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[119]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[120]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[121]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[122]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[123]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[124]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[125]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[126]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[127]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wlast_d/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wr_req_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[0]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[1]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HREADYOUT_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/arvalid_dmac/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awvalid_dmac/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/axi_tx_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/axi_tx_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/axi_tx_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/axi_tx_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/axi_tx_cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cache_consistence/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_init_done/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_axi_r_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_rxinter_en/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_rxinter_status[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_rxinter_status[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/ethernet_rx_idle/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/ethernet_tx_idle/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/wlast_dmac/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/wr_req_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/wvalid_dmac/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/arvalid_i/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awvalid_i/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate_1/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/ins_wr_req_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/invalid0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/rd_req_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wait_wr_done/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[32]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[33]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[34]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[35]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[36]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[37]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[38]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[39]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[40]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[41]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[42]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[43]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[44]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[45]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[46]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[47]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[48]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[49]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[50]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[51]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[52]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[53]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[54]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[55]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[56]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[57]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[58]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[59]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[60]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[61]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[62]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[63]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[64]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[65]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[66]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[67]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[68]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[69]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[70]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[71]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[72]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[73]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[74]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[75]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[76]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[77]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[78]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[79]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[80]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[81]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[82]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[83]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[84]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[85]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[86]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[87]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[88]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[89]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[90]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[91]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[92]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[93]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[94]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[95]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[96]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[97]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[98]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[99]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[100]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[101]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[102]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[103]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[104]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[105]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[106]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[107]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[108]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[109]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[110]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[111]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[112]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[113]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[114]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[115]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[116]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[117]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[118]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[119]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[120]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[121]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[122]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[123]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[124]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[125]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[126]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[127]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wlast_i/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_req_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/w_data_en_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_def_slave/HREADYOUT/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_def_slave/HRESP/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_apb_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_dcache_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_def_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_ethernet_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_gpio_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_icache_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_ram_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_smem_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_init_start/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_preset/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_addrreg[0]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_addrreg[1]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_addrreg[2]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_addrreg[3]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[0]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[1]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[2]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[3]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/cpu_wr_wait_flag/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/data_req_dly/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_done/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_wr_req/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_done/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_en/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_3/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wr_req/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/almost_full_rx_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[8]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/syn_rempty/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/syn_wfull/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[10]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[11]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[12]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/axi_wdata_valid/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[8]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[9]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[10]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[11]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[12]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[13]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[14]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[15]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rreq/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wreq/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/descriptor_tx0[32]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/descriptor_tx1[32]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernet_tstart/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernet_tstart_en0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[8]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[9]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[10]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[11]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[12]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[13]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[14]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[15]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rd_en_rx/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rd_en_tx/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_current_addr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[0]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[1]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[2]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[3]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[4]/opit_0_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_current_addr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_current_addr[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_current_addr[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_current_addr[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_inter_axi/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_inter_core/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_3/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_current_des/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_num/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/wr_en_rx_lose/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOSEL/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOTRANS/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_req/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_val0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/ins_req_dly/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/invalid_done0/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[0]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[1]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[2]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[3]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[4]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[5]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[6]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[7]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/al/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/interrupt_o/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/irq_flag/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/tip/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/TXD_en0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/byte_ricv_start/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/byte_send_start/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/clk_hold_high_r/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_mosi/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_timer_int/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_timer_int/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/baud_updated/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_ext_ex2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_ex2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt4_ex2/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_f[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_f[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_f[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_f[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_tick/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rx_buf[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rx_overrun/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rxintr/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_tx_overrun/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txintr/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_buf_full/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_state[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_state[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_state[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_state[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_tick_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_tick_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_tick_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_tick_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rxd_sync_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rxd_sync_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_buf_full/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_tick_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_tick_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_tick_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_tick_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/baud_updated/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[8]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[9]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[10]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[11]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[12]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[13]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[14]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_tick/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_rx_buf[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_rx_overrun/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_rxintr/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_tx_overrun/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_txintr/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_buf_full/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_state[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_state[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_state[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_state[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_tick_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_tick_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_tick_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_tick_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rxd_sync_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rxd_sync_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_buf_full/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_tick_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_tick_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_tick_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_tick_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itcr/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_lock/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[8]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[9]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[10]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[11]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[12]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[13]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[14]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[15]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_3/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_4/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[8]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[9]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[10]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[11]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[12]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/syn_rempty/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/syn_wfull/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x_1/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x_2/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_1/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_data_state[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/asel_dside/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/asel_ppb_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_ack/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_commit_reg/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[8]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[9]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[10]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[11]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[12]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[13]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[14]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[15]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[16]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[17]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[18]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[19]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[20]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[21]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[22]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[23]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[24]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[25]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[26]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[27]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[28]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[29]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[30]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[31]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/core_req_state_0x[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/core_req_state_1x[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/dsel_dside/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/dsel_ppb/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/dsel_write/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/haddr_en_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/hsize_1_0[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/hsize_1_0[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/hstart_0x/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/hstart_10/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/hstart_11/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/i_biu_drack/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/i_biu_irack/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/i_biu_rfault/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/i_biu_wfault/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[8]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[9]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[10]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[11]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[12]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[13]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[14]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[15]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[16]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[17]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[18]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[19]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[20]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[21]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[22]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[23]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[31]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/ack_out/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_3/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_4/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_5/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/cmd_ack/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/core_cmd[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/core_cmd[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/core_cmd[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/core_txd/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/dcnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/dcnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/dcnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/ld/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/shift/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/count_stop_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[15]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[16]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/int_clr_reg_w/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/i_wdog_res/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/int_clr_tog_p/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/load_en_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_p/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_carry[0]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_carry[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_control[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_control[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_ris/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/any_dsb_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[17]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[18]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[19]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[20]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[21]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[22]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[23]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[24]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[25]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[26]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[27]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[28]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[29]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[30]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[31]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/au_a_use_pc_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/au_b_use_pc_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/bcc_first_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/br_first_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/br_lr_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/branch_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/branching_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/count[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/count[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/cps_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_wr_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/excpt_ret_de/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/first32_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/first_ex_phase/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/first_pop_pc_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/force_c_in_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_fault0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[0]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[1]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[2]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[3]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[4]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[5]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[6]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[7]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[8]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[9]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[10]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[11]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[12]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[13]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[14]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[15]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/i_nxt_mul_last_phase_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ifetch/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[22]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[23]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[0]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[1]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[2]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[3]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[4]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[6]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[8]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[9]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[10]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[11]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[12]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[13]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[14]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[15]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/invert_b_ex/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/invert_b_ex2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/last_uncond_phase_ex/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ld_slow_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ldm_base/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ldm_base_load/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ldm_base_loaded/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ldm_d_done_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ldm_pop_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/load_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ls_byte_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ls_half_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/lsm_last_d_phase_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/msr_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/mul_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pc_de[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pc_mask1_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pf_fault_de/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pop_pc_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pre_pc_mux_ctl_ex[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pre_pc_mux_ctl_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pre_update_c_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pre_update_n_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pre_update_v_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/push_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex[0]/opit_0_inv_A2Q1' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex[1]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex[2]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex[3]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rd_mux_a_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/read_addr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/read_addr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/reg_sel[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/reg_sel[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/reg_sel[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/reg_sel[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf0_mux_ctl_ex[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf0_mux_ctl_ex[1]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex[2]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2[3]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/sbit_ctl_ex[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/sbit_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/se_byte_wb/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/se_half_wb/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/second32_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/second_ex_phase/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/shift_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/shift_op[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/shift_op[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/stm_push_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/store_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/tbit_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/two_phase_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/use_c_flag_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/use_control_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/use_flags_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/use_imm_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/use_primask_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/use_r_list_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/w_phase_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_decoded[0]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_decoded[1]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_decoded[2]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_decoded[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/write_addr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/write_addr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/write_sp/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ze_byte_wb/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ze_half_wb/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/zero_a_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/c_flag_mux/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/c_flag_wf/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[16]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[17]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[18]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[19]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[20]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[21]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[22]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[23]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[24]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[25]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[26]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[27]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[28]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[29]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[30]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[31]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[8]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[9]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[10]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[11]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[12]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[13]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[14]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[15]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[16]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[17]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[18]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[19]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[20]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[21]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[22]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[23]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[24]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[25]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[26]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[27]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[28]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[29]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[30]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[31]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[0]/opit_0_inv_A2Q1' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[1]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[2]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[3]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[4]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[5]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[6]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[7]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[8]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[9]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[10]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[11]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[12]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[13]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[14]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[15]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[16]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[17]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[18]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[19]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[20]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[21]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[22]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[23]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[24]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[25]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[26]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[27]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[28]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[29]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[30]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[31]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/n_flag/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/sel_wf_c/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/sel_wf_v/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/sel_wf_z/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/v_flag_au/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/v_flag_wf/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/z_flag_mux/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/z_flag_wf/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/fetch_internal/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/int_rack/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[8]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[9]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[10]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[11]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[12]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[13]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[14]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[15]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[19]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[20]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[21]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[22]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[23]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[30]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/SYSRESETREQ/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/en_itcm_core[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/en_itcm[0]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/en_itcm[1]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/en_itcm_core[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_ahb_rd_en/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_ahb_wr_en/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_prev[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_prev[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/nmi_prev/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/i_svc_lvl[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/i_svc_lvl[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_cnt_flag/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_en/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_int_en/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_main/lockup_pend/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_main/r_hdf_actv/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_main/r_int_actv/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_main/r_nmi_actv/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_lvl1[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_lvl1[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_pend2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_tree[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_tree[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_tree/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/al/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/busy/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_3/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_4/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_5/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_6/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_7/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_8/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_9/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_10/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_11/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_12/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_13/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_14/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_15/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_16/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_17/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/clk_en/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cmd_ack/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cmd_stop/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/dout/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sSCL/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sSDA/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/scl_oen/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sda_chk/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sda_oen/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sta_condition/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sto_condition/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_1to0[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_1to0[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2[2]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2[3]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2[4]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2[5]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2[6]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2[7]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_tbit_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_isb_de/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_sp_doreg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_de/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_4/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_5/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_7/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_10/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_16/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_de/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_zero_a_de/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/force_hf/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/force_ipsr/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/fptr_align/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_active_sp/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_mcode_dec[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_nvic_excpt_svc_valid/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/instr_faulted/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/int_fault_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/inter_tbit_reg/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/mask_sp_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_fe/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/mode/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/nvic_excpt_taken/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/primask/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/reset_code/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_tbit/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/drack/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/dwack/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/irack/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/w_u_fault/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_addrreg[0]/opit_0_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_addrreg[1]/opit_0_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_addrreg[2]/opit_0_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_addrreg[3]/opit_0_L5Q' is overwritten by new value.
Device mapping done.
Total device mapping takes 3.812500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 3        | 30            | 10                  
| IOCKDLY               | 1        | 24            | 5                   
| FF                    | 4591     | 26304         | 18                  
| LUT                   | 7566     | 17536         | 44                  
| Distributed RAM       | 96       | 4440          | 3                   
| DLL                   | 2        | 6             | 34                  
| DQSL                  | 5        | 18            | 28                  
| DRM                   | 21       | 48            | 44                  
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 87       | 240           | 37                  
| IOCKDIV               | 1        | 12            | 9                   
| IOCKGATE              | 2        | 12            | 17                  
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 4        | 20            | 20                  
| HMEMC                 | 1        | 2             | 50                  
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'm1_soc_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf has been covered.
Action dev_map: Real time elapsed is 45.000 sec
Action dev_map: CPU time elapsed is 39.922 sec
Current time: Mon Mar 29 08:38:40 2021
Action dev_map: Peak memory pool usage is 322,850,816 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Mar 29 08:38:41 2021
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: dp_step_length: 4 != def: 1
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf
Executing : def_port i2c0_sck -LOC A15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port i2c0_sck lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port i2c0_sck lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port i2c0_sck -LOC A15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port i2c0_sda -LOC B15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port i2c0_sda lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port i2c0_sda lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port i2c0_sda -LOC B15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {LED[0]} -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[0] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[0] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {LED[0]} -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {LED[1]} -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[1] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[1] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {LED[1]} -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {LED[2]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[2] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[2] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {LED[2]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {LED[3]} -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -OPEN_DRAIN OFF
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[3] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[3] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {LED[3]} -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -OPEN_DRAIN OFF successfully.
Executing : def_port TX -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port TX lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port TX lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port TX -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port l0_sgmii_clk_shft -LOC H17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port l0_sgmii_clk_shft -LOC H17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_casn_ch0 -LOC T1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_casn_ch0 -LOC T1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_cke_ch0 -LOC L4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_cke_ch0 -LOC L4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_csn_ch0 -LOC R1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_csn_ch0 -LOC R1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_ddr_clk_w -LOC U3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_ddr_clk_w -LOC U3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_ddr_clkn_w -LOC V3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_ddr_clkn_w -LOC V3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_loop_out -LOC P8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_loop_out -LOC P8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_loop_out_h -LOC U4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_loop_out_h -LOC U4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_odt_ch0 -LOC V2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_odt_ch0 -LOC V2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_rasn_ch0 -LOC R2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_rasn_ch0 -LOC R2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_rstn_ch0 -LOC M2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_rstn_ch0 -LOC M2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_wen_ch0 -LOC V1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_wen_ch0 -LOC V1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port phy_rst_n -LOC J17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_rst_n -LOC J17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port phy_tx_en -LOC G18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_tx_en -LOC G18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port phy_txd0 -LOC G17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_txd0 -LOC G17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port phy_txd1 -LOC F18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_txd1 -LOC F18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port phy_txd2 -LOC F17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_txd2 -LOC F17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port phy_txd3 -LOC G16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_txd3 -LOC G16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port spi0_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 4
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port spi0_clk lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi0_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 4 successfully.
Executing : def_port spi0_cs -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port spi0_cs lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi0_cs -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port spi0_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port spi0_mosi lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi0_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port spi1_clk -LOC V13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 4
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port spi1_clk lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi1_clk -LOC V13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 4 successfully.
Executing : def_port spi1_cs -LOC V14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port spi1_cs lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi1_cs -LOC V14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port spi1_mosi -LOC U14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port spi1_mosi lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi1_mosi -LOC U14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port RX -LOC A12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf(line number: 75)] | Port RX has been placed at location A12, whose type is share pin.
Executing : def_port RX -LOC A12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port ex_clk_50m -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port ex_clk_50m -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port gpio_in0 -LOC P17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
Executing : def_port gpio_in0 -LOC P17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port gpio_in1 -LOC L12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
Executing : def_port gpio_in1 -LOC L12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port pad_loop_in -LOC P7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON
Executing : def_port pad_loop_in -LOC P7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON successfully.
Executing : def_port pad_loop_in_h -LOC V4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON
Executing : def_port pad_loop_in_h -LOC V4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON successfully.
Executing : def_port phy_rx_dv -LOC L16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port phy_rx_dv -LOC L16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port phy_rxd0 -LOC M16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port phy_rxd0 -LOC M16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port phy_rxd1 -LOC M18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port phy_rxd1 -LOC M18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port phy_rxd2 -LOC K18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port phy_rxd2 -LOC K18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port phy_rxd3 -LOC K17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port phy_rxd3 -LOC K17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port rst_key -LOC V12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port rst_key -LOC V12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port rx_clki -LOC H18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port rx_clki -LOC H18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port spi0_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf(line number: 88)] | Port spi0_miso has been placed at location A4, whose type is share pin.
Executing : def_port spi0_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port spi1_miso -LOC U13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
Executing : def_port spi1_miso -LOC U13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_inst_site u_DDR3/u_pll_50_400/u_pll_e1/goppll PLL_82_71
Executing : def_inst_site u_DDR3/u_pll_50_400/u_pll_e1/goppll PLL_82_71 successfully.
Executing : apply_constraint -f C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 516350


Placement started.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC to HMEMC_16_1.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0 to DQSL_6_96.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0 to DQSL_6_24.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll to DLL_7_59.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0 to DQSL_6_52.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0 to DQSL_6_148.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0 to DQSL_6_176.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv to IOCKDIV_6_64.
Mapping instance u_GTP_IOCLKDELAY/opit_0 to IOCKDLY_150_185.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate to IOCKGATE_6_56.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf02_dut/gopclkgate to IOCKGATE_6_181.
Mapping instance clkbufg_2/gopclkbufg to USCM_74_104.
Mapping instance u_GTP_CLKBUFG/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_106.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_107.
Pre global placement takes 18.08 sec.
Run super clustering :
	Initial slack -5592.
	9 iterations finished.
	Final slack -1021.
Super clustering done.
Design Utilization : 44%.
Global placement takes 15.64 sec.
Wirelength after global placement is 96636.
Placed fixed group with base inst LED_obuf[0]/opit_1 on IOL_151_114.
Placed fixed group with base inst LED_obuf[1]/opit_1 on IOL_151_113.
Placed fixed group with base inst LED_obuf[2]/opit_1 on IOL_151_102.
Placed fixed group with base inst LED_obuf[3]/opit_1 on IOL_151_101.
Placed fixed group with base inst RX_ibuf/opit_1 on IOL_151_333.
Placed fixed group with base inst TX_obuf/opit_1 on IOL_151_361.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_107.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_106.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_74_104.
Placed fixed group with base inst ex_clk_50m_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst gpio_in0_ibuf/opit_1 on IOL_151_46.
Placed fixed group with base inst gpio_in1_ibuf/opit_1 on IOL_151_161.
Placed fixed group with base inst i2c0_sck_tri/opit_1 on IOL_151_325.
Placed fixed group with base inst i2c0_sda_tri/opit_1 on IOL_151_326.
Placed fixed group with base inst phy_rst_n_obuf/opit_1 on IOL_151_173.
Placed fixed group with base inst rst_key_ibuf/opit_1 on IOL_151_105.
Placed fixed group with base inst rx_clki_ibuf/opit_1 on IOL_151_198.
Placed fixed group with base inst spi0_clk_obuf/opit_1 on IOL_7_353.
Placed fixed group with base inst spi0_cs_obuf/opit_1 on IOL_7_350.
Placed fixed group with base inst spi0_miso_ibuf/opit_1 on IOL_7_289.
Placed fixed group with base inst spi0_mosi_obuf/opit_1 on IOL_7_290.
Placed fixed group with base inst spi1_clk_obuf/opit_1 on IOL_151_109.
Placed fixed group with base inst spi1_cs_obuf/opit_1 on IOL_151_37.
Placed fixed group with base inst spi1_miso_ibuf/opit_1 on IOL_151_110.
Placed fixed group with base inst spi1_mosi_obuf/opit_1 on IOL_151_38.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll on DLL_7_59.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0 on DQSL_6_24.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0 on DQSL_6_52.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0 on DQSL_6_96.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0 on DQSL_6_148.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0 on DQSL_6_176.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O on IOL_7_22.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O on IOL_7_102.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_00_dut/opit_0_iol on IOL_7_5.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_01_dut/opit_1 on IOL_7_6.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL on IOL_7_9.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL on IOL_7_46.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL on IOL_7_49.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL on IOL_7_50.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL on IOL_7_73.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL on IOL_7_74.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL on IOL_7_77.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL on IOL_7_78.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL on IOL_7_81.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL on IOL_7_82.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_38_dut/opit_0_iol on IOL_7_117.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_39_dut/opit_1 on IOL_7_118.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL on IOL_7_129.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL on IOL_7_130.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL on IOL_7_133.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL on IOL_7_134.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL on IOL_7_137.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL on IOL_7_138.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL on IOL_7_141.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL on IOL_7_142.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL on IOL_7_146.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_50_dut/opit_1 on IOL_7_157.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL on IOL_7_158.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL on IOL_7_161.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL on IOL_7_166.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL on IOL_7_169.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL on IOL_7_170.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL on IOL_7_173.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL on IOL_7_174.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate on IOCKGATE_6_56.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf02_dut/gopclkgate on IOCKGATE_6_181.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv on IOCKDIV_6_64.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO on IOL_7_10.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO on IOL_7_13.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO on IOL_7_14.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO on IOL_7_17.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO on IOL_7_18.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO on IOL_7_33.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO on IOL_7_34.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO on IOL_7_37.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO on IOL_7_86.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO on IOL_7_89.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO on IOL_7_90.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO on IOL_7_105.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO on IOL_7_106.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO on IOL_7_109.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO on IOL_7_110.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO on IOL_7_113.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC on HMEMC_16_1.
Placed fixed instance u_DDR3/u_pll_50_400/u_pll_e1/goppll on PLL_82_71.
Placed fixed instance u_GTP_CLKBUFG/gopclkbufg on USCM_74_105.
Placed fixed instance u_GTP_IOCLKDELAY/opit_0 on IOCKDLY_150_185.
Placed fixed group with base inst u_GTP_OUTBUFT/opit_1_IOL on IOL_151_197.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft1/opit_1_IOL on IOL_151_214.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft2/opit_1_IOL on IOL_151_229.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft3/opit_1_IOL on IOL_151_237.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft4/opit_1_IOL on IOL_151_238.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft5/opit_1_IOL on IOL_151_213.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr1/gateigddr_IOL on IOL_151_157.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr2/gateigddr_IOL on IOL_151_142.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr3/gateigddr_IOL on IOL_151_170.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr4/gateigddr_IOL on IOL_151_169.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr5/gateigddr_IOL on IOL_151_158.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_2_20.
Placed fixed instance BKCL_auto_3 on BKCL_154_268.
Placed fixed instance BKCL_auto_4 on BKCL_154_144.
Placed fixed instance BKCL_auto_5 on BKCL_154_20.
Placed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0(gopDQS_DDC) on DQSL_6_24.
Placed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0(gopDQS_DDC) on DQSL_6_52.
Placed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0(gopDQS_DDC) on DQSL_6_96.
Placed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0(gopDQS_DDC) on DQSL_6_148.
Placed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0(gopDQS_DDC) on DQSL_6_176.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
Wirelength after Macro cell placement is 101985.
Macro cell placement takes 0.23 sec.
Run super clustering :
	Initial slack -5592.
	9 iterations finished.
	Final slack -1021.
Super clustering done.
Design Utilization : 44%.
Wirelength after post global placement is 101392.
Post global placement takes 17.38 sec.
Wirelength after legalization is 105796.
Legalization takes 2.61 sec.
Worst slack before Replication Place is -600.
Wirelength after replication placement is 105796.
Legalized cost -600.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 112256.
Timing-driven detailed placement takes 96.22 sec.
Placement done.
Total placement takes 151.42 sec.
Finished placement. (CPU time elapsed 0h:02m:38s)

Routing started.
Building routing graph takes 1.48 sec.
Worst slack is 1018.
Processing design graph takes 1.44 sec.
Total memory for routing:
	53.559441 M.
Total nets for routing : 12293.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 101 nets, it takes 0.08 sec.
Unrouted nets 212 at the end of iteration 0.
Unrouted nets 168 at the end of iteration 1.
Unrouted nets 137 at the end of iteration 2.
Unrouted nets 96 at the end of iteration 3.
Unrouted nets 73 at the end of iteration 4.
Unrouted nets 58 at the end of iteration 5.
Unrouted nets 47 at the end of iteration 6.
Unrouted nets 32 at the end of iteration 7.
Unrouted nets 24 at the end of iteration 8.
Unrouted nets 19 at the end of iteration 9.
Unrouted nets 11 at the end of iteration 10.
Unrouted nets 9 at the end of iteration 11.
Unrouted nets 6 at the end of iteration 12.
Unrouted nets 4 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 0 at the end of iteration 26.
Global Routing step 2 processed 539 nets, it takes 1.81 sec.
Unrouted nets 261 at the end of iteration 0.
Unrouted nets 170 at the end of iteration 1.
Unrouted nets 127 at the end of iteration 2.
Unrouted nets 79 at the end of iteration 3.
Unrouted nets 91 at the end of iteration 4.
Unrouted nets 55 at the end of iteration 5.
Unrouted nets 45 at the end of iteration 6.
Unrouted nets 23 at the end of iteration 7.
Unrouted nets 14 at the end of iteration 8.
Unrouted nets 6 at the end of iteration 9.
Unrouted nets 11 at the end of iteration 10.
Unrouted nets 4 at the end of iteration 11.
Unrouted nets 5 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 0 at the end of iteration 15.
Global Routing step 3 processed 783 nets, it takes 5.67 sec.
Global routing takes 7.58 sec.
Total 14803 subnets.
    forward max bucket size 1663 , backward 594.
        Unrouted nets 10544 at the end of iteration 0.
    route iteration 0, CPU time elapsed 5.593750 sec.
    forward max bucket size 1816 , backward 674.
        Unrouted nets 9444 at the end of iteration 1.
    route iteration 1, CPU time elapsed 5.187500 sec.
    forward max bucket size 1777 , backward 667.
        Unrouted nets 8284 at the end of iteration 2.
    route iteration 2, CPU time elapsed 5.609375 sec.
    forward max bucket size 2091 , backward 1015.
        Unrouted nets 7291 at the end of iteration 3.
    route iteration 3, CPU time elapsed 5.718750 sec.
    forward max bucket size 2038 , backward 736.
        Unrouted nets 6535 at the end of iteration 4.
    route iteration 4, CPU time elapsed 4.812500 sec.
    forward max bucket size 3744 , backward 915.
        Unrouted nets 5930 at the end of iteration 5.
    route iteration 5, CPU time elapsed 5.000000 sec.
    forward max bucket size 2939 , backward 659.
        Unrouted nets 5234 at the end of iteration 6.
    route iteration 6, CPU time elapsed 3.781250 sec.
    forward max bucket size 2810 , backward 671.
        Unrouted nets 4569 at the end of iteration 7.
    route iteration 7, CPU time elapsed 3.671875 sec.
    forward max bucket size 2857 , backward 598.
        Unrouted nets 3943 at the end of iteration 8.
    route iteration 8, CPU time elapsed 3.500000 sec.
    forward max bucket size 3627 , backward 561.
        Unrouted nets 3408 at the end of iteration 9.
    route iteration 9, CPU time elapsed 3.031250 sec.
    forward max bucket size 3691 , backward 1088.
        Unrouted nets 3024 at the end of iteration 10.
    route iteration 10, CPU time elapsed 2.859375 sec.
    forward max bucket size 3395 , backward 758.
        Unrouted nets 2697 at the end of iteration 11.
    route iteration 11, CPU time elapsed 2.781250 sec.
    forward max bucket size 2841 , backward 680.
        Unrouted nets 2374 at the end of iteration 12.
    route iteration 12, CPU time elapsed 2.468750 sec.
    forward max bucket size 3228 , backward 601.
        Unrouted nets 2057 at the end of iteration 13.
    route iteration 13, CPU time elapsed 2.453125 sec.
    forward max bucket size 2886 , backward 665.
        Unrouted nets 1839 at the end of iteration 14.
    route iteration 14, CPU time elapsed 2.187500 sec.
    forward max bucket size 3093 , backward 621.
        Unrouted nets 1653 at the end of iteration 15.
    route iteration 15, CPU time elapsed 1.859375 sec.
    forward max bucket size 3342 , backward 570.
        Unrouted nets 1509 at the end of iteration 16.
    route iteration 16, CPU time elapsed 1.828125 sec.
    forward max bucket size 3005 , backward 567.
        Unrouted nets 1440 at the end of iteration 17.
    route iteration 17, CPU time elapsed 1.671875 sec.
    forward max bucket size 3845 , backward 619.
        Unrouted nets 1337 at the end of iteration 18.
    route iteration 18, CPU time elapsed 1.578125 sec.
    forward max bucket size 2587 , backward 724.
        Unrouted nets 1202 at the end of iteration 19.
    route iteration 19, CPU time elapsed 1.421875 sec.
    forward max bucket size 2979 , backward 802.
        Unrouted nets 1115 at the end of iteration 20.
    route iteration 20, CPU time elapsed 1.328125 sec.
    forward max bucket size 2234 , backward 510.
        Unrouted nets 991 at the end of iteration 21.
    route iteration 21, CPU time elapsed 1.171875 sec.
    forward max bucket size 3244 , backward 877.
        Unrouted nets 943 at the end of iteration 22.
    route iteration 22, CPU time elapsed 1.203125 sec.
    forward max bucket size 3701 , backward 746.
        Unrouted nets 864 at the end of iteration 23.
    route iteration 23, CPU time elapsed 1.109375 sec.
    forward max bucket size 2662 , backward 496.
        Unrouted nets 777 at the end of iteration 24.
    route iteration 24, CPU time elapsed 1.078125 sec.
    forward max bucket size 2158 , backward 409.
        Unrouted nets 775 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.921875 sec.
    forward max bucket size 2142 , backward 523.
        Unrouted nets 720 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.937500 sec.
    forward max bucket size 1890 , backward 572.
        Unrouted nets 609 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.796875 sec.
    forward max bucket size 3188 , backward 717.
        Unrouted nets 544 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.781250 sec.
    forward max bucket size 5223 , backward 447.
        Unrouted nets 475 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.656250 sec.
    forward max bucket size 2402 , backward 384.
        Unrouted nets 433 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.734375 sec.
    forward max bucket size 1878 , backward 367.
        Unrouted nets 442 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.640625 sec.
    forward max bucket size 2228 , backward 233.
        Unrouted nets 381 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.562500 sec.
    forward max bucket size 1712 , backward 393.
        Unrouted nets 345 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.531250 sec.
    forward max bucket size 2345 , backward 567.
        Unrouted nets 322 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.562500 sec.
    forward max bucket size 2631 , backward 565.
        Unrouted nets 302 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.531250 sec.
    forward max bucket size 1779 , backward 375.
        Unrouted nets 283 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.468750 sec.
    forward max bucket size 1888 , backward 347.
        Unrouted nets 295 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.468750 sec.
    forward max bucket size 1803 , backward 769.
        Unrouted nets 259 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.437500 sec.
    forward max bucket size 1166 , backward 561.
        Unrouted nets 250 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.406250 sec.
    forward max bucket size 1772 , backward 474.
        Unrouted nets 236 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.359375 sec.
    forward max bucket size 2114 , backward 584.
        Unrouted nets 232 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.390625 sec.
    forward max bucket size 2022 , backward 580.
        Unrouted nets 218 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.390625 sec.
    forward max bucket size 1585 , backward 586.
        Unrouted nets 193 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.359375 sec.
    forward max bucket size 2078 , backward 915.
        Unrouted nets 208 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.390625 sec.
    forward max bucket size 2535 , backward 916.
        Unrouted nets 201 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.421875 sec.
    forward max bucket size 4052 , backward 969.
        Unrouted nets 215 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.453125 sec.
    forward max bucket size 2516 , backward 576.
        Unrouted nets 220 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.468750 sec.
    forward max bucket size 3273 , backward 967.
        Unrouted nets 208 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.468750 sec.
    forward max bucket size 1343 , backward 503.
        Unrouted nets 187 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.375000 sec.
    forward max bucket size 1603 , backward 495.
        Unrouted nets 176 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.359375 sec.
    forward max bucket size 1498 , backward 230.
        Unrouted nets 128 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.468750 sec.
    forward max bucket size 1038 , backward 340.
        Unrouted nets 116 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.406250 sec.
    forward max bucket size 941 , backward 287.
        Unrouted nets 114 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.343750 sec.
    forward max bucket size 927 , backward 693.
        Unrouted nets 146 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.343750 sec.
    forward max bucket size 945 , backward 217.
        Unrouted nets 139 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.312500 sec.
    forward max bucket size 433 , backward 328.
        Unrouted nets 118 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.281250 sec.
    forward max bucket size 752 , backward 327.
        Unrouted nets 124 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.359375 sec.
    forward max bucket size 646 , backward 336.
        Unrouted nets 103 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.265625 sec.
    forward max bucket size 549 , backward 411.
        Unrouted nets 102 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.296875 sec.
    forward max bucket size 609 , backward 454.
        Unrouted nets 104 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.281250 sec.
    forward max bucket size 566 , backward 322.
        Unrouted nets 102 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.250000 sec.
    forward max bucket size 261 , backward 460.
        Unrouted nets 101 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.250000 sec.
    forward max bucket size 298 , backward 220.
        Unrouted nets 84 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.437500 sec.
    forward max bucket size 425 , backward 178.
        Unrouted nets 80 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.218750 sec.
    forward max bucket size 2371 , backward 458.
        Unrouted nets 72 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.312500 sec.
    forward max bucket size 2608 , backward 312.
        Unrouted nets 57 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.250000 sec.
    forward max bucket size 1706 , backward 156.
        Unrouted nets 38 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.218750 sec.
    forward max bucket size 1354 , backward 255.
        Unrouted nets 43 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.250000 sec.
    forward max bucket size 41 , backward 348.
        Unrouted nets 38 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.203125 sec.
    forward max bucket size 26 , backward 584.
        Unrouted nets 25 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.187500 sec.
    forward max bucket size 32 , backward 565.
        Unrouted nets 24 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.187500 sec.
    forward max bucket size 147 , backward 379.
        Unrouted nets 18 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.281250 sec.
    forward max bucket size 96 , backward 91.
        Unrouted nets 16 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.203125 sec.
    forward max bucket size 42 , backward 40.
        Unrouted nets 18 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.156250 sec.
    forward max bucket size 74 , backward 44.
        Unrouted nets 17 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.187500 sec.
    forward max bucket size 117 , backward 88.
        Unrouted nets 12 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.187500 sec.
    forward max bucket size 71 , backward 114.
        Unrouted nets 10 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.203125 sec.
    forward max bucket size 45 , backward 51.
        Unrouted nets 14 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.171875 sec.
    forward max bucket size 60 , backward 521.
        Unrouted nets 15 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.187500 sec.
    forward max bucket size 38 , backward 229.
        Unrouted nets 19 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.171875 sec.
    forward max bucket size 36 , backward 39.
        Unrouted nets 21 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.171875 sec.
    forward max bucket size 52 , backward 52.
        Unrouted nets 15 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.171875 sec.
    forward max bucket size 21 , backward 30.
        Unrouted nets 8 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.156250 sec.
    forward max bucket size 27 , backward 31.
        Unrouted nets 8 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.171875 sec.
    forward max bucket size 35 , backward 42.
        Unrouted nets 10 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.171875 sec.
    forward max bucket size 35 , backward 39.
        Unrouted nets 16 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.171875 sec.
    forward max bucket size 35 , backward 39.
        Unrouted nets 13 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.171875 sec.
    forward max bucket size 162 , backward 145.
        Unrouted nets 14 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.171875 sec.
    forward max bucket size 60 , backward 40.
        Unrouted nets 13 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.171875 sec.
    forward max bucket size 104 , backward 94.
        Unrouted nets 10 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.171875 sec.
    forward max bucket size 60 , backward 54.
        Unrouted nets 13 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.171875 sec.
    forward max bucket size 60 , backward 197.
        Unrouted nets 12 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.187500 sec.
    forward max bucket size 41 , backward 97.
        Unrouted nets 15 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.171875 sec.
    forward max bucket size 80 , backward 340.
        Unrouted nets 12 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.171875 sec.
    forward max bucket size 59 , backward 40.
        Unrouted nets 12 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.156250 sec.
    forward max bucket size 887 , backward 672.
        Unrouted nets 22 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.187500 sec.
    forward max bucket size 149 , backward 540.
        Unrouted nets 23 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.171875 sec.
    forward max bucket size 108 , backward 80.
        Unrouted nets 17 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.187500 sec.
    forward max bucket size 64 , backward 84.
        Unrouted nets 26 at the end of iteration 99.
    route iteration 99, CPU time elapsed 0.171875 sec.
    forward max bucket size 89 , backward 171.
        Unrouted nets 21 at the end of iteration 100.
    route iteration 100, CPU time elapsed 0.187500 sec.
    forward max bucket size 22 , backward 106.
        Unrouted nets 16 at the end of iteration 101.
    route iteration 101, CPU time elapsed 0.171875 sec.
    forward max bucket size 26 , backward 117.
        Unrouted nets 6 at the end of iteration 102.
    route iteration 102, CPU time elapsed 0.156250 sec.
    forward max bucket size 18 , backward 15.
        Unrouted nets 2 at the end of iteration 103.
    route iteration 103, CPU time elapsed 0.156250 sec.
    forward max bucket size 17 , backward 11.
        Unrouted nets 2 at the end of iteration 104.
    route iteration 104, CPU time elapsed 0.171875 sec.
    forward max bucket size 15 , backward 20.
        Unrouted nets 2 at the end of iteration 105.
    route iteration 105, CPU time elapsed 0.156250 sec.
    forward max bucket size 22 , backward 31.
        Unrouted nets 2 at the end of iteration 106.
    route iteration 106, CPU time elapsed 0.171875 sec.
    forward max bucket size 46 , backward 54.
        Unrouted nets 2 at the end of iteration 107.
    route iteration 107, CPU time elapsed 0.171875 sec.
    forward max bucket size 44 , backward 54.
        Unrouted nets 2 at the end of iteration 108.
    route iteration 108, CPU time elapsed 0.171875 sec.
    forward max bucket size 11 , backward 8.
        Unrouted nets 2 at the end of iteration 109.
    route iteration 109, CPU time elapsed 0.171875 sec.
    forward max bucket size 18 , backward 32.
        Unrouted nets 2 at the end of iteration 110.
    route iteration 110, CPU time elapsed 0.171875 sec.
    forward max bucket size 21 , backward 35.
        Unrouted nets 2 at the end of iteration 111.
    route iteration 111, CPU time elapsed 0.171875 sec.
    forward max bucket size 23 , backward 8.
        Unrouted nets 0 at the end of iteration 112.
    route iteration 112, CPU time elapsed 0.156250 sec.
C: Route-2036: The clock path from ex_clk_50m_ibuf/opit_1:OUT to u_DDR3/u_pll_50_400/u_pll_e1/goppll:CLKIN1 is routed by SRB.
Detailed routing takes 103.91 sec.
Fix violation Finished.
Hold Violation Fix in router takes 162.66 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMS_78_105.
I: Route-6001: Insert route through in CLMS_38_197.
I: Route-6001: Insert route through in CLMS_86_133.
I: Route-6001: Insert route through in CLMA_30_100.
I: Route-6001: Insert route through in CLMA_50_156.
I: Route-6001: Insert route through in CLMA_82_153.
I: Route-6001: Insert route through in CLMA_82_152.
I: Route-6001: Insert route through in CLMA_82_137.
I: Route-6001: Insert route through in CLMA_98_149.
I: Route-6001: Insert route through in CLMA_42_53.
I: Route-6001: Insert route through in CLMA_82_140.
I: Route-6001: Insert route through in CLMS_86_41.
I: Route-6001: Insert route through in CLMA_82_153.
I: Route-6001: Insert route through in CLMA_30_141.
I: Route-6001: Insert route through in CLMA_54_88.
I: Route-6001: Insert route through in CLMA_90_132.
I: Route-6001: Insert route through in CLMS_94_221.
I: Route-6001: Insert route through in CLMA_78_324.
I: Route-6001: Insert route through in CLMS_26_97.
I: Route-6001: Insert route through in CLMA_66_212.
I: Route-6001: Insert route through in CLMS_46_53.
I: Route-6001: Insert route through in CLMA_50_288.
I: Route-6001: Insert route through in CLMA_78_152.
I: Route-6001: Insert route through in CLMA_126_168.
I: Route-6001: Insert route through in CLMA_82_152.
I: Route-6001: Insert route through in CLMS_78_145.
I: Route-6001: Insert route through in CLMA_70_148.
I: Route-6001: Insert route through in CLMA_138_221.
I: Route-6001: Insert route through in CLMA_46_112.
I: Route-6001: Insert route through in CLMA_70_89.
I: Route-6001: Insert route through in CLMA_46_40.
I: Route-6001: Insert route through in CLMS_38_121.
I: Route-6001: Insert route through in CLMS_86_133.
I: Route-6001: Insert route through in CLMA_82_145.
I: Route-6001: Insert route through in CLMS_78_149.
I: Route-6001: Insert route through in CLMA_70_144.
I: Route-6001: Insert route through in CLMA_82_140.
I: Route-6001: Insert route through in CLMA_86_168.
I: Route-6001: Insert route through in CLMA_82_145.
I: Route-6001: Insert route through in CLMS_86_217.
I: Route-6001: Insert route through in CLMS_66_145.
I: Route-6001: Insert route through in CLMA_42_145.
I: Route-6001: Insert route through in CLMA_70_272.
I: Route-6001: Insert route through in CLMA_70_272.
I: Route-6001: Insert route through in CLMA_130_209.
I: Route-6001: Insert route through in CLMA_70_140.
I: Route-6001: Insert route through in CLMA_54_236.
I: Route-6001: Insert route through in CLMS_126_73.
I: Route-6001: Insert route through in CLMA_54_236.
I: Route-6001: Insert route through in CLMA_42_145.
I: Route-6001: Insert route through in CLMA_46_112.
I: Route-6001: Insert route through in CLMA_66_104.
I: Route-6001: Insert route through in CLMA_94_136.
I: Route-6001: Insert route through in CLMA_90_125.
I: Route-6001: Insert route through in CLMA_134_216.
I: Route-6001: Insert route through in CLMA_98_353.
I: Route-6001: Insert route through in CLMA_98_241.
I: Route-6001: Insert route through in CLMS_66_81.
I: Route-6001: Insert route through in CLMA_130_205.
I: Route-6001: Insert route through in CLMA_26_20.
I: Route-6001: Insert route through in CLMS_26_153.
I: Route-6001: Insert route through in CLMA_98_188.
I: Route-6001: Insert route through in CLMA_130_277.
I: Route-6001: Insert route through in CLMA_94_124.
I: Route-6001: Insert route through in CLMA_94_164.
I: Route-6001: Insert route through in CLMA_30_120.
I: Route-6001: Insert route through in CLMA_42_104.
I: Route-6001: Insert route through in CLMA_42_169.
I: Route-6001: Insert route through in CLMA_94_88.
I: Route-6001: Insert route through in CLMS_78_189.
I: Route-6001: Insert route through in CLMA_98_105.
I: Route-6001: Insert route through in CLMA_50_161.
I: Route-6001: Insert route through in CLMA_134_208.
I: Route-6001: Insert route through in CLMA_82_268.
I: Route-6001: Insert route through in CLMA_90_209.
I: Route-6001: Insert route through in USCM_74_133.
I: Route-6001: Insert route through in USCM_74_111.
I: Route-6001: Insert route through in USCM_74_132.
I: Route-6001: Insert route through in USCM_74_108.
I: Route-6001: Insert route through in RCKB_7_310.
I: Route-6001: Insert route through in RCKB_7_187.
I: Route-6001: Insert route through in RCKB_7_186.
I: Route-6001: Insert route through in RCKB_7_184.
I: Route-6001: Insert route through in RCKB_7_185.
I: Route-6001: Insert route through in RCKB_7_61.
I: Route-6001: Insert route through in RCKB_151_187.
I: Route-6001: Insert route through in RCKB_151_186.
I: Route-6001: Insert route through in RCKB_151_184.
I: Route-6001: Insert route through in RCKB_151_185.
I: Route-6001: Insert route through in RCKB_7_63.
I: Route-6001: Insert route through in RCKB_7_60.
I: Route-6001: Insert route through in RCKB_7_62.
    Annotate routing result again.
Finish routing takes 5.44 sec.
No timing paths have hold violation.
Hold fix iterated 0 times
Hold violation fix takes 10.16 sec.
Used srb routing arc is 147676.
Cleanup routing takes 0.09 sec.
Routing done.
Total routing takes 294.80 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 3        | 30            | 10                  
| Use of BKCL              | 6        | 6             | 100                 
| Use of CLMA              | 2236     | 3274          | 68                  
|   FF                     | 3529     | 19644         | 18                  
|   LUT                    | 5966     | 13096         | 46                  
|   LUT-FF pairs           | 2019     | 13096         | 15                  
| Use of CLMS              | 735      | 1110          | 66                  
|   FF                     | 1062     | 6660          | 16                  
|   LUT                    | 1835     | 4440          | 41                  
|   LUT-FF pairs           | 599      | 4440          | 13                  
|   Distributed RAM        | 96       | 4440          | 2                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 2        | 6             | 33                  
| Use of DQSL              | 5        | 18            | 28                  
| Use of DRM               | 21       | 48            | 44                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 1        | 2             | 50                  
| Use of IO                | 87       | 240           | 36                  
|   IOBD                   | 42       | 120           | 35                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 44       | 114           | 39                  
| Use of IOCKDIV           | 1        | 12            | 8                   
| Use of IOCKDLY           | 1        | 24            | 4                   
| Use of IOCKGATE          | 2        | 12            | 17                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 87       | 240           | 36                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 13       | 24            | 54                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 8        | 20            | 40                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:08m:19s)
Design 'm1_soc_top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 508.000 sec
Action pnr: CPU time elapsed is 504.359 sec
Current time: Mon Mar 29 08:47:09 2021
Action pnr: Peak memory pool usage is 1,105,473,536 bytes
Finished placement and routing. (CPU time elapsed 0h:08m:19s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Mar 29 08:47:12 2021
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 516350

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'i2c0_sck' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sck' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i2c0_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'TX' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l0_sgmii_clk_shft' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_tx_en' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_cs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi1_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi1_cs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi1_mosi' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'RX' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rx_dv' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi0_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi1_miso' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-SP3.1 <build 67625>)
| Date         : Mon Mar 29 08:47:37 2021
| Design       : m1_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_50m               20.000       {0 10}         Declared                 0           1  {ex_clk_50m}
 pclk                     20.000       {0 10}         Generated (clk_in_50m)
                                                                             159           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 axi_clk0                 10.000       {0 5}          Generated (clk_in_50m)
                                                                            4050           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (clk_in_50m)
                                                                               1           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.000        {0 1}          Generated (clk_in_50m)
                                                                              21           1  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          4.000        {0 2}          Generated (clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV}
 rx_clki_Inferred         1000.000     {0 500}        Declared               461           0  {rx_clki}
 system_internal_clock    1000.000     {0 500}        Declared               108           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/DQSI_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/DQSI_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_R}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 system_internal_clock_group   asynchronous               system_internal_clock                   
 Inferred_clock_group          asynchronous               rx_clki_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 pclk                        50.000 MHz     125.000 MHz         20.000          8.000         12.000
 axi_clk0                   100.000 MHz     106.202 MHz         10.000          9.416          0.584
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            500.000 MHz    1360.544 MHz          2.000          0.735          1.265
 rx_clki_Inferred             1.000 MHz     168.124 MHz       1000.000          5.948        994.052
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        12.000       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        -0.269      -0.599              7             10
 axi_clk0               axi_clk0                     0.584       0.000              0          15458
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.265       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.778       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           994.052       0.000              0           1450
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.737       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         1.401       0.000              0             10
 axi_clk0               axi_clk0                     0.146       0.000              0          15458
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.840       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.150       0.000              0           1450
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        17.482       0.000              0            128
 axi_clk0               axi_clk0                     3.799       0.000              0           3810
 pclk                   axi_clk0                     5.513       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred           995.990       0.000              0            423
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.781       0.000              0            128
 axi_clk0               axi_clk0                     0.734       0.000              0           3810
 pclk                   axi_clk0                     2.463       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred             1.055       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.734       0.000              0            159
 axi_clk0                                            1.609       0.000              0           4050
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.142       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.320       0.000              0              1
 rx_clki_Inferred                                  498.376       0.000              0            461
 system_internal_clock                             499.146       0.000              0            108
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        13.652       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         0.381       0.000              0             10
 axi_clk0               axi_clk0                     2.007       0.000              0          15458
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.350       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.336       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           995.215       0.000              0           1450
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.671       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         1.499       0.000              0             10
 axi_clk0               axi_clk0                     0.308       0.000              0          15458
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.737       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.183       0.000              0           1450
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        18.006       0.000              0            128
 axi_clk0               axi_clk0                     5.023       0.000              0           3810
 pclk                   axi_clk0                     5.997       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred           996.637       0.000              0            423
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.718       0.000              0            128
 axi_clk0               axi_clk0                     0.718       0.000              0           3810
 pclk                   axi_clk0                     2.266       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred             0.982       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.971       0.000              0            159
 axi_clk0                                            1.712       0.000              0           4050
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.136       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.344       0.000              0              1
 rx_clki_Inferred                                  498.418       0.000              0            461
 system_internal_clock                             499.146       0.000              0            108
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.167
  Launch Clock Delay      :  8.497
  Clock Pessimism Removal :  1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.826       8.497         ntclkbufg_1      
 CLMA_50_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_50_24/Q0                     tco                   0.261       8.758 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.615       9.373         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMS_46_29/Y1                     td                    0.276       9.649 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.422      10.071         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24268
 CLMS_46_33/Y2                     td                    0.216      10.287 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.265      10.552         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_46_33/Y1                     td                    0.169      10.721 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]_3/gateop_perm/Z
                                   net (fanout=40)       1.239      11.960         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19818
 CLMA_90_52/Y0                     td                    0.383      12.343 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        1.972      14.315         u_DDR3/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  14.315         Logic Levels: 4  
                                                                                   Logic: 1.305ns(22.430%), Route: 4.513ns(77.570%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      27.167         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.302      28.469                          
 clock uncertainty                                      -0.150      28.319                          

 Setup time                                             -2.004      26.315                          

 Data required time                                                 26.315                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.315                          
 Data arrival time                                                 -14.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.000                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[4]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.167
  Launch Clock Delay      :  8.497
  Clock Pessimism Removal :  1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.826       8.497         ntclkbufg_1      
 CLMA_50_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_50_24/Q0                     tco                   0.261       8.758 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.615       9.373         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMS_46_29/Y1                     td                    0.276       9.649 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.422      10.071         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24268
 CLMS_46_33/Y2                     td                    0.216      10.287 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.265      10.552         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_46_33/Y1                     td                    0.169      10.721 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]_3/gateop_perm/Z
                                   net (fanout=40)       1.240      11.961         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19818
 CLMS_94_37/Y0                     td                    0.164      12.125 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[4]/gateop_perm/Z
                                   net (fanout=1)        2.014      14.139         u_DDR3/ddrc_paddr [4]
 HMEMC_16_1/SRB_IOL4_TX_DATA[5]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[4]

 Data arrival time                                                  14.139         Logic Levels: 4  
                                                                                   Logic: 1.086ns(19.248%), Route: 4.556ns(80.752%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      27.167         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.302      28.469                          
 clock uncertainty                                      -0.150      28.319                          

 Setup time                                             -1.855      26.464                          

 Data required time                                                 26.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.464                          
 Data arrival time                                                 -14.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.167
  Launch Clock Delay      :  8.497
  Clock Pessimism Removal :  1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.826       8.497         ntclkbufg_1      
 CLMA_50_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_50_24/Q0                     tco                   0.261       8.758 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.615       9.373         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMS_46_29/Y1                     td                    0.276       9.649 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.422      10.071         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24268
 CLMS_46_33/Y2                     td                    0.216      10.287 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.265      10.552         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_46_33/Y1                     td                    0.169      10.721 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]_3/gateop_perm/Z
                                   net (fanout=40)       1.076      11.797         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19818
 CLMS_86_37/Y0                     td                    0.282      12.079 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/gateop_perm/Z
                                   net (fanout=1)        1.641      13.720         u_DDR3/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                  13.720         Logic Levels: 4  
                                                                                   Logic: 1.204ns(23.052%), Route: 4.019ns(76.948%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      27.167         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.302      28.469                          
 clock uncertainty                                      -0.150      28.319                          

 Setup time                                             -2.033      26.286                          

 Data required time                                                 26.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.286                          
 Data arrival time                                                 -13.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.566                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.473
  Launch Clock Delay      :  7.124
  Clock Pessimism Removal :  -1.321

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.529       7.124         ntclkbufg_1      
 CLMA_26_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/CLK

 CLMA_26_44/Q1                     tco                   0.223       7.347 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/Q
                                   net (fanout=3)        0.459       7.806         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last [0]
 CLMA_26_48/D4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.806         Logic Levels: 0  
                                                                                   Logic: 0.223ns(32.698%), Route: 0.459ns(67.302%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.802       8.473         ntclkbufg_1      
 CLMA_26_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.321       7.152                          
 clock uncertainty                                       0.000       7.152                          

 Hold time                                              -0.083       7.069                          

 Data required time                                                  7.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.069                          
 Data arrival time                                                  -7.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.468
  Launch Clock Delay      :  7.116
  Clock Pessimism Removal :  -1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.521       7.116         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q3                     tco                   0.223       7.339 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.489       7.828         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req
 CLMA_26_68/A4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.828         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.320%), Route: 0.489ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.797       8.468         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.302       7.166                          
 clock uncertainty                                       0.000       7.166                          

 Hold time                                              -0.081       7.085                          

 Data required time                                                  7.085                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.085                          
 Data arrival time                                                  -7.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.743                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.473
  Launch Clock Delay      :  7.124
  Clock Pessimism Removal :  -1.321

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.529       7.124         ntclkbufg_1      
 CLMA_26_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/CLK

 CLMA_26_44/Q1                     tco                   0.223       7.347 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/Q
                                   net (fanout=3)        0.474       7.821         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last [0]
 CLMA_26_48/C4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.821         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.994%), Route: 0.474ns(68.006%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.802       8.473         ntclkbufg_1      
 CLMA_26_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.321       7.152                          
 clock uncertainty                                       0.000       7.152                          

 Hold time                                              -0.082       7.070                          

 Data required time                                                  7.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.070                          
 Data arrival time                                                  -7.821                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.144
  Launch Clock Delay      :  7.005
  Clock Pessimism Removal :  0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367      21.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      22.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      23.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.005         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.005         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.404      24.409 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        3.747      28.156         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_92/CD                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  28.156         Logic Levels: 0  
                                                                                   Logic: 1.404ns(27.257%), Route: 3.747ns(72.743%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.549      27.144         ntclkbufg_1      
 CLMA_26_92/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                         0.925      28.069                          
 clock uncertainty                                      -0.150      27.919                          

 Setup time                                             -0.032      27.887                          

 Data required time                                                 27.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.887                          
 Data arrival time                                                 -28.156                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.139
  Launch Clock Delay      :  7.005
  Clock Pessimism Removal :  0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367      21.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      22.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      23.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.005         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.005         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.320      24.325 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        3.572      27.897         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_88/A4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.897         Logic Levels: 0  
                                                                                   Logic: 1.320ns(26.983%), Route: 3.572ns(73.017%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544      27.139         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.925      28.064                          
 clock uncertainty                                      -0.150      27.914                          

 Setup time                                             -0.130      27.784                          

 Data required time                                                 27.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.784                          
 Data arrival time                                                 -27.897                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.113                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L1
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.139
  Launch Clock Delay      :  7.005
  Clock Pessimism Removal :  0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367      21.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      22.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      23.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.005         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.005         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.320      24.325 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        3.439      27.764         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_89/C1                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.764         Logic Levels: 0  
                                                                                   Logic: 1.320ns(27.737%), Route: 3.439ns(72.263%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544      27.139         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.925      28.064                          
 clock uncertainty                                      -0.150      27.914                          

 Setup time                                             -0.251      27.663                          

 Data required time                                                 27.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.663                          
 Data arrival time                                                 -27.764                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.101                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.674  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.478
  Launch Clock Delay      :  5.879
  Clock Pessimism Removal :  -0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      25.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.879         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.879         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.954 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        2.069      29.023         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_77/A4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.023         Logic Levels: 0  
                                                                                   Logic: 1.075ns(34.192%), Route: 2.069ns(65.808%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367      25.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      26.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      26.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.807      28.478         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.925      27.553                          
 clock uncertainty                                       0.150      27.703                          

 Hold time                                              -0.081      27.622                          

 Data required time                                                 27.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.622                          
 Data arrival time                                                 -29.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.674  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.478
  Launch Clock Delay      :  5.879
  Clock Pessimism Removal :  -0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      25.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.879         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.879         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.954 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        2.194      29.148         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_76/D4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.148         Logic Levels: 0  
                                                                                   Logic: 1.075ns(32.885%), Route: 2.194ns(67.115%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367      25.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      26.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      26.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.807      28.478         ntclkbufg_1      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.925      27.553                          
 clock uncertainty                                       0.150      27.703                          

 Hold time                                              -0.083      27.620                          

 Data required time                                                 27.620                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.620                          
 Data arrival time                                                 -29.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.528                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.493
  Launch Clock Delay      :  5.879
  Clock Pessimism Removal :  -0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      25.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.879         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.879         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.954 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        2.325      29.279         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/C4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.279         Logic Levels: 0  
                                                                                   Logic: 1.075ns(31.618%), Route: 2.325ns(68.382%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367      25.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      26.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      26.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.822      28.493         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.925      27.568                          
 clock uncertainty                                       0.150      27.718                          

 Hold time                                              -0.082      27.636                          

 Data required time                                                 27.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.636                          
 Data arrival time                                                 -29.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.643                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_inv_L5Q_perm/L3
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.138
  Launch Clock Delay      :  8.500
  Clock Pessimism Removal :  1.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.826       8.500         ntclkbufg_2      
 DRM_34_208/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_34_208/QA1[9]                 tco                   2.045      10.545 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/DOA[9]
                                   net (fanout=8)        2.593      13.138         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rd_data_ram [40]
 CLMA_82_112/Y0                    td                    0.164      13.302 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N218_8/gateop_perm/Z
                                   net (fanout=2)        0.813      14.115         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/_N24300
                                                         0.276      14.391 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      14.391         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1276
 CLMA_86_72/COUT                   td                    0.097      14.488 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.488         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1278
                                                         0.060      14.548 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      14.548         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1280
 CLMA_86_76/COUT                   td                    0.097      14.645 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.645         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1282
 CLMA_86_80/Y0                     td                    0.198      14.843 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_A2Q21/Y0
                                   net (fanout=1)        0.518      15.361         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N2 [8]
 CLMA_82_80/Y0                     td                    0.164      15.525 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[8]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=8)        0.506      16.031         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wwptr [8]
                                                         0.442      16.473 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N62.fsub_5/gateop_A2/Cout
                                                         0.000      16.473         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N62.co [6]
 CLMS_94_77/Y3                     td                    0.380      16.853 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N62.fsub_7/gateop_A2/Y1
                                   net (fanout=1)        0.287      17.140         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N135 [7]
 CLMS_94_81/D3                                                             r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  17.140         Logic Levels: 6  
                                                                                   Logic: 3.923ns(45.405%), Route: 4.717ns(54.595%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      14.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.540      17.138         ntclkbufg_2      
 CLMS_94_81/CLK                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.076      18.214                          
 clock uncertainty                                      -0.150      18.064                          

 Setup time                                             -0.340      17.724                          

 Data required time                                                 17.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.724                          
 Data arrival time                                                 -17.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.584                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_inv_L5Q_perm/L3
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.134
  Launch Clock Delay      :  8.500
  Clock Pessimism Removal :  1.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.826       8.500         ntclkbufg_2      
 DRM_34_208/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_34_208/QA1[9]                 tco                   2.045      10.545 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/DOA[9]
                                   net (fanout=8)        2.593      13.138         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rd_data_ram [40]
 CLMA_82_112/Y0                    td                    0.164      13.302 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N218_8/gateop_perm/Z
                                   net (fanout=2)        0.813      14.115         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/_N24300
                                                         0.276      14.391 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      14.391         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1276
 CLMA_86_72/COUT                   td                    0.097      14.488 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.488         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1278
 CLMA_86_76/Y1                     td                    0.381      14.869 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.419      15.288         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N2 [5]
 CLMA_90_72/Y1                     td                    0.169      15.457 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.296      15.753         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wwptr [5]
                                                         0.382      16.135 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_1/gateop_A2/Cout
                                                         0.000      16.135         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.co [2]
 CLMA_94_72/Y3                     td                    0.380      16.515 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.582      17.097         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N133 [3]
 CLMS_86_73/D3                                                             r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  17.097         Logic Levels: 5  
                                                                                   Logic: 3.894ns(45.295%), Route: 4.703ns(54.705%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      14.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.536      17.134         ntclkbufg_2      
 CLMS_86_73/CLK                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.076      18.210                          
 clock uncertainty                                      -0.150      18.060                          

 Setup time                                             -0.340      17.720                          

 Data required time                                                 17.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.720                          
 Data arrival time                                                 -17.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.623                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_L5Q_perm/L1
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.143
  Launch Clock Delay      :  8.500
  Clock Pessimism Removal :  1.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.826       8.500         ntclkbufg_2      
 DRM_34_208/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_34_208/QA1[9]                 tco                   2.045      10.545 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/DOA[9]
                                   net (fanout=8)        2.593      13.138         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rd_data_ram [40]
 CLMA_82_112/Y0                    td                    0.164      13.302 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N218_8/gateop_perm/Z
                                   net (fanout=2)        0.813      14.115         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/_N24300
                                                         0.276      14.391 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      14.391         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1276
 CLMA_86_72/COUT                   td                    0.097      14.488 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.488         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1278
 CLMA_86_76/Y1                     td                    0.381      14.869 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.419      15.288         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N2 [5]
 CLMA_90_72/Y1                     td                    0.169      15.457 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.296      15.753         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wwptr [5]
                                                         0.382      16.135 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_1/gateop_A2/Cout
                                                         0.000      16.135         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.co [2]
 CLMA_94_72/COUT                   td                    0.097      16.232 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.232         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.co [4]
 CLMA_94_76/Y1                     td                    0.381      16.613 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.587      17.200         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N133 [5]
 CLMS_94_85/B1                                                             r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  17.200         Logic Levels: 6  
                                                                                   Logic: 3.992ns(45.885%), Route: 4.708ns(54.115%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      14.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.545      17.143         ntclkbufg_2      
 CLMS_94_85/CLK                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.076      18.219                          
 clock uncertainty                                      -0.150      18.069                          

 Setup time                                             -0.240      17.829                          

 Data required time                                                 17.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.829                          
 Data arrival time                                                 -17.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.629                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[3]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[3]
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.284  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.534
  Launch Clock Delay      :  7.174
  Clock Pessimism Removal :  -1.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.576       7.174         ntclkbufg_2      
 CLMS_54_129/CLK                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[3]/opit_0_inv_L6Q_perm/CLK

 CLMS_54_129/Y2                    tco                   0.281       7.455 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[3]/opit_0_inv_L6Q_perm/Q
                                   net (fanout=4)        0.249       7.704         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num [3]
 DRM_62_104/ADA0[3]                                                        f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[3]

 Data arrival time                                                   7.704         Logic Levels: 0  
                                                                                   Logic: 0.281ns(53.019%), Route: 0.249ns(46.981%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.860       8.534         ntclkbufg_2      
 DRM_62_104/CLKA[0]                                                        r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.076       7.458                          
 clock uncertainty                                       0.000       7.458                          

 Hold time                                               0.100       7.558                          

 Data required time                                                  7.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.558                          
 Data arrival time                                                  -7.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.146                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_1/gateop/M2
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.497
  Launch Clock Delay      :  7.156
  Clock Pessimism Removal :  -1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.558       7.156         ntclkbufg_2      
 CLMA_50_140/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK

 CLMA_50_140/Y0                    tco                   0.281       7.437 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/Q
                                   net (fanout=68)       0.393       7.830         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [6]
 CLMS_38_149/M2                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_1/gateop/M2

 Data arrival time                                                   7.830         Logic Levels: 0  
                                                                                   Logic: 0.281ns(41.691%), Route: 0.393ns(58.309%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.823       8.497         ntclkbufg_2      
 CLMS_38_149/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_1/gateop/WCLK
 clock pessimism                                        -1.302       7.195                          
 clock uncertainty                                       0.000       7.195                          

 Hold time                                               0.402       7.597                          

 Data required time                                                  7.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.597                          
 Data arrival time                                                  -7.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_1/gateop/M2
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.497
  Launch Clock Delay      :  7.156
  Clock Pessimism Removal :  -1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.558       7.156         ntclkbufg_2      
 CLMA_50_140/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK

 CLMA_50_140/Y0                    tco                   0.281       7.437 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/Q
                                   net (fanout=68)       0.393       7.830         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [6]
 CLMS_38_149/M2                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_1/gateop/M2

 Data arrival time                                                   7.830         Logic Levels: 0  
                                                                                   Logic: 0.281ns(41.691%), Route: 0.393ns(58.309%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.823       8.497         ntclkbufg_2      
 CLMS_38_149/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_1/gateop/WCLK
 clock pessimism                                        -1.302       7.195                          
 clock uncertainty                                       0.000       7.195                          

 Hold time                                               0.402       7.597                          

 Data required time                                                  7.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.597                          
 Data arrival time                                                  -7.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.943
  Launch Clock Delay      :  7.070
  Clock Pessimism Removal :  1.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       7.070         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       7.534 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.534         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.534         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       6.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.943         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.126       9.069                          
 clock uncertainty                                      -0.150       8.919                          

 Setup time                                             -0.120       8.799                          

 Data required time                                                  8.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.799                          
 Data arrival time                                                  -7.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.943
  Launch Clock Delay      :  7.070
  Clock Pessimism Removal :  1.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       7.070         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       7.534 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.534         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.534         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       6.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.943         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.126       9.069                          
 clock uncertainty                                      -0.150       8.919                          

 Setup time                                             -0.120       8.799                          

 Data required time                                                  8.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.799                          
 Data arrival time                                                  -7.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.943
  Launch Clock Delay      :  7.070
  Clock Pessimism Removal :  1.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       7.070         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       7.534 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.534         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.534         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       6.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.943         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.126       9.069                          
 clock uncertainty                                      -0.150       8.919                          

 Setup time                                             -0.120       8.799                          

 Data required time                                                  8.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.799                          
 Data arrival time                                                  -7.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.093
  Launch Clock Delay      :  5.932
  Clock Pessimism Removal :  -1.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       5.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.932         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       6.308 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.308         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.308         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       7.093         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.126       5.967                          
 clock uncertainty                                       0.000       5.967                          

 Hold time                                              -0.074       5.893                          

 Data required time                                                  5.893                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.893                          
 Data arrival time                                                  -6.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.093
  Launch Clock Delay      :  5.932
  Clock Pessimism Removal :  -1.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       5.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.932         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       6.308 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.308         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.308         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       7.093         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.126       5.967                          
 clock uncertainty                                       0.000       5.967                          

 Hold time                                              -0.074       5.893                          

 Data required time                                                  5.893                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.893                          
 Data arrival time                                                  -6.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.093
  Launch Clock Delay      :  5.932
  Clock Pessimism Removal :  -1.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       5.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.932         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       6.308 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.308         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.308         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       7.093         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.126       5.967                          
 clock uncertainty                                       0.000       5.967                          

 Hold time                                              -0.074       5.893                          

 Data required time                                                  5.893                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.893                          
 Data arrival time                                                  -6.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.664  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.879
  Launch Clock Delay      :  8.468
  Clock Pessimism Removal :  0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.797       8.468         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_68/Q0                     tco                   0.261       8.729 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.583       9.312         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   9.312         Logic Levels: 0  
                                                                                   Logic: 0.261ns(30.924%), Route: 0.583ns(69.076%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       8.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.879         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.879         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.925      10.804                          
 clock uncertainty                                      -0.150      10.654                          

 Setup time                                             -0.564      10.090                          

 Data required time                                                 10.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.090                          
 Data arrival time                                                  -9.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.778                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.879
  Launch Clock Delay      :  8.483
  Clock Pessimism Removal :  0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       8.483         ntclkbufg_1      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMS_26_81/Q0                     tco                   0.261       8.744 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.422       9.166         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMS_26_77/Y1                     td                    0.276       9.442 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.415       9.857         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   9.857         Logic Levels: 1  
                                                                                   Logic: 0.537ns(39.083%), Route: 0.837ns(60.917%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       8.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.879         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.879         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.925      10.804                          
 clock uncertainty                                      -0.150      10.654                          

 Setup time                                              0.031      10.685                          

 Data required time                                                 10.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.685                          
 Data arrival time                                                  -9.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.828                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.669  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.879
  Launch Clock Delay      :  8.473
  Clock Pessimism Removal :  0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.802       8.473         ntclkbufg_1      
 CLMA_26_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_72/Q3                     tco                   0.261       8.734 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.427       9.161         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   9.161         Logic Levels: 0  
                                                                                   Logic: 0.261ns(37.936%), Route: 0.427ns(62.064%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       8.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.879         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.879         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.925      10.804                          
 clock uncertainty                                      -0.150      10.654                          

 Setup time                                             -0.568      10.086                          

 Data required time                                                 10.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.086                          
 Data arrival time                                                  -9.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.925                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.005
  Launch Clock Delay      :  7.119
  Clock Pessimism Removal :  -0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.524       7.119         ntclkbufg_1      
 CLMA_26_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_72/Q3                     tco                   0.223       7.342 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.260       7.602         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   7.602         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.170%), Route: 0.260ns(53.830%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       7.005         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       7.005         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.925       6.080                          
 clock uncertainty                                       0.150       6.230                          

 Hold time                                               0.532       6.762                          

 Data required time                                                  6.762                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.762                          
 Data arrival time                                                  -7.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.840                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.005
  Launch Clock Delay      :  7.139
  Clock Pessimism Removal :  -0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544       7.139         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMS_26_89/Q2                     tco                   0.223       7.362 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.390       7.752         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   7.752         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.378%), Route: 0.390ns(63.622%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       7.005         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       7.005         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.925       6.080                          
 clock uncertainty                                       0.150       6.230                          

 Hold time                                               0.681       6.911                          

 Data required time                                                  6.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.911                          
 Data arrival time                                                  -7.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.841                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.005
  Launch Clock Delay      :  7.119
  Clock Pessimism Removal :  -0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.524       7.119         ntclkbufg_1      
 CLMA_26_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_48/Q2                     tco                   0.223       7.342 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.438       7.780         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.737%), Route: 0.438ns(66.263%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       7.005         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       7.005         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.925       6.080                          
 clock uncertainty                                       0.150       6.230                          

 Hold time                                               0.683       6.913                          

 Data required time                                                  6.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.913                          
 Data arrival time                                                  -7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.867                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.327  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.479
  Launch Clock Delay      :  6.491
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.871       6.491         rx_clki_clkbufg  
 CLMA_146_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/CLK

 CLMA_146_245/Q2                   tco                   0.261       6.752 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       1.821       8.573         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [4]
 CLMA_126_336/Y0                   td                    0.282       8.855 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_8/gateop_perm/Z
                                   net (fanout=2)        0.262       9.117         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N23711
 CLMA_126_336/Y3                   td                    0.169       9.286 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/gateop_perm/Z
                                   net (fanout=8)        0.532       9.818         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
 CLMA_118_333/Y2                   td                    0.384      10.202 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/gateop_perm/Z
                                   net (fanout=1)        0.261      10.463         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18519
 CLMA_118_333/Y0                   td                    0.282      10.745 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/gateop_perm/Z
                                   net (fanout=3)        0.426      11.171         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18518
 CLMA_118_329/Y1                   td                    0.276      11.447 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/gateop/F
                                   net (fanout=2)        0.482      11.929         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
 CLMA_126_328/B4                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.929         Logic Levels: 5  
                                                                                   Logic: 1.654ns(30.416%), Route: 3.784ns(69.584%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.544    1005.479         rx_clki_clkbufg  
 CLMA_126_328/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.164                          
 clock uncertainty                                      -0.050    1006.114                          

 Setup time                                             -0.133    1005.981                          

 Data required time                                               1005.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.981                          
 Data arrival time                                                 -11.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.052                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.327  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.479
  Launch Clock Delay      :  6.491
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.871       6.491         rx_clki_clkbufg  
 CLMA_146_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/CLK

 CLMA_146_245/Q2                   tco                   0.261       6.752 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       1.821       8.573         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [4]
 CLMA_126_336/Y0                   td                    0.282       8.855 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_8/gateop_perm/Z
                                   net (fanout=2)        0.262       9.117         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N23711
 CLMA_126_336/Y3                   td                    0.169       9.286 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/gateop_perm/Z
                                   net (fanout=8)        0.532       9.818         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
 CLMA_118_333/Y2                   td                    0.384      10.202 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/gateop_perm/Z
                                   net (fanout=1)        0.261      10.463         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18519
 CLMA_118_333/Y0                   td                    0.282      10.745 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/gateop_perm/Z
                                   net (fanout=3)        0.426      11.171         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18518
 CLMA_118_329/Y1                   td                    0.276      11.447 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/gateop/F
                                   net (fanout=2)        0.485      11.932         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
 CLMA_126_328/A4                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.932         Logic Levels: 5  
                                                                                   Logic: 1.654ns(30.399%), Route: 3.787ns(69.601%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.544    1005.479         rx_clki_clkbufg  
 CLMA_126_328/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.164                          
 clock uncertainty                                      -0.050    1006.114                          

 Setup time                                             -0.130    1005.984                          

 Data required time                                               1005.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.984                          
 Data arrival time                                                 -11.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.052                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.486
  Launch Clock Delay      :  6.468
  Clock Pessimism Removal :  0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.848       6.468         rx_clki_clkbufg  
 CLMA_130_272/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/opit_0_L5Q_perm/CLK

 CLMA_130_272/Q1                   tco                   0.261       6.729 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.906       7.635         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [6]
 CLMA_138_288/Y0                   td                    0.387       8.022 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/gateop_perm/Z
                                   net (fanout=1)        0.261       8.283         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24017
 CLMA_138_288/Y1                   td                    0.169       8.452 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_15/gateop_perm/Z
                                   net (fanout=29)       0.955       9.407         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20097
 CLMA_130_305/Y2                   td                    0.284       9.691 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N590_11/gateop/F
                                   net (fanout=1)        0.725      10.416         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/dfbc [11]
                                                         0.382      10.798 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_4/gateop_A2/Cout
                                                         0.000      10.798         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [10]
 CLMA_146_300/Y3                   td                    0.340      11.138 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.449      11.587         _N27             
 CLMS_142_293/D2                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2

 Data arrival time                                                  11.587         Logic Levels: 4  
                                                                                   Logic: 1.823ns(35.612%), Route: 3.296ns(64.388%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.551    1005.486         rx_clki_clkbufg  
 CLMS_142_293/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.914    1006.400                          
 clock uncertainty                                      -0.050    1006.350                          

 Setup time                                             -0.344    1006.006                          

 Data required time                                               1006.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.006                          
 Data arrival time                                                 -11.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[0]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[0]/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.488
  Launch Clock Delay      :  5.536
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.601       5.536         rx_clki_clkbufg  
 CLMS_66_253/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[0]/opit_0/CLK

 CLMS_66_253/Q0                    tco                   0.223       5.759 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[0]/opit_0/Q
                                   net (fanout=1)        0.113       5.872         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta [0]
 CLMS_66_245/A4                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.872         Logic Levels: 0  
                                                                                   Logic: 0.223ns(66.369%), Route: 0.113ns(33.631%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.868       6.488         rx_clki_clkbufg  
 CLMS_66_245/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.685       5.803                          
 clock uncertainty                                       0.000       5.803                          

 Hold time                                              -0.081       5.722                          

 Data required time                                                  5.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.722                          
 Data arrival time                                                  -5.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[4]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.279  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.489
  Launch Clock Delay      :  5.525
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.590       5.525         rx_clki_clkbufg  
 CLMA_66_244/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[1]/opit_0_L5Q_perm/CLK

 CLMA_66_244/Q0                    tco                   0.223       5.748 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.408       6.156         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr [1]
 DRM_62_248/ADA0[4]                                                        f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[4]

 Data arrival time                                                   6.156         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.341%), Route: 0.408ns(64.659%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.869       6.489         rx_clki_clkbufg  
 DRM_62_248/CLKA[0]                                                        r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.685       5.804                          
 clock uncertainty                                       0.000       5.804                          

 Hold time                                               0.142       5.946                          

 Data required time                                                  5.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.946                          
 Data arrival time                                                  -6.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.210                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[11]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.489
  Launch Clock Delay      :  5.520
  Clock Pessimism Removal :  -0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.585       5.520         rx_clki_clkbufg  
 CLMA_58_261/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[8]/opit_0_L5Q_perm/CLK

 CLMA_58_261/Q1                    tco                   0.223       5.743 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.260       6.003         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr [8]
 DRM_62_248/ADA0[11]                                                       f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[11]

 Data arrival time                                                   6.003         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.170%), Route: 0.260ns(53.830%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.869       6.489         rx_clki_clkbufg  
 DRM_62_248/CLKA[0]                                                        r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.914       5.575                          
 clock uncertainty                                       0.000       5.575                          

 Hold time                                               0.142       5.717                          

 Data required time                                                  5.717                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.717                          
 Data arrival time                                                  -6.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.286                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.124
  Launch Clock Delay      :  8.515
  Clock Pessimism Removal :  1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.844       8.515         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.261       8.776 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       1.741      10.517         u_DDR3/global_reset_n
 CLMS_26_77/RS                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.517         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.037%), Route: 1.741ns(86.963%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.529      27.124         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.302      28.426                          
 clock uncertainty                                      -0.150      28.276                          

 Recovery time                                          -0.277      27.999                          

 Data required time                                                 27.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.999                          
 Data arrival time                                                 -10.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.482                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.129
  Launch Clock Delay      :  8.515
  Clock Pessimism Removal :  1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.844       8.515         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.261       8.776 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       1.741      10.517         u_DDR3/global_reset_n
 CLMS_26_77/RSCO                   td                    0.128      10.645 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.645         _N1009           
 CLMS_26_81/RSCI                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/RS

 Data arrival time                                                  10.645         Logic Levels: 1  
                                                                                   Logic: 0.389ns(18.263%), Route: 1.741ns(81.737%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.534      27.129         ntclkbufg_1      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
 clock pessimism                                         1.302      28.431                          
 clock uncertainty                                      -0.150      28.281                          

 Recovery time                                           0.000      28.281                          

 Data required time                                                 28.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.281                          
 Data arrival time                                                 -10.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.636                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.139
  Launch Clock Delay      :  8.515
  Clock Pessimism Removal :  1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.844       8.515         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.261       8.776 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       1.589      10.365         u_DDR3/global_reset_n
 CLMA_26_88/RS                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.365         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.108%), Route: 1.589ns(85.892%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544      27.139         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.302      28.441                          
 clock uncertainty                                      -0.150      28.291                          

 Recovery time                                          -0.277      28.014                          

 Data required time                                                 28.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.014                          
 Data arrival time                                                 -10.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.503
  Launch Clock Delay      :  7.161
  Clock Pessimism Removal :  -1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.566       7.161         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.223       7.384 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       0.387       7.771         u_DDR3/global_reset_n
 CLMA_26_24/RS                                                             f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.771         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.557%), Route: 0.387ns(63.443%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.832       8.503         ntclkbufg_1      
 CLMA_26_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.302       7.201                          
 clock uncertainty                                       0.000       7.201                          

 Removal time                                           -0.211       6.990                          

 Data required time                                                  6.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.990                          
 Data arrival time                                                  -7.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.781                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.503
  Launch Clock Delay      :  7.161
  Clock Pessimism Removal :  -1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.566       7.161         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.223       7.384 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       0.387       7.771         u_DDR3/global_reset_n
 CLMA_26_24/RS                                                             f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.771         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.557%), Route: 0.387ns(63.443%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.832       8.503         ntclkbufg_1      
 CLMA_26_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.302       7.201                          
 clock uncertainty                                       0.000       7.201                          

 Removal time                                           -0.211       6.990                          

 Data required time                                                  6.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.990                          
 Data arrival time                                                  -7.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.781                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.503
  Launch Clock Delay      :  7.161
  Clock Pessimism Removal :  -1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.566       7.161         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.223       7.384 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       0.387       7.771         u_DDR3/global_reset_n
 CLMA_26_24/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.771         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.557%), Route: 0.387ns(63.443%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.832       8.503         ntclkbufg_1      
 CLMA_26_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.302       7.201                          
 clock uncertainty                                       0.000       7.201                          

 Removal time                                           -0.211       6.990                          

 Data required time                                                  6.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.990                          
 Data arrival time                                                  -7.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.781                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[11]/opit_0_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.113
  Launch Clock Delay      :  8.526
  Clock Pessimism Removal :  1.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.852       8.526         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.261       8.787 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     2.179      10.966         SYSRESETn        
 CLMA_102_200/Y0                   td                    0.164      11.130 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=133)      2.725      13.855         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_114_32/RSCO                  td                    0.118      13.973 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      13.973         _N1047           
 CLMA_114_36/RSCO                  td                    0.089      14.062 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      14.062         _N1046           
 CLMA_114_40/RSCO                  td                    0.089      14.151 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[26]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      14.151         _N1045           
 CLMA_114_44/RSCO                  td                    0.089      14.240 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[23]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      14.240         _N1044           
 CLMA_114_48/RSCI                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[11]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  14.240         Logic Levels: 5  
                                                                                   Logic: 0.810ns(14.176%), Route: 4.904ns(85.824%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      14.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.515      17.113         ntclkbufg_2      
 CLMA_114_48/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[11]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         1.076      18.189                          
 clock uncertainty                                      -0.150      18.039                          

 Recovery time                                           0.000      18.039                          

 Data required time                                                 18.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.039                          
 Data arrival time                                                 -14.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[3]/opit_0_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.113
  Launch Clock Delay      :  8.526
  Clock Pessimism Removal :  1.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.852       8.526         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.261       8.787 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     2.179      10.966         SYSRESETn        
 CLMA_102_200/Y0                   td                    0.164      11.130 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=133)      2.725      13.855         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_114_32/RSCO                  td                    0.118      13.973 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      13.973         _N1047           
 CLMA_114_36/RSCO                  td                    0.089      14.062 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      14.062         _N1046           
 CLMA_114_40/RSCO                  td                    0.089      14.151 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[26]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      14.151         _N1045           
 CLMA_114_44/RSCO                  td                    0.089      14.240 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[23]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      14.240         _N1044           
 CLMA_114_48/RSCI                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[3]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  14.240         Logic Levels: 5  
                                                                                   Logic: 0.810ns(14.176%), Route: 4.904ns(85.824%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      14.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.515      17.113         ntclkbufg_2      
 CLMA_114_48/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[3]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         1.076      18.189                          
 clock uncertainty                                      -0.150      18.039                          

 Recovery time                                           0.000      18.039                          

 Data required time                                                 18.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.039                          
 Data arrival time                                                 -14.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[2]/opit_0_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.134
  Launch Clock Delay      :  8.526
  Clock Pessimism Removal :  1.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.852       8.526         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.261       8.787 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     2.179      10.966         SYSRESETn        
 CLMA_102_200/Y0                   td                    0.164      11.130 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=133)      2.823      13.953         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_130_37/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                  13.953         Logic Levels: 1  
                                                                                   Logic: 0.425ns(7.831%), Route: 5.002ns(92.169%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      14.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.536      17.134         ntclkbufg_2      
 CLMA_130_37/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.076      18.210                          
 clock uncertainty                                      -0.150      18.060                          

 Recovery time                                          -0.277      17.783                          

 Data required time                                                 17.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.783                          
 Data arrival time                                                 -13.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.830                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTA
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.255  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.500
  Launch Clock Delay      :  7.169
  Clock Pessimism Removal :  -1.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.571       7.169         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.223       7.392 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     0.713       8.105         SYSRESETn        
 DRM_34_208/RSTA[0]                                                        f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTA

 Data arrival time                                                   8.105         Logic Levels: 0  
                                                                                   Logic: 0.223ns(23.825%), Route: 0.713ns(76.175%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.826       8.500         ntclkbufg_2      
 DRM_34_208/CLKA[0]                                                        r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                        -1.076       7.424                          
 clock uncertainty                                       0.000       7.424                          

 Removal time                                           -0.053       7.371                          

 Data required time                                                  7.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.371                          
 Data arrival time                                                  -8.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.734                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rx_buf[7]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.511
  Launch Clock Delay      :  7.169
  Clock Pessimism Removal :  -1.324

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.571       7.169         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.223       7.392 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     0.443       7.835         SYSRESETn        
 CLMA_38_272/RSCO                  td                    0.104       7.939 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_state[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.939         _N925            
 CLMA_38_276/RSCI                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rx_buf[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.939         Logic Levels: 1  
                                                                                   Logic: 0.327ns(42.468%), Route: 0.443ns(57.532%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.837       8.511         ntclkbufg_2      
 CLMA_38_276/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rx_buf[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.324       7.187                          
 clock uncertainty                                       0.000       7.187                          

 Removal time                                            0.000       7.187                          

 Data required time                                                  7.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.187                          
 Data arrival time                                                  -7.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.752                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_tick/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.511
  Launch Clock Delay      :  7.169
  Clock Pessimism Removal :  -1.324

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.571       7.169         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.223       7.392 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     0.443       7.835         SYSRESETn        
 CLMS_38_273/RSCO                  td                    0.104       7.939 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.939         _N940            
 CLMS_38_277/RSCI                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_tick/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.939         Logic Levels: 1  
                                                                                   Logic: 0.327ns(42.468%), Route: 0.443ns(57.532%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.837       8.511         ntclkbufg_2      
 CLMS_38_277/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_tick/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.324       7.187                          
 clock uncertainty                                       0.000       7.187                          

 Removal time                                            0.000       7.187                          

 Data required time                                                  7.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.187                          
 Data arrival time                                                  -7.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.752                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.376  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.169
  Launch Clock Delay      :  8.470
  Clock Pessimism Removal :  0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.799       8.470         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.261       8.731 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.532      11.263         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.282      11.545 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.609      12.154         u_rst_gen/N3     
 CLMA_38_264/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  12.154         Logic Levels: 1  
                                                                                   Logic: 0.543ns(14.739%), Route: 3.141ns(85.261%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      14.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.571      17.169         ntclkbufg_2      
 CLMA_38_264/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.925      18.094                          
 clock uncertainty                                      -0.150      17.944                          

 Recovery time                                          -0.277      17.667                          

 Data required time                                                 17.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.667                          
 Data arrival time                                                 -12.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.376  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.169
  Launch Clock Delay      :  8.470
  Clock Pessimism Removal :  0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.799       8.470         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.261       8.731 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.532      11.263         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.282      11.545 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.609      12.154         u_rst_gen/N3     
 CLMA_38_264/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  12.154         Logic Levels: 1  
                                                                                   Logic: 0.543ns(14.739%), Route: 3.141ns(85.261%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      14.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.571      17.169         ntclkbufg_2      
 CLMA_38_264/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.925      18.094                          
 clock uncertainty                                      -0.150      17.944                          

 Recovery time                                          -0.277      17.667                          

 Data required time                                                 17.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.667                          
 Data arrival time                                                 -12.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.381  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.164
  Launch Clock Delay      :  8.470
  Clock Pessimism Removal :  0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.799       8.470         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.261       8.731 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.532      11.263         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.282      11.545 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.609      12.154         u_rst_gen/N3     
 CLMA_38_264/RSCO                  td                    0.118      12.272 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      12.272         _N926            
 CLMA_38_268/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  12.272         Logic Levels: 2  
                                                                                   Logic: 0.661ns(17.386%), Route: 3.141ns(82.614%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      14.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.566      17.164         ntclkbufg_2      
 CLMA_38_268/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.925      18.089                          
 clock uncertainty                                      -0.150      17.939                          

 Recovery time                                           0.000      17.939                          

 Data required time                                                 17.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.939                          
 Data arrival time                                                 -12.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.667                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.480  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.521
  Launch Clock Delay      :  7.116
  Clock Pessimism Removal :  -0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.521       7.116         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.224       7.340 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.087       9.427         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.234       9.661 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.435      10.096         u_rst_gen/N3     
 CLMA_38_264/RSCO                  td                    0.113      10.209 f       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.209         _N926            
 CLMA_38_268/RSCI                                                          f       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  10.209         Logic Levels: 2  
                                                                                   Logic: 0.571ns(18.461%), Route: 2.522ns(81.539%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.847       8.521         ntclkbufg_2      
 CLMA_38_268/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.925       7.596                          
 clock uncertainty                                       0.150       7.746                          

 Removal time                                            0.000       7.746                          

 Data required time                                                  7.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.746                          
 Data arrival time                                                 -10.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.463                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.485  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.526
  Launch Clock Delay      :  7.116
  Clock Pessimism Removal :  -0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.521       7.116         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.224       7.340 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.087       9.427         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.234       9.661 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.435      10.096         u_rst_gen/N3     
 CLMA_38_264/RS                                                            f       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  10.096         Logic Levels: 1  
                                                                                   Logic: 0.458ns(15.369%), Route: 2.522ns(84.631%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.852       8.526         ntclkbufg_2      
 CLMA_38_264/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.925       7.601                          
 clock uncertainty                                       0.150       7.751                          

 Removal time                                           -0.211       7.540                          

 Data required time                                                  7.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.540                          
 Data arrival time                                                 -10.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.485  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.526
  Launch Clock Delay      :  7.116
  Clock Pessimism Removal :  -0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.521       7.116         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.224       7.340 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.087       9.427         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.234       9.661 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.435      10.096         u_rst_gen/N3     
 CLMA_38_264/RS                                                            f       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  10.096         Logic Levels: 1  
                                                                                   Logic: 0.458ns(15.369%), Route: 2.522ns(84.631%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.852       8.526         ntclkbufg_2      
 CLMA_38_264/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.925       7.601                          
 clock uncertainty                                       0.150       7.751                          

 Removal time                                           -0.211       7.540                          

 Data required time                                                  7.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.540                          
 Data arrival time                                                 -10.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[1]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.092  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.495
  Launch Clock Delay      :  6.501
  Clock Pessimism Removal :  0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.881       6.501         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_102_248/Q3                   tco                   0.261       6.762 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.421       7.183         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMS_102_253/Y0                   td                    0.282       7.465 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=174)      2.627      10.092         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMS_102_337/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.092         Logic Levels: 1  
                                                                                   Logic: 0.543ns(15.121%), Route: 3.048ns(84.879%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.560    1005.495         rx_clki_clkbufg  
 CLMS_102_337/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.914    1006.409                          
 clock uncertainty                                      -0.050    1006.359                          

 Recovery time                                          -0.277    1006.082                          

 Data required time                                               1006.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.082                          
 Data arrival time                                                 -10.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.990                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[2]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.092  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.495
  Launch Clock Delay      :  6.501
  Clock Pessimism Removal :  0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.881       6.501         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_102_248/Q3                   tco                   0.261       6.762 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.421       7.183         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMS_102_253/Y0                   td                    0.282       7.465 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=174)      2.627      10.092         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMS_102_337/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.092         Logic Levels: 1  
                                                                                   Logic: 0.543ns(15.121%), Route: 3.048ns(84.879%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.560    1005.495         rx_clki_clkbufg  
 CLMS_102_337/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.914    1006.409                          
 clock uncertainty                                      -0.050    1006.359                          

 Recovery time                                          -0.277    1006.082                          

 Data required time                                               1006.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.082                          
 Data arrival time                                                 -10.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.990                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[3]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.092  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.495
  Launch Clock Delay      :  6.501
  Clock Pessimism Removal :  0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.881       6.501         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_102_248/Q3                   tco                   0.261       6.762 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.421       7.183         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMS_102_253/Y0                   td                    0.282       7.465 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=174)      2.627      10.092         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMS_102_337/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.092         Logic Levels: 1  
                                                                                   Logic: 0.543ns(15.121%), Route: 3.048ns(84.879%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.560    1005.495         rx_clki_clkbufg  
 CLMS_102_337/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.914    1006.409                          
 clock uncertainty                                      -0.050    1006.359                          

 Recovery time                                          -0.277    1006.082                          

 Data required time                                               1006.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.082                          
 Data arrival time                                                 -10.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.990                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[3]/opit_0_A2Q21/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.507
  Launch Clock Delay      :  5.535
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.600       5.535         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_102_248/Q2                   tco                   0.223       5.758 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.145       5.903         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMS_102_249/Y1                   td                    0.154       6.057 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=74)       0.707       6.764         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_66_244/RSCO                  td                    0.113       6.877 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.877         _N410            
 CLMA_66_248/RSCI                                                          f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[3]/opit_0_A2Q21/RS

 Data arrival time                                                   6.877         Logic Levels: 2  
                                                                                   Logic: 0.490ns(36.513%), Route: 0.852ns(63.487%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.887       6.507         rx_clki_clkbufg  
 CLMA_66_248/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.685       5.822                          
 clock uncertainty                                       0.000       5.822                          

 Removal time                                            0.000       5.822                          

 Data required time                                                  5.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.822                          
 Data arrival time                                                  -6.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.055                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[1]/opit_0_A2Q21/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.507
  Launch Clock Delay      :  5.535
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.600       5.535         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_102_248/Q2                   tco                   0.223       5.758 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.145       5.903         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMS_102_249/Y1                   td                    0.154       6.057 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=74)       0.707       6.764         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_66_244/RSCO                  td                    0.113       6.877 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.877         _N410            
 CLMA_66_248/RSCI                                                          f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[1]/opit_0_A2Q21/RS

 Data arrival time                                                   6.877         Logic Levels: 2  
                                                                                   Logic: 0.490ns(36.513%), Route: 0.852ns(63.487%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.887       6.507         rx_clki_clkbufg  
 CLMA_66_248/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.685       5.822                          
 clock uncertainty                                       0.000       5.822                          

 Removal time                                            0.000       5.822                          

 Data required time                                                  5.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.822                          
 Data arrival time                                                  -6.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.055                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  5.535
  Clock Pessimism Removal :  -0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.600       5.535         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_102_248/Q2                   tco                   0.223       5.758 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.145       5.903         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMS_102_249/Y1                   td                    0.154       6.057 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=74)       0.381       6.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMS_94_257/RS                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/RS

 Data arrival time                                                   6.438         Logic Levels: 1  
                                                                                   Logic: 0.377ns(41.750%), Route: 0.526ns(58.250%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.877       6.497         rx_clki_clkbufg  
 CLMS_94_257/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/CLK
 clock pessimism                                        -0.914       5.583                          
 clock uncertainty                                       0.000       5.583                          

 Removal time                                           -0.211       5.372                          

 Data required time                                                  5.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.372                          
 Data arrival time                                                  -6.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.066                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : spi1_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.864       8.538         ntclkbufg_2      
 CLMA_98_265/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_265/Q0                    tco                   0.261       8.799 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.592       9.391         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in [1]
 CLMA_102_272/Y1                   td                    0.169       9.560 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_4/gateop_perm/Z
                                   net (fanout=1)        0.420       9.980         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N23507
 CLMA_98_269/Y2                    td                    0.284      10.264 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_8/gateop_perm/Z
                                   net (fanout=2)        1.049      11.313         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112
 CLMS_66_261/Y0                    td                    0.164      11.477 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N117/gateop_perm/Z
                                   net (fanout=5)        0.347      11.824         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N5
 CLMA_78_260/Y0                    td                    0.351      12.175 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_1/gateop_perm/Z
                                   net (fanout=1)        3.303      15.478         nt_spi1_cs       
 IOL_151_37/DO                     td                    0.122      15.600 f       spi1_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.600         spi1_cs_obuf/ntO 
 IOBS_152_37/PAD                   td                    2.720      18.320 f       spi1_cs_obuf/opit_0/O
                                   net (fanout=1)        0.073      18.393         spi1_cs          
 V14                                                                       f       spi1_cs (port)   

 Data arrival time                                                  18.393         Logic Levels: 6  
                                                                                   Logic: 4.071ns(41.309%), Route: 5.784ns(58.691%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.864       8.538         ntclkbufg_2      
 CLMA_98_265/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_265/Q0                    tco                   0.261       8.799 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.592       9.391         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in [1]
 CLMA_102_272/Y1                   td                    0.169       9.560 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_4/gateop_perm/Z
                                   net (fanout=1)        0.420       9.980         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N23507
 CLMA_98_269/Y2                    td                    0.284      10.264 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_8/gateop_perm/Z
                                   net (fanout=2)        1.049      11.313         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112
 CLMS_66_261/Y0                    td                    0.164      11.477 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N117/gateop_perm/Z
                                   net (fanout=5)        0.618      12.095         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N5
 CLMA_58_268/Y2                    td                    0.176      12.271 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        1.562      13.833         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.122      13.955 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.955         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.720      16.675 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      16.765         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  16.765         Logic Levels: 6  
                                                                                   Logic: 3.896ns(47.356%), Route: 4.331ns(52.644%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.868       8.542         ntclkbufg_2      
 CLMA_106_256/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK

 CLMA_106_256/Q0                   tco                   0.261       8.803 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/Q
                                   net (fanout=10)       0.628       9.431         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
 CLMS_114_261/Y0                   td                    0.214       9.645 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N270/gateop_perm/Z
                                   net (fanout=2)        0.335       9.980         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [2]
                                                         0.438      10.418 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000      10.418         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMA_114_264/Y2                   td                    0.122      10.540 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop_perm/Y
                                   net (fanout=12)       2.603      13.143         _N19             
 IOL_7_353/DO                      td                    0.122      13.265 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.265         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.720      15.985 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098      16.083         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                  16.083         Logic Levels: 4  
                                                                                   Logic: 3.877ns(51.412%), Route: 3.664ns(48.588%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[4]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.236
  Launch Clock Delay      :  7.040
  Clock Pessimism Removal :  0.789

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.481       7.040         ntclkbufg_1      
 CLMA_50_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_50_24/Q0                     tco                   0.209       7.249 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.454       7.703         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMS_46_29/Y1                     td                    0.221       7.924 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.357       8.281         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24268
 CLMS_46_33/Y2                     td                    0.173       8.454 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.244       8.698         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_46_33/Y1                     td                    0.135       8.833 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]_3/gateop_perm/Z
                                   net (fanout=40)       1.039       9.872         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19818
 CLMS_94_37/Y0                     td                    0.139      10.011 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[4]/gateop_perm/Z
                                   net (fanout=1)        1.952      11.963         u_DDR3/ddrc_paddr [4]
 HMEMC_16_1/SRB_IOL4_TX_DATA[5]                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[4]

 Data arrival time                                                  11.963         Logic Levels: 4  
                                                                                   Logic: 0.877ns(17.814%), Route: 4.046ns(82.186%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      26.236         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.789      27.025                          
 clock uncertainty                                      -0.150      26.875                          

 Setup time                                             -1.260      25.615                          

 Data required time                                                 25.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.615                          
 Data arrival time                                                 -11.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.652                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.236
  Launch Clock Delay      :  7.040
  Clock Pessimism Removal :  0.789

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.481       7.040         ntclkbufg_1      
 CLMA_50_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_50_24/Q0                     tco                   0.209       7.249 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.454       7.703         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMS_46_29/Y1                     td                    0.221       7.924 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.357       8.281         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24268
 CLMS_46_33/Y2                     td                    0.173       8.454 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.244       8.698         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_46_33/Y1                     td                    0.143       8.841 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]_3/gateop_perm/Z
                                   net (fanout=40)       1.011       9.852         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19818
 CLMA_90_52/Y0                     td                    0.281      10.133 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        1.649      11.782         u_DDR3/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  11.782         Logic Levels: 4  
                                                                                   Logic: 1.027ns(21.658%), Route: 3.715ns(78.342%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      26.236         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.789      27.025                          
 clock uncertainty                                      -0.150      26.875                          

 Setup time                                             -1.394      25.481                          

 Data required time                                                 25.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.481                          
 Data arrival time                                                 -11.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.699                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[6]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.236
  Launch Clock Delay      :  7.040
  Clock Pessimism Removal :  0.789

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.481       7.040         ntclkbufg_1      
 CLMA_50_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_50_24/Q0                     tco                   0.209       7.249 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.454       7.703         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMS_46_29/Y1                     td                    0.221       7.924 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.357       8.281         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24268
 CLMS_46_33/Y2                     td                    0.173       8.454 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.244       8.698         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_46_33/Y1                     td                    0.143       8.841 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]_3/gateop_perm/Z
                                   net (fanout=40)       1.008       9.849         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19818
 CLMA_94_52/Y0                     td                    0.281      10.130 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65[6]/gateop_perm/Z
                                   net (fanout=1)        2.018      12.148         u_DDR3/ddrc_pwdata [6]
 HMEMC_16_1/SRB_IOL3_TX_DATA[7]                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[6]

 Data arrival time                                                  12.148         Logic Levels: 4  
                                                                                   Logic: 1.027ns(20.106%), Route: 4.081ns(79.894%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      26.236         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.789      27.025                          
 clock uncertainty                                      -0.150      26.875                          

 Setup time                                             -0.895      25.980                          

 Data required time                                                 25.980                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.980                          
 Data arrival time                                                 -12.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.832                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.019
  Launch Clock Delay      :  6.196
  Clock Pessimism Removal :  -0.801

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.268       6.196         ntclkbufg_1      
 CLMA_26_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/CLK

 CLMA_26_44/Q1                     tco                   0.197       6.393 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/Q
                                   net (fanout=3)        0.440       6.833         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last [0]
 CLMA_26_48/D4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.833         Logic Levels: 0  
                                                                                   Logic: 0.197ns(30.926%), Route: 0.440ns(69.074%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.460       7.019         ntclkbufg_1      
 CLMA_26_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.801       6.218                          
 clock uncertainty                                       0.000       6.218                          

 Hold time                                              -0.056       6.162                          

 Data required time                                                  6.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.162                          
 Data arrival time                                                  -6.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.037
  Launch Clock Delay      :  6.218
  Clock Pessimism Removal :  -0.789

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.290       6.218         ntclkbufg_1      
 CLMA_46_16/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_16/Q0                     tco                   0.197       6.415 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.167       6.582         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt [0]
 CLMA_42_17/Y0                     td                    0.121       6.703 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N24_sum4/gateop_perm/Z
                                   net (fanout=1)        0.179       6.882         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N131 [4]
 CLMA_42_21/A4                                                             r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.882         Logic Levels: 1  
                                                                                   Logic: 0.318ns(47.892%), Route: 0.346ns(52.108%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478       7.037         ntclkbufg_1      
 CLMA_42_21/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.789       6.248                          
 clock uncertainty                                       0.000       6.248                          

 Hold time                                              -0.044       6.204                          

 Data required time                                                  6.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.204                          
 Data arrival time                                                  -6.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.678                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[1]/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.028
  Launch Clock Delay      :  6.210
  Clock Pessimism Removal :  -0.801

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282       6.210         ntclkbufg_1      
 CLMS_26_33/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/CLK

 CLMS_26_33/Q2                     tco                   0.197       6.407 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.138       6.545         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt [6]
 CLMA_26_32/Y0                     td                    0.174       6.719 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N316_8/gateop_perm/Z
                                   net (fanout=2)        0.108       6.827         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N316
 CLMA_26_40/A0                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.827         Logic Levels: 1  
                                                                                   Logic: 0.371ns(60.130%), Route: 0.246ns(39.870%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       7.028         ntclkbufg_1      
 CLMA_26_40/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.801       6.227                          
 clock uncertainty                                       0.000       6.227                          

 Hold time                                              -0.082       6.145                          

 Data required time                                                  6.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.145                          
 Data arrival time                                                  -6.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.682                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.210
  Launch Clock Delay      :  5.867
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729      20.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      21.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.867         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.867         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.214      23.081 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        3.049      26.130         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_88/A4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.130         Logic Levels: 0  
                                                                                   Logic: 1.214ns(28.478%), Route: 3.049ns(71.522%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282      26.210         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      26.742                          
 clock uncertainty                                      -0.150      26.592                          

 Setup time                                             -0.081      26.511                          

 Data required time                                                 26.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.511                          
 Data arrival time                                                 -26.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.381                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L1
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.210
  Launch Clock Delay      :  5.867
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729      20.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      21.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.867         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.867         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.214      23.081 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        2.969      26.050         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_89/C1                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  26.050         Logic Levels: 0  
                                                                                   Logic: 1.214ns(29.022%), Route: 2.969ns(70.978%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282      26.210         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      26.742                          
 clock uncertainty                                      -0.150      26.592                          

 Setup time                                             -0.154      26.438                          

 Data required time                                                 26.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.438                          
 Data arrival time                                                 -26.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.388                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.879  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.214
  Launch Clock Delay      :  5.867
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729      20.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      21.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.867         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.867         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.291      23.158 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        3.049      26.207         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_92/CD                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  26.207         Logic Levels: 0  
                                                                                   Logic: 1.291ns(29.747%), Route: 3.049ns(70.253%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.286      26.214         ntclkbufg_1      
 CLMA_26_92/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                         0.532      26.746                          
 clock uncertainty                                      -0.150      26.596                          

 Setup time                                              0.002      26.598                          

 Data required time                                                 26.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.598                          
 Data arrival time                                                 -26.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.024
  Launch Clock Delay      :  5.196
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      25.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.196         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.196         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      26.226 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.871      28.097         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_77/A4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.097         Logic Levels: 0  
                                                                                   Logic: 1.030ns(35.505%), Route: 1.871ns(64.495%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729      24.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      25.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465      27.024         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      26.492                          
 clock uncertainty                                       0.150      26.642                          

 Hold time                                              -0.044      26.598                          

 Data required time                                                 26.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.598                          
 Data arrival time                                                 -28.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.499                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.024
  Launch Clock Delay      :  5.196
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      25.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.196         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.196         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      26.226 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.938      28.164         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_76/D4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.164         Logic Levels: 0  
                                                                                   Logic: 1.030ns(34.704%), Route: 1.938ns(65.296%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729      24.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      25.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465      27.024         ntclkbufg_1      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      26.492                          
 clock uncertainty                                       0.150      26.642                          

 Hold time                                              -0.046      26.596                          

 Data required time                                                 26.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.596                          
 Data arrival time                                                 -28.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.568                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.037
  Launch Clock Delay      :  5.196
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      25.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.196         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.196         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      26.226 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        2.097      28.323         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/C4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.323         Logic Levels: 0  
                                                                                   Logic: 1.030ns(32.939%), Route: 2.097ns(67.061%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729      24.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      25.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478      27.037         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      26.505                          
 clock uncertainty                                       0.150      26.655                          

 Hold time                                              -0.046      26.609                          

 Data required time                                                 26.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.609                          
 Data arrival time                                                 -28.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.714                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_inv_L5Q_perm/L3
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.209
  Launch Clock Delay      :  7.043
  Clock Pessimism Removal :  0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.481       7.043         ntclkbufg_2      
 DRM_34_208/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_34_208/QA1[9]                 tco                   1.897       8.940 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/DOA[9]
                                   net (fanout=8)        2.229      11.169         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rd_data_ram [40]
 CLMA_86_108/Y0                    td                    0.131      11.300 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N224_1/gateop_perm/Z
                                   net (fanout=2)        0.614      11.914         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/wr_en_rx_lose_en
                                                         0.310      12.224 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.224         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1276
 CLMA_86_72/COUT                   td                    0.083      12.307 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.307         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1278
                                                         0.055      12.362 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.362         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1280
 CLMA_86_76/Y3                     td                    0.305      12.667 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.358      13.025         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N2 [7]
 CLMA_90_72/Y3                     td                    0.135      13.160 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=8)        0.365      13.525         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wwptr [7]
 CLMS_94_73/COUT                   td                    0.346      13.871 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N62.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.871         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N62.co [4]
                                                         0.057      13.928 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N62.fsub_5/gateop_A2/Cout
                                                         0.000      13.928         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N62.co [6]
 CLMS_94_77/Y3                     td                    0.305      14.233 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N62.fsub_7/gateop_A2/Y1
                                   net (fanout=1)        0.236      14.469         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N135 [7]
 CLMS_94_81/D3                                                             r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  14.469         Logic Levels: 6  
                                                                                   Logic: 3.624ns(48.802%), Route: 3.802ns(51.198%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      14.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.279      16.209         ntclkbufg_2      
 CLMS_94_81/CLK                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.632      16.841                          
 clock uncertainty                                      -0.150      16.691                          

 Setup time                                             -0.215      16.476                          

 Data required time                                                 16.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.476                          
 Data arrival time                                                 -14.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.007                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[12]/opit_0_inv_L5Q_perm/L1
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.214
  Launch Clock Delay      :  7.043
  Clock Pessimism Removal :  0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.481       7.043         ntclkbufg_2      
 DRM_34_208/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_34_208/QA1[9]                 tco                   1.897       8.940 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/DOA[9]
                                   net (fanout=8)        2.229      11.169         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rd_data_ram [40]
 CLMA_86_108/Y0                    td                    0.131      11.300 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N224_1/gateop_perm/Z
                                   net (fanout=2)        0.614      11.914         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/wr_en_rx_lose_en
                                                         0.310      12.224 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.224         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1276
 CLMA_86_72/COUT                   td                    0.083      12.307 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.307         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1278
                                                         0.055      12.362 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.362         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1280
 CLMA_86_76/COUT                   td                    0.083      12.445 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.445         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1282
                                                         0.055      12.500 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.500         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1284
 CLMA_86_80/Y3                     td                    0.305      12.805 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.362      13.167         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N2 [11]
 CLMA_94_80/Y3                     td                    0.135      13.302 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=8)        0.364      13.666         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wwptr [11]
 CLMA_94_76/COUT                   td                    0.346      14.012 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.012         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.co [8]
 CLMA_94_80/Y0                     td                    0.158      14.170 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_9/gateop/Y
                                   net (fanout=1)        0.361      14.531         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N133 [8]
 CLMS_94_85/A1                                                             r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[12]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  14.531         Logic Levels: 7  
                                                                                   Logic: 3.558ns(47.516%), Route: 3.930ns(52.484%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      14.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.284      16.214         ntclkbufg_2      
 CLMS_94_85/CLK                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.632      16.846                          
 clock uncertainty                                      -0.150      16.696                          

 Setup time                                             -0.149      16.547                          

 Data required time                                                 16.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.547                          
 Data arrival time                                                 -14.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.016                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_L5Q_perm/L1
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.214
  Launch Clock Delay      :  7.043
  Clock Pessimism Removal :  0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.481       7.043         ntclkbufg_2      
 DRM_34_208/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_34_208/QA1[9]                 tco                   1.897       8.940 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/DOA[9]
                                   net (fanout=8)        2.229      11.169         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rd_data_ram [40]
 CLMA_86_108/Y0                    td                    0.131      11.300 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N224_1/gateop_perm/Z
                                   net (fanout=2)        0.614      11.914         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/wr_en_rx_lose_en
                                                         0.310      12.224 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.224         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1276
 CLMA_86_72/COUT                   td                    0.083      12.307 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.307         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1278
 CLMA_86_76/Y1                     td                    0.305      12.612 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.358      12.970         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N2 [5]
 CLMA_90_72/Y1                     td                    0.135      13.105 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.241      13.346         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wwptr [5]
                                                         0.307      13.653 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_1/gateop_A2/Cout
                                                         0.000      13.653         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.co [2]
 CLMA_94_72/COUT                   td                    0.083      13.736 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.736         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.co [4]
 CLMA_94_76/Y1                     td                    0.305      14.041 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.473      14.514         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N133 [5]
 CLMS_94_85/B1                                                             r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  14.514         Logic Levels: 6  
                                                                                   Logic: 3.556ns(47.597%), Route: 3.915ns(52.403%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      14.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.284      16.214         ntclkbufg_2      
 CLMS_94_85/CLK                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.632      16.846                          
 clock uncertainty                                      -0.150      16.696                          

 Setup time                                             -0.144      16.552                          

 Data required time                                                 16.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.552                          
 Data arrival time                                                 -14.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.038                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[3]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[3]
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.076
  Launch Clock Delay      :  6.240
  Clock Pessimism Removal :  -0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.310       6.240         ntclkbufg_2      
 CLMS_54_129/CLK                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[3]/opit_0_inv_L6Q_perm/CLK

 CLMS_54_129/Y2                    tco                   0.281       6.521 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[3]/opit_0_inv_L6Q_perm/Q
                                   net (fanout=4)        0.236       6.757         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num [3]
 DRM_62_104/ADA0[3]                                                        f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[3]

 Data arrival time                                                   6.757         Logic Levels: 0  
                                                                                   Logic: 0.281ns(54.352%), Route: 0.236ns(45.648%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.514       7.076         ntclkbufg_2      
 DRM_62_104/CLKA[0]                                                        r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.632       6.444                          
 clock uncertainty                                       0.000       6.444                          

 Hold time                                               0.005       6.449                          

 Data required time                                                  6.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.449                          
 Data arrival time                                                  -6.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_txaddr[20]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/descriptor_tx0[20]/opit_0/D
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.075
  Launch Clock Delay      :  6.246
  Clock Pessimism Removal :  -0.802

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.316       6.246         ntclkbufg_2      
 CLMS_66_133/CLK                                                           r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_txaddr[20]/opit_0_inv/CLK

 CLMS_66_133/Q0                    tco                   0.198       6.444 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_txaddr[20]/opit_0_inv/Q
                                   net (fanout=2)        0.142       6.586         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_txaddr [20]
 CLMA_66_132/M0                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/descriptor_tx0[20]/opit_0/D

 Data arrival time                                                   6.586         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.513       7.075         ntclkbufg_2      
 CLMA_66_132/CLK                                                           r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/descriptor_tx0[20]/opit_0/CLK
 clock pessimism                                        -0.802       6.273                          
 clock uncertainty                                       0.000       6.273                          

 Hold time                                              -0.003       6.270                          

 Data required time                                                  6.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.270                          
 Data arrival time                                                  -6.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_1/gateop/M2
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.039
  Launch Clock Delay      :  6.223
  Clock Pessimism Removal :  -0.790

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.293       6.223         ntclkbufg_2      
 CLMA_50_140/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK

 CLMA_50_140/Y0                    tco                   0.281       6.504 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/Q
                                   net (fanout=68)       0.385       6.889         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [6]
 CLMS_38_149/M2                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_1/gateop/M2

 Data arrival time                                                   6.889         Logic Levels: 0  
                                                                                   Logic: 0.281ns(42.192%), Route: 0.385ns(57.808%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.477       7.039         ntclkbufg_2      
 CLMS_38_149/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_1/gateop/WCLK
 clock pessimism                                        -0.790       6.249                          
 clock uncertainty                                       0.000       6.249                          

 Hold time                                               0.313       6.562                          

 Data required time                                                  6.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.562                          
 Data arrival time                                                  -6.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.256
  Launch Clock Delay      :  5.926
  Clock Pessimism Removal :  0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.926         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       6.362 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.362         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.362         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       6.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.256         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.671       7.927                          
 clock uncertainty                                      -0.150       7.777                          

 Setup time                                             -0.065       7.712                          

 Data required time                                                  7.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.712                          
 Data arrival time                                                  -6.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.256
  Launch Clock Delay      :  5.926
  Clock Pessimism Removal :  0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.926         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       6.362 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.362         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.362         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       6.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.256         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.671       7.927                          
 clock uncertainty                                      -0.150       7.777                          

 Setup time                                             -0.065       7.712                          

 Data required time                                                  7.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.712                          
 Data arrival time                                                  -6.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.256
  Launch Clock Delay      :  5.926
  Clock Pessimism Removal :  0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.926         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       6.362 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.362         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.362         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       6.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.256         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.671       7.927                          
 clock uncertainty                                      -0.150       7.777                          

 Setup time                                             -0.065       7.712                          

 Data required time                                                  7.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.712                          
 Data arrival time                                                  -6.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.947
  Launch Clock Delay      :  5.246
  Clock Pessimism Removal :  -0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       5.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       5.246         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       5.607 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.607         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.607         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.947         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.671       5.276                          
 clock uncertainty                                       0.000       5.276                          

 Hold time                                              -0.043       5.233                          

 Data required time                                                  5.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.233                          
 Data arrival time                                                  -5.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.947
  Launch Clock Delay      :  5.246
  Clock Pessimism Removal :  -0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       5.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       5.246         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       5.607 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.607         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.607         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.947         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.671       5.276                          
 clock uncertainty                                       0.000       5.276                          

 Hold time                                              -0.043       5.233                          

 Data required time                                                  5.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.233                          
 Data arrival time                                                  -5.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.947
  Launch Clock Delay      :  5.246
  Clock Pessimism Removal :  -0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       5.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       5.246         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       5.607 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.607         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.607         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.947         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.671       5.276                          
 clock uncertainty                                       0.000       5.276                          

 Hold time                                              -0.043       5.233                          

 Data required time                                                  5.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.233                          
 Data arrival time                                                  -5.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.196
  Launch Clock Delay      :  7.014
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.455       7.014         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_68/Q0                     tco                   0.209       7.223 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.478       7.701         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   7.701         Logic Levels: 0  
                                                                                   Logic: 0.209ns(30.422%), Route: 0.478ns(69.578%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       8.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.196         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.196         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.532       9.728                          
 clock uncertainty                                      -0.150       9.578                          

 Setup time                                             -0.541       9.037                          

 Data required time                                                  9.037                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.037                          
 Data arrival time                                                  -7.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.336                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.196
  Launch Clock Delay      :  7.028
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       7.028         ntclkbufg_1      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMS_26_81/Q0                     tco                   0.209       7.237 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.356       7.593         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMS_26_77/Y1                     td                    0.221       7.814 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.353       8.167         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   8.167         Logic Levels: 1  
                                                                                   Logic: 0.430ns(37.752%), Route: 0.709ns(62.248%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       8.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.196         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.196         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.532       9.728                          
 clock uncertainty                                      -0.150       9.578                          

 Setup time                                             -0.051       9.527                          

 Data required time                                                  9.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.527                          
 Data arrival time                                                  -8.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.360                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.196
  Launch Clock Delay      :  7.019
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.460       7.019         ntclkbufg_1      
 CLMA_26_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_72/Q3                     tco                   0.209       7.228 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.363       7.591         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   7.591         Logic Levels: 0  
                                                                                   Logic: 0.209ns(36.538%), Route: 0.363ns(63.462%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       8.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.196         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.196         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.532       9.728                          
 clock uncertainty                                      -0.150       9.578                          

 Setup time                                             -0.588       8.990                          

 Data required time                                                  8.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.990                          
 Data arrival time                                                  -7.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.399                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.856  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.867
  Launch Clock Delay      :  6.191
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.263       6.191         ntclkbufg_1      
 CLMA_26_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_72/Q3                     tco                   0.197       6.388 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.250       6.638         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.638         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.072%), Route: 0.250ns(55.928%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.867         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.867         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.532       5.335                          
 clock uncertainty                                       0.150       5.485                          

 Hold time                                               0.416       5.901                          

 Data required time                                                  5.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.901                          
 Data arrival time                                                  -6.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.867
  Launch Clock Delay      :  6.210
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282       6.210         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMS_26_89/Q2                     tco                   0.198       6.408 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.372       6.780         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   6.780         Logic Levels: 0  
                                                                                   Logic: 0.198ns(34.737%), Route: 0.372ns(65.263%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.867         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.867         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.532       5.335                          
 clock uncertainty                                       0.150       5.485                          

 Hold time                                               0.529       6.014                          

 Data required time                                                  6.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.014                          
 Data arrival time                                                  -6.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.766                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.856  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.867
  Launch Clock Delay      :  6.191
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.263       6.191         ntclkbufg_1      
 CLMA_26_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMA_26_48/Q3                     tco                   0.198       6.389 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.397       6.786         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   6.786         Logic Levels: 0  
                                                                                   Logic: 0.198ns(33.277%), Route: 0.397ns(66.723%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.867         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.867         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.532       5.335                          
 clock uncertainty                                       0.150       5.485                          

 Hold time                                               0.529       6.014                          

 Data required time                                                  6.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.014                          
 Data arrival time                                                  -6.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.772                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.238  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  5.115
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.526       5.115         rx_clki_clkbufg  
 CLMA_146_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/CLK

 CLMA_146_245/Q2                   tco                   0.206       5.321 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       1.434       6.755         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [4]
 CLMA_126_336/Y0                   td                    0.226       6.981 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_8/gateop_perm/Z
                                   net (fanout=2)        0.241       7.222         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N23711
 CLMA_126_336/Y3                   td                    0.135       7.357 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/gateop_perm/Z
                                   net (fanout=8)        0.418       7.775         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
 CLMA_118_333/Y2                   td                    0.308       8.083 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/gateop_perm/Z
                                   net (fanout=1)        0.240       8.323         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18519
 CLMA_118_333/Y0                   td                    0.226       8.549 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/gateop_perm/Z
                                   net (fanout=3)        0.361       8.910         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18518
 CLMA_118_329/Y1                   td                    0.221       9.131 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/gateop/F
                                   net (fanout=2)        0.408       9.539         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
 CLMA_126_328/B4                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.539         Logic Levels: 5  
                                                                                   Logic: 1.322ns(29.882%), Route: 3.102ns(70.118%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.288    1004.417         rx_clki_clkbufg  
 CLMA_126_328/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.877                          
 clock uncertainty                                      -0.050    1004.827                          

 Setup time                                             -0.073    1004.754                          

 Data required time                                               1004.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.754                          
 Data arrival time                                                  -9.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.215                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.238  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  5.115
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.526       5.115         rx_clki_clkbufg  
 CLMA_146_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/CLK

 CLMA_146_245/Q2                   tco                   0.206       5.321 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       1.434       6.755         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [4]
 CLMA_126_336/Y0                   td                    0.226       6.981 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_8/gateop_perm/Z
                                   net (fanout=2)        0.241       7.222         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N23711
 CLMA_126_336/Y3                   td                    0.135       7.357 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/gateop_perm/Z
                                   net (fanout=8)        0.418       7.775         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
 CLMA_118_333/Y2                   td                    0.308       8.083 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/gateop_perm/Z
                                   net (fanout=1)        0.240       8.323         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18519
 CLMA_118_333/Y0                   td                    0.226       8.549 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/gateop_perm/Z
                                   net (fanout=3)        0.361       8.910         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18518
 CLMA_118_329/Y1                   td                    0.221       9.131 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/gateop/F
                                   net (fanout=2)        0.379       9.510         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
 CLMA_126_328/A4                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.510         Logic Levels: 5  
                                                                                   Logic: 1.322ns(30.080%), Route: 3.073ns(69.920%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.288    1004.417         rx_clki_clkbufg  
 CLMA_126_328/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.877                          
 clock uncertainty                                      -0.050    1004.827                          

 Setup time                                             -0.071    1004.756                          

 Data required time                                               1004.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.756                          
 Data arrival time                                                  -9.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.246                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[9]/opit_0_A2Q21/CE
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.467
  Launch Clock Delay      :  5.124
  Clock Pessimism Removal :  0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.535       5.124         rx_clki_clkbufg  
 DRM_62_248/CLKB[0]                                                        r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_248/QB0[8]                 tco                   1.861       6.985 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[8]
                                   net (fanout=4)        1.252       8.237         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/ram_rdata [8]
 CLMA_94_276/Y0                    td                    0.192       8.429 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d/opit_0_L5Q_perm/Z
                                   net (fanout=2)        1.028       9.457         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpdv_o
 CLMA_66_248/CECO                  td                    0.102       9.559 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.559         _N1210           
 CLMA_66_252/CECO                  td                    0.000       9.559 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.559         _N1209           
 CLMA_66_256/CECI                                                          f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[9]/opit_0_A2Q21/CE

 Data arrival time                                                   9.559         Logic Levels: 3  
                                                                                   Logic: 2.155ns(48.591%), Route: 2.280ns(51.409%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.338    1004.467         rx_clki_clkbufg  
 CLMA_66_256/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[9]/opit_0_A2Q21/CLK
 clock pessimism                                         0.622    1005.089                          
 clock uncertainty                                      -0.050    1005.039                          

 Setup time                                             -0.227    1004.812                          

 Data required time                                               1004.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.812                          
 Data arrival time                                                  -9.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[0]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[0]/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.179  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.111
  Launch Clock Delay      :  4.472
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.343       4.472         rx_clki_clkbufg  
 CLMS_66_253/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[0]/opit_0/CLK

 CLMS_66_253/Q0                    tco                   0.197       4.669 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[0]/opit_0/Q
                                   net (fanout=1)        0.110       4.779         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta [0]
 CLMS_66_245/A4                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.779         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.169%), Route: 0.110ns(35.831%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.522       5.111         rx_clki_clkbufg  
 CLMS_66_245/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.460       4.651                          
 clock uncertainty                                       0.000       4.651                          

 Hold time                                              -0.055       4.596                          

 Data required time                                                  4.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.596                          
 Data arrival time                                                  -4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.183                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[0]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[0]/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.104
  Launch Clock Delay      :  4.439
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.310       4.439         rx_clki_clkbufg  
 CLMS_54_241/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[0]/opit_0/CLK

 CLMS_54_241/Q2                    tco                   0.197       4.636 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[0]/opit_0/Q
                                   net (fanout=1)        0.183       4.819         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3 [0]
 CLMA_58_245/CD                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[0]/opit_0/D

 Data arrival time                                                   4.819         Logic Levels: 0  
                                                                                   Logic: 0.197ns(51.842%), Route: 0.183ns(48.158%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.515       5.104         rx_clki_clkbufg  
 CLMA_58_245/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[0]/opit_0/CLK
 clock pessimism                                        -0.618       4.486                          
 clock uncertainty                                       0.000       4.486                          

 Hold time                                               0.027       4.513                          

 Data required time                                                  4.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.513                          
 Data arrival time                                                  -4.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rlast_d4/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rlast_d5/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  4.435
  Clock Pessimism Removal :  -0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.306       4.435         rx_clki_clkbufg  
 CLMA_94_284/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rlast_d4/opit_0/CLK

 CLMA_94_284/Q1                    tco                   0.197       4.632 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rlast_d4/opit_0/Q
                                   net (fanout=1)        0.138       4.770         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rlast_d4
 CLMA_94_284/AD                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rlast_d5/opit_0/D

 Data arrival time                                                   4.770         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.506       5.095         rx_clki_clkbufg  
 CLMA_94_284/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rlast_d5/opit_0/CLK
 clock pessimism                                        -0.660       4.435                          
 clock uncertainty                                       0.000       4.435                          

 Hold time                                               0.028       4.463                          

 Data required time                                                  4.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.463                          
 Data arrival time                                                  -4.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.196
  Launch Clock Delay      :  7.057
  Clock Pessimism Removal :  0.789

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.498       7.057         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.206       7.263 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       1.354       8.617         u_DDR3/global_reset_n
 CLMS_26_77/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.617         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.205%), Route: 1.354ns(86.795%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.268      26.196         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.789      26.985                          
 clock uncertainty                                      -0.150      26.835                          

 Recovery time                                          -0.212      26.623                          

 Data required time                                                 26.623                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.623                          
 Data arrival time                                                  -8.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.006                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[13]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.199
  Launch Clock Delay      :  7.057
  Clock Pessimism Removal :  0.789

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.498       7.057         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.206       7.263 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       1.132       8.395         u_DDR3/global_reset_n
 CLMA_46_16/RSCO                   td                    0.094       8.489 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.489         _N1013           
 CLMA_46_20/RSCO                   td                    0.078       8.567 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.567         _N1012           
 CLMA_46_24/RSCO                   td                    0.078       8.645 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.645         _N1011           
 CLMA_46_28/RSCO                   td                    0.078       8.723 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.723         _N1010           
 CLMA_46_32/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[13]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   8.723         Logic Levels: 4  
                                                                                   Logic: 0.534ns(32.053%), Route: 1.132ns(67.947%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.271      26.199         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.789      26.988                          
 clock uncertainty                                      -0.150      26.838                          

 Recovery time                                           0.000      26.838                          

 Data required time                                                 26.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.838                          
 Data arrival time                                                  -8.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[15]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.199
  Launch Clock Delay      :  7.057
  Clock Pessimism Removal :  0.789

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.498       7.057         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.206       7.263 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       1.132       8.395         u_DDR3/global_reset_n
 CLMA_46_16/RSCO                   td                    0.094       8.489 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.489         _N1013           
 CLMA_46_20/RSCO                   td                    0.078       8.567 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.567         _N1012           
 CLMA_46_24/RSCO                   td                    0.078       8.645 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.645         _N1011           
 CLMA_46_28/RSCO                   td                    0.078       8.723 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.723         _N1010           
 CLMA_46_32/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[15]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   8.723         Logic Levels: 4  
                                                                                   Logic: 0.534ns(32.053%), Route: 1.132ns(67.947%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.271      26.199         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[15]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.789      26.988                          
 clock uncertainty                                      -0.150      26.838                          

 Recovery time                                           0.000      26.838                          

 Data required time                                                 26.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.838                          
 Data arrival time                                                  -8.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.047
  Launch Clock Delay      :  6.229
  Clock Pessimism Removal :  -0.789

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.301       6.229         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.198       6.427 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       0.354       6.781         u_DDR3/global_reset_n
 CLMA_26_24/RS                                                             r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.781         Logic Levels: 0  
                                                                                   Logic: 0.198ns(35.870%), Route: 0.354ns(64.130%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.488       7.047         ntclkbufg_1      
 CLMA_26_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.789       6.258                          
 clock uncertainty                                       0.000       6.258                          

 Removal time                                           -0.195       6.063                          

 Data required time                                                  6.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.063                          
 Data arrival time                                                  -6.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.718                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.047
  Launch Clock Delay      :  6.229
  Clock Pessimism Removal :  -0.789

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.301       6.229         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.198       6.427 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       0.354       6.781         u_DDR3/global_reset_n
 CLMA_26_24/RS                                                             r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.781         Logic Levels: 0  
                                                                                   Logic: 0.198ns(35.870%), Route: 0.354ns(64.130%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.488       7.047         ntclkbufg_1      
 CLMA_26_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.789       6.258                          
 clock uncertainty                                       0.000       6.258                          

 Removal time                                           -0.195       6.063                          

 Data required time                                                  6.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.063                          
 Data arrival time                                                  -6.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.718                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.047
  Launch Clock Delay      :  6.229
  Clock Pessimism Removal :  -0.789

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.301       6.229         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.198       6.427 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       0.354       6.781         u_DDR3/global_reset_n
 CLMA_26_24/RS                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.781         Logic Levels: 0  
                                                                                   Logic: 0.198ns(35.870%), Route: 0.354ns(64.130%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.488       7.047         ntclkbufg_1      
 CLMA_26_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.789       6.258                          
 clock uncertainty                                       0.000       6.258                          

 Removal time                                           -0.195       6.063                          

 Data required time                                                  6.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.063                          
 Data arrival time                                                  -6.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.718                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[11]/opit_0_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.259  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.183
  Launch Clock Delay      :  7.074
  Clock Pessimism Removal :  0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.512       7.074         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.209       7.283 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     1.731       9.014         SYSRESETn        
 CLMA_102_200/Y0                   td                    0.139       9.153 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=133)      2.165      11.318         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_114_32/RSCO                  td                    0.102      11.420 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      11.420         _N1047           
 CLMA_114_36/RSCO                  td                    0.074      11.494 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      11.494         _N1046           
 CLMA_114_40/RSCO                  td                    0.074      11.568 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[26]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      11.568         _N1045           
 CLMA_114_44/RSCO                  td                    0.074      11.642 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[23]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      11.642         _N1044           
 CLMA_114_48/RSCI                                                          f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[11]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  11.642         Logic Levels: 5  
                                                                                   Logic: 0.672ns(14.711%), Route: 3.896ns(85.289%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      14.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.253      16.183         ntclkbufg_2      
 CLMA_114_48/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[11]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.632      16.815                          
 clock uncertainty                                      -0.150      16.665                          

 Recovery time                                           0.000      16.665                          

 Data required time                                                 16.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.665                          
 Data arrival time                                                 -11.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[3]/opit_0_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.259  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.183
  Launch Clock Delay      :  7.074
  Clock Pessimism Removal :  0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.512       7.074         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.209       7.283 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     1.731       9.014         SYSRESETn        
 CLMA_102_200/Y0                   td                    0.139       9.153 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=133)      2.165      11.318         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_114_32/RSCO                  td                    0.102      11.420 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      11.420         _N1047           
 CLMA_114_36/RSCO                  td                    0.074      11.494 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      11.494         _N1046           
 CLMA_114_40/RSCO                  td                    0.074      11.568 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[26]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      11.568         _N1045           
 CLMA_114_44/RSCO                  td                    0.074      11.642 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[23]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      11.642         _N1044           
 CLMA_114_48/RSCI                                                          f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[3]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  11.642         Logic Levels: 5  
                                                                                   Logic: 0.672ns(14.711%), Route: 3.896ns(85.289%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      14.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.253      16.183         ntclkbufg_2      
 CLMA_114_48/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[3]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.632      16.815                          
 clock uncertainty                                      -0.150      16.665                          

 Recovery time                                           0.000      16.665                          

 Data required time                                                 16.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.665                          
 Data arrival time                                                 -11.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[2]/opit_0_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.238  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.204
  Launch Clock Delay      :  7.074
  Clock Pessimism Removal :  0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.512       7.074         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.209       7.283 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     1.731       9.014         SYSRESETn        
 CLMA_102_200/Y0                   td                    0.139       9.153 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=133)      2.257      11.410         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_130_37/RS                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.410         Logic Levels: 1  
                                                                                   Logic: 0.348ns(8.026%), Route: 3.988ns(91.974%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      14.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.274      16.204         ntclkbufg_2      
 CLMA_130_37/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.632      16.836                          
 clock uncertainty                                      -0.150      16.686                          

 Recovery time                                          -0.212      16.474                          

 Data required time                                                 16.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.474                          
 Data arrival time                                                 -11.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.064                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_tick/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.060
  Launch Clock Delay      :  6.242
  Clock Pessimism Removal :  -0.805

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.312       6.242         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.197       6.439 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     0.442       6.881         SYSRESETn        
 CLMS_38_273/RSCO                  td                    0.092       6.973 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.973         _N940            
 CLMS_38_277/RSCI                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_tick/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.973         Logic Levels: 1  
                                                                                   Logic: 0.289ns(39.535%), Route: 0.442ns(60.465%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.498       7.060         ntclkbufg_2      
 CLMS_38_277/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_tick/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.805       6.255                          
 clock uncertainty                                       0.000       6.255                          

 Removal time                                            0.000       6.255                          

 Data required time                                                  6.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.255                          
 Data arrival time                                                  -6.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.718                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rx_buf[7]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.060
  Launch Clock Delay      :  6.242
  Clock Pessimism Removal :  -0.805

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.312       6.242         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.197       6.439 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     0.442       6.881         SYSRESETn        
 CLMA_38_272/RSCO                  td                    0.092       6.973 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_state[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.973         _N925            
 CLMA_38_276/RSCI                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rx_buf[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.973         Logic Levels: 1  
                                                                                   Logic: 0.289ns(39.535%), Route: 0.442ns(60.465%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.498       7.060         ntclkbufg_2      
 CLMA_38_276/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rx_buf[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.805       6.255                          
 clock uncertainty                                       0.000       6.255                          

 Removal time                                            0.000       6.255                          

 Data required time                                                  6.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.255                          
 Data arrival time                                                  -6.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.718                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[30]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.088
  Launch Clock Delay      :  6.242
  Clock Pessimism Removal :  -0.794

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.312       6.242         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.197       6.439 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     0.394       6.833         SYSRESETn        
 CLMA_22_265/RS                                                            f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[30]/opit_0_inv/RS

 Data arrival time                                                   6.833         Logic Levels: 0  
                                                                                   Logic: 0.197ns(33.333%), Route: 0.394ns(66.667%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.526       7.088         ntclkbufg_2      
 CLMA_22_265/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[30]/opit_0_inv/CLK
 clock pessimism                                        -0.794       6.294                          
 clock uncertainty                                       0.000       6.294                          

 Removal time                                           -0.186       6.108                          

 Data required time                                                  6.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.108                          
 Data arrival time                                                  -6.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.242
  Launch Clock Delay      :  7.016
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.457       7.016         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.206       7.222 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.470       9.692         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.226       9.918 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.486      10.404         u_rst_gen/N3     
 CLMA_38_264/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  10.404         Logic Levels: 1  
                                                                                   Logic: 0.432ns(12.751%), Route: 2.956ns(87.249%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      14.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.312      16.242         ntclkbufg_2      
 CLMA_38_264/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.532      16.774                          
 clock uncertainty                                      -0.150      16.624                          

 Recovery time                                          -0.223      16.401                          

 Data required time                                                 16.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.401                          
 Data arrival time                                                 -10.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.997                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.242
  Launch Clock Delay      :  7.016
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.457       7.016         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.206       7.222 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.470       9.692         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.226       9.918 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.486      10.404         u_rst_gen/N3     
 CLMA_38_264/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  10.404         Logic Levels: 1  
                                                                                   Logic: 0.432ns(12.751%), Route: 2.956ns(87.249%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      14.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.312      16.242         ntclkbufg_2      
 CLMA_38_264/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.532      16.774                          
 clock uncertainty                                      -0.150      16.624                          

 Recovery time                                          -0.223      16.401                          

 Data required time                                                 16.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.401                          
 Data arrival time                                                 -10.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.997                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.247  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.237
  Launch Clock Delay      :  7.016
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.457       7.016         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.206       7.222 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.470       9.692         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.226       9.918 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.486      10.404         u_rst_gen/N3     
 CLMA_38_264/RSCO                  td                    0.094      10.498 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.498         _N926            
 CLMA_38_268/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  10.498         Logic Levels: 2  
                                                                                   Logic: 0.526ns(15.106%), Route: 2.956ns(84.894%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      14.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.307      16.237         ntclkbufg_2      
 CLMA_38_268/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.532      16.769                          
 clock uncertainty                                      -0.150      16.619                          

 Recovery time                                           0.000      16.619                          

 Data required time                                                 16.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.619                          
 Data arrival time                                                 -10.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.121                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.349  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.069
  Launch Clock Delay      :  6.188
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.260       6.188         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.198       6.386 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.859       8.245         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.200       8.445 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.416       8.861         u_rst_gen/N3     
 CLMA_38_264/RSCO                  td                    0.092       8.953 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.953         _N926            
 CLMA_38_268/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   8.953         Logic Levels: 2  
                                                                                   Logic: 0.490ns(17.722%), Route: 2.275ns(82.278%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.507       7.069         ntclkbufg_2      
 CLMA_38_268/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.532       6.537                          
 clock uncertainty                                       0.150       6.687                          

 Removal time                                            0.000       6.687                          

 Data required time                                                  6.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.687                          
 Data arrival time                                                  -8.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.354  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.074
  Launch Clock Delay      :  6.188
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.260       6.188         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.198       6.386 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.859       8.245         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.206       8.451 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.417       8.868         u_rst_gen/N3     
 CLMA_38_264/RS                                                            f       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   8.868         Logic Levels: 1  
                                                                                   Logic: 0.404ns(15.075%), Route: 2.276ns(84.925%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.512       7.074         ntclkbufg_2      
 CLMA_38_264/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.532       6.542                          
 clock uncertainty                                       0.150       6.692                          

 Removal time                                           -0.186       6.506                          

 Data required time                                                  6.506                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.506                          
 Data arrival time                                                  -8.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.354  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.074
  Launch Clock Delay      :  6.188
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.260       6.188         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.198       6.386 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.859       8.245         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.206       8.451 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.417       8.868         u_rst_gen/N3     
 CLMA_38_264/RS                                                            f       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   8.868         Logic Levels: 1  
                                                                                   Logic: 0.404ns(15.075%), Route: 2.276ns(84.925%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.512       7.074         ntclkbufg_2      
 CLMA_38_264/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.532       6.542                          
 clock uncertainty                                       0.150       6.692                          

 Removal time                                           -0.186       6.506                          

 Data required time                                                  6.506                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.506                          
 Data arrival time                                                  -8.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[1]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.433
  Launch Clock Delay      :  5.130
  Clock Pessimism Removal :  0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.541       5.130         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_102_248/Q3                   tco                   0.209       5.339 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.361       5.700         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMS_102_253/Y0                   td                    0.225       5.925 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=174)      2.231       8.156         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMS_102_337/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.156         Logic Levels: 1  
                                                                                   Logic: 0.434ns(14.342%), Route: 2.592ns(85.658%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.304    1004.433         rx_clki_clkbufg  
 CLMS_102_337/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.622    1005.055                          
 clock uncertainty                                      -0.050    1005.005                          

 Recovery time                                          -0.212    1004.793                          

 Data required time                                               1004.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.793                          
 Data arrival time                                                  -8.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[2]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.433
  Launch Clock Delay      :  5.130
  Clock Pessimism Removal :  0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.541       5.130         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_102_248/Q3                   tco                   0.209       5.339 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.361       5.700         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMS_102_253/Y0                   td                    0.225       5.925 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=174)      2.231       8.156         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMS_102_337/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.156         Logic Levels: 1  
                                                                                   Logic: 0.434ns(14.342%), Route: 2.592ns(85.658%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.304    1004.433         rx_clki_clkbufg  
 CLMS_102_337/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.622    1005.055                          
 clock uncertainty                                      -0.050    1005.005                          

 Recovery time                                          -0.212    1004.793                          

 Data required time                                               1004.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.793                          
 Data arrival time                                                  -8.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[3]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.433
  Launch Clock Delay      :  5.130
  Clock Pessimism Removal :  0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.541       5.130         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_102_248/Q3                   tco                   0.209       5.339 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.361       5.700         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMS_102_253/Y0                   td                    0.225       5.925 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=174)      2.231       8.156         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMS_102_337/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.156         Logic Levels: 1  
                                                                                   Logic: 0.434ns(14.342%), Route: 2.592ns(85.658%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.304    1004.433         rx_clki_clkbufg  
 CLMS_102_337/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.622    1005.055                          
 clock uncertainty                                      -0.050    1005.005                          

 Recovery time                                          -0.212    1004.793                          

 Data required time                                               1004.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.793                          
 Data arrival time                                                  -8.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[2]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.127
  Launch Clock Delay      :  4.469
  Clock Pessimism Removal :  -0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.340       4.469         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_102_248/Q2                   tco                   0.197       4.666 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.139       4.805         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMS_102_249/Y1                   td                    0.126       4.931 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=74)       0.361       5.292         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMS_94_257/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[2]/opit_0/RS

 Data arrival time                                                   5.292         Logic Levels: 1  
                                                                                   Logic: 0.323ns(39.247%), Route: 0.500ns(60.753%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.538       5.127         rx_clki_clkbufg  
 CLMS_94_257/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[2]/opit_0/CLK
 clock pessimism                                        -0.622       4.505                          
 clock uncertainty                                       0.000       4.505                          

 Removal time                                           -0.195       4.310                          

 Data required time                                                  4.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.310                          
 Data arrival time                                                  -5.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[3]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.127
  Launch Clock Delay      :  4.469
  Clock Pessimism Removal :  -0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.340       4.469         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_102_248/Q2                   tco                   0.197       4.666 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.139       4.805         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMS_102_249/Y1                   td                    0.126       4.931 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=74)       0.361       5.292         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMS_94_257/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[3]/opit_0/RS

 Data arrival time                                                   5.292         Logic Levels: 1  
                                                                                   Logic: 0.323ns(39.247%), Route: 0.500ns(60.753%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.538       5.127         rx_clki_clkbufg  
 CLMS_94_257/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[3]/opit_0/CLK
 clock pessimism                                        -0.622       4.505                          
 clock uncertainty                                       0.000       4.505                          

 Removal time                                           -0.195       4.310                          

 Data required time                                                  4.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.310                          
 Data arrival time                                                  -5.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.127
  Launch Clock Delay      :  4.469
  Clock Pessimism Removal :  -0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.340       4.469         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_102_248/Q2                   tco                   0.197       4.666 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.139       4.805         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMS_102_249/Y1                   td                    0.126       4.931 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=74)       0.361       5.292         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMS_94_257/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/RS

 Data arrival time                                                   5.292         Logic Levels: 1  
                                                                                   Logic: 0.323ns(39.247%), Route: 0.500ns(60.753%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.538       5.127         rx_clki_clkbufg  
 CLMS_94_257/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/CLK
 clock pessimism                                        -0.622       4.505                          
 clock uncertainty                                       0.000       4.505                          

 Removal time                                           -0.195       4.310                          

 Data required time                                                  4.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.310                          
 Data arrival time                                                  -5.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : spi1_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.526       7.088         ntclkbufg_2      
 CLMA_98_265/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_265/Q0                    tco                   0.209       7.297 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.487       7.784         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in [1]
 CLMA_102_272/Y1                   td                    0.135       7.919 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_4/gateop_perm/Z
                                   net (fanout=1)        0.359       8.278         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N23507
 CLMA_98_269/Y2                    td                    0.227       8.505 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_8/gateop_perm/Z
                                   net (fanout=2)        0.818       9.323         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112
 CLMS_66_261/Y0                    td                    0.131       9.454 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N117/gateop_perm/Z
                                   net (fanout=5)        0.281       9.735         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N5
 CLMA_78_260/Y0                    td                    0.281      10.016 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_1/gateop_perm/Z
                                   net (fanout=1)        3.068      13.084         nt_spi1_cs       
 IOL_151_37/DO                     td                    0.081      13.165 f       spi1_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.165         spi1_cs_obuf/ntO 
 IOBS_152_37/PAD                   td                    2.029      15.194 f       spi1_cs_obuf/opit_0/O
                                   net (fanout=1)        0.073      15.267         spi1_cs          
 V14                                                                       f       spi1_cs (port)   

 Data arrival time                                                  15.267         Logic Levels: 6  
                                                                                   Logic: 3.093ns(37.816%), Route: 5.086ns(62.184%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.526       7.088         ntclkbufg_2      
 CLMA_98_265/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_265/Q0                    tco                   0.209       7.297 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.487       7.784         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in [1]
 CLMA_102_272/Y1                   td                    0.135       7.919 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_4/gateop_perm/Z
                                   net (fanout=1)        0.359       8.278         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N23507
 CLMA_98_269/Y2                    td                    0.227       8.505 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_8/gateop_perm/Z
                                   net (fanout=2)        0.818       9.323         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112
 CLMS_66_261/Y0                    td                    0.131       9.454 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N117/gateop_perm/Z
                                   net (fanout=5)        0.504       9.958         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N5
 CLMA_58_268/Y2                    td                    0.141      10.099 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        1.437      11.536         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.081      11.617 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.617         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.029      13.646 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      13.736         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  13.736         Logic Levels: 6  
                                                                                   Logic: 2.953ns(44.419%), Route: 3.695ns(55.581%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.528       7.090         ntclkbufg_2      
 CLMA_106_256/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK

 CLMA_106_256/Q0                   tco                   0.209       7.299 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/Q
                                   net (fanout=10)       0.515       7.814         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
 CLMS_114_261/Y0                   td                    0.171       7.985 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N270/gateop_perm/Z
                                   net (fanout=2)        0.271       8.256         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [2]
                                                         0.351       8.607 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000       8.607         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMA_114_264/Y2                   td                    0.097       8.704 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop_perm/Y
                                   net (fanout=12)       2.430      11.134         _N19             
 IOL_7_353/DO                      td                    0.081      11.215 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.215         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.029      13.244 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098      13.342         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                  13.342         Logic Levels: 4  
                                                                                   Logic: 2.938ns(46.993%), Route: 3.314ns(53.007%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 27.000 sec
Action report_timing: CPU time elapsed is 25.109 sec
Current time: Mon Mar 29 08:47:38 2021
Action report_timing: Peak memory pool usage is 629,198,848 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Mar 29 08:47:44 2021
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 3.734375 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/generate_bitstream/m1_soc_top.sbit"
Generate programming file takes 30.234375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 37.000 sec
Action gen_bit_stream: CPU time elapsed is 35.047 sec
Current time: Mon Mar 29 08:48:20 2021
Action gen_bit_stream: Peak memory pool usage is 474,558,464 bytes
Process "Generate Bitstream" done.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 554)] Syntax error near always
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 559)] Syntax error near <=
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 561)] Syntax error near <=
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v". 
Compiling architecture definition.
E: Verilog-4014: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 554)] Ordered and named port connection mixed of module instance u_SD_CARD
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v". 
Compiling architecture definition.
E: Verilog-4014: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 554)] Ordered and named port connection mixed of module instance u_SD_CARD
E: Parsing ERROR.
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 82)] Syntax error near parameter
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v". 
Compiling architecture definition.
E: Verilog-4014: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 561)] Ordered and named port connection mixed of module instance u_SD_CARD
E: Parsing ERROR.
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 82)] Syntax error near parameter
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v". 
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 552)] Syntax error near wire
E: Parsing ERROR.
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 57)] Syntax error near )
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 82)] Syntax error near parameter
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 119)] Syntax error near (
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 146)] Syntax error near (
E: Parsing ERROR.
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v". 
E: Verilog-4014: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 568)] Ordered and named port connection mixed of module instance u_SD_CARD
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v". 
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 57)] Syntax error near )
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 82)] Syntax error near parameter
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 119)] Syntax error near (
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 146)] Syntax error near (
E: Parsing ERROR.
Compiling architecture definition.
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 57)] Syntax error near )
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 82)] Syntax error near parameter
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 119)] Syntax error near (
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 146)] Syntax error near (
E: Parsing ERROR.
Compiling architecture definition.
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 57)] Syntax error near )
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 82)] Syntax error near parameter
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 119)] Syntax error near (
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 146)] Syntax error near (
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 57)] Syntax error near )
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 82)] Syntax error near parameter
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 119)] Syntax error near (
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 146)] Syntax error near (
E: Parsing ERROR.
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 63)] Syntax error near )
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 85)] Syntax error near assign
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 229)] Syntax error near 8
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 255)] Syntax error near 8
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 57)] Syntax error near )
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 82)] Syntax error near wire
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 117)] Syntax error near (
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 144)] Syntax error near (
E: Parsing ERROR.
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 63)] Syntax error near )
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 85)] Syntax error near assign
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 229)] Syntax error near 8
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 255)] Syntax error near 8
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 82)] Syntax error near wire
E: Parsing ERROR.
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 63)] Syntax error near )
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 85)] Syntax error near assign
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 229)] Syntax error near 8
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 255)] Syntax error near 8
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 63)] Syntax error near )
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 85)] Syntax error near assign
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 229)] Syntax error near 8
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 255)] Syntax error near 8
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 63)] Syntax error near )
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 85)] Syntax error near assign
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 229)] Syntax error near 8
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 255)] Syntax error near 8
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v". 
Compiling architecture definition.
E: Verilog-4088: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 101)] Index 15 of SPI_LOW_SPEED_DIV is out of range
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 79)] Syntax error near ;
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 79)] Syntax error near ;
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 80)] Syntax error near ;
E: Parsing ERROR.
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 79)] Syntax error near ;
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 80)] Syntax error near ;
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 103)] Syntax error near .
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 79)] Syntax error near ;
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 80)] Syntax error near ;
E: Verilog-4014: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 104)] Ordered and named port connection mixed of module instance u_SD_CARD
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 79)] Syntax error near ;
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 80)] Syntax error near ;
E: Verilog-4014: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 106)] Ordered and named port connection mixed of module instance u_SD_CARD
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
Compiling architecture definition.
E: Verilog-4014: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 106)] Ordered and named port connection mixed of module instance u_SD_CARD
E: Parsing ERROR.
Compiling architecture definition.
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 79)] Syntax error near ;
E: Verilog-4014: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 106)] Ordered and named port connection mixed of module instance u_SD_CARD
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
Compiling architecture definition.
E: Verilog-4014: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 106)] Ordered and named port connection mixed of module instance u_SD_CARD
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
Compiling architecture definition.
E: Verilog-4119: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 90)] Referenced port name 'HREADYOUT' was not defined in module 'sd_card_top'
Compiling architecture definition.
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
E: Verilog-4119: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 90)] Referenced port name 'HREADYOUT' was not defined in module 'sd_card_top'
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v". 
Compiling architecture definition.
E: Verilog-4119: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 90)] Referenced port name 'HREADYOUT' was not defined in module 'sd_card_top'
Compiling architecture definition.
Compiling architecture definition.
E: Verilog-4119: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 90)] Referenced port name 'HREADYOUT' was not defined in module 'sd_card_top'
Compiling architecture definition.
Compiling architecture definition.
E: Verilog-4119: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 90)] Referenced port name 'HREADYOUT' was not defined in module 'sd_card_top'
Compiling architecture definition.
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v". 
E: Verilog-4119: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 90)] Referenced port name 'HREADYOUT' was not defined in module 'sd_card_top'
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v". 
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 65)] Syntax error near )
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 87)] Syntax error near assign
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 231)] Syntax error near 8
E: Verilog-4005: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 257)] Syntax error near 8
E: Parsing ERROR.
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v". 
I: Flow-6004: Design file modified: "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v". 
E: Verilog-4119: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 90)] Referenced port name 'HREADYOUT' was not defined in module 'sd_card_top'
Compiling architecture definition.
