// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "11/03/2022 16:54:51"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton_test (
	clock,
	reset,
	imem_clock,
	dmem_clock,
	processor_clock,
	regfile_clock,
	address_imem,
	q_imem,
	address_dmem,
	data,
	wren,
	q_dmem,
	ctrl_writeEnable,
	ctrl_writeReg,
	ctrl_readRegA,
	ctrl_readRegB,
	data_writeReg,
	data_readRegA,
	data_readRegB,
	data_result);
input 	clock;
input 	reset;
output 	imem_clock;
output 	dmem_clock;
output 	processor_clock;
output 	regfile_clock;
output 	[11:0] address_imem;
output 	[31:0] q_imem;
output 	[11:0] address_dmem;
output 	[31:0] data;
output 	wren;
output 	[31:0] q_dmem;
output 	ctrl_writeEnable;
output 	[4:0] ctrl_writeReg;
output 	[4:0] ctrl_readRegA;
output 	[4:0] ctrl_readRegB;
output 	[31:0] data_writeReg;
output 	[31:0] data_readRegA;
output 	[31:0] data_readRegB;
output 	[31:0] data_result;

// Design Ports Information
// imem_clock	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dmem_clock	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// processor_clock	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regfile_clock	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[0]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[1]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[2]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[3]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[4]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[5]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[7]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[8]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[9]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[10]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[11]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[1]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[2]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[3]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[4]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[6]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[7]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[8]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[9]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[10]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[11]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[12]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[13]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[14]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[15]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[16]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[17]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[18]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[19]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[20]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[21]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[22]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[23]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[24]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[25]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[26]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[27]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[28]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[29]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[30]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[31]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[1]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[2]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[3]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[4]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[5]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[6]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[7]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[8]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[9]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[10]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[11]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[16]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[17]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[18]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[19]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[20]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[21]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[22]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[23]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[24]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[25]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[26]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[27]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[28]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[29]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[30]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[31]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[0]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[1]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[2]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[4]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[5]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[6]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[7]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[8]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[9]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[10]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[11]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[12]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[13]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[14]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[15]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[16]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[17]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[18]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[19]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[20]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[21]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[22]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[23]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[24]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[25]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[26]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[27]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[28]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[29]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[30]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[31]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeEnable	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[0]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[1]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[2]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[1]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[2]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[3]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[4]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[0]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[1]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[2]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[3]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[4]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[0]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[1]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[2]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[3]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[4]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[5]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[6]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[7]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[8]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[9]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[10]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[11]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[12]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[13]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[14]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[15]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[16]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[17]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[18]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[19]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[20]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[21]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[22]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[23]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[24]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[25]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[26]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[27]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[28]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[29]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[30]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[31]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[1]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[2]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[3]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[4]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[5]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[6]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[7]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[8]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[9]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[10]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[11]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[12]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[13]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[14]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[15]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[16]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[17]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[18]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[19]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[20]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[21]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[22]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[23]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[24]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[25]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[26]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[27]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[28]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[29]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[30]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[31]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[0]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[2]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[3]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[4]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[5]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[6]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[7]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[8]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[9]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[10]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[11]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[12]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[13]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[14]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[15]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[16]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[17]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[18]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[19]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[20]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[21]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[22]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[23]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[24]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[25]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[26]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[27]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[28]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[29]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[30]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[31]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[0]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[1]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[2]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[3]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[4]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[5]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[6]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[7]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[8]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[9]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[10]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[11]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[12]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[13]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[14]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[15]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[16]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[17]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[18]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[19]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[20]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[21]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[22]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[23]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[24]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[25]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[26]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[27]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[28]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[29]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[30]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_result[31]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("processor_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \data_readRegA[0]~output_o ;
wire \data_readRegA[1]~output_o ;
wire \data_readRegA[2]~output_o ;
wire \data_readRegA[3]~output_o ;
wire \data_readRegA[4]~output_o ;
wire \data_readRegA[5]~output_o ;
wire \data_readRegA[6]~output_o ;
wire \data_readRegA[7]~output_o ;
wire \data_readRegA[8]~output_o ;
wire \data_readRegA[9]~output_o ;
wire \data_readRegA[10]~output_o ;
wire \data_readRegA[11]~output_o ;
wire \data_readRegA[12]~output_o ;
wire \data_readRegA[13]~output_o ;
wire \data_readRegA[14]~output_o ;
wire \data_readRegA[15]~output_o ;
wire \data_readRegA[16]~output_o ;
wire \data_readRegA[17]~output_o ;
wire \data_readRegA[18]~output_o ;
wire \data_readRegA[19]~output_o ;
wire \data_readRegA[20]~output_o ;
wire \data_readRegA[21]~output_o ;
wire \data_readRegA[22]~output_o ;
wire \data_readRegA[23]~output_o ;
wire \data_readRegA[24]~output_o ;
wire \data_readRegA[25]~output_o ;
wire \data_readRegA[26]~output_o ;
wire \data_readRegA[27]~output_o ;
wire \data_readRegA[28]~output_o ;
wire \data_readRegA[29]~output_o ;
wire \data_readRegA[30]~output_o ;
wire \data_readRegA[31]~output_o ;
wire \data_readRegB[0]~output_o ;
wire \data_readRegB[1]~output_o ;
wire \data_readRegB[2]~output_o ;
wire \data_readRegB[3]~output_o ;
wire \data_readRegB[4]~output_o ;
wire \data_readRegB[5]~output_o ;
wire \data_readRegB[6]~output_o ;
wire \data_readRegB[7]~output_o ;
wire \data_readRegB[8]~output_o ;
wire \data_readRegB[9]~output_o ;
wire \data_readRegB[10]~output_o ;
wire \data_readRegB[11]~output_o ;
wire \data_readRegB[12]~output_o ;
wire \data_readRegB[13]~output_o ;
wire \data_readRegB[14]~output_o ;
wire \data_readRegB[15]~output_o ;
wire \data_readRegB[16]~output_o ;
wire \data_readRegB[17]~output_o ;
wire \data_readRegB[18]~output_o ;
wire \data_readRegB[19]~output_o ;
wire \data_readRegB[20]~output_o ;
wire \data_readRegB[21]~output_o ;
wire \data_readRegB[22]~output_o ;
wire \data_readRegB[23]~output_o ;
wire \data_readRegB[24]~output_o ;
wire \data_readRegB[25]~output_o ;
wire \data_readRegB[26]~output_o ;
wire \data_readRegB[27]~output_o ;
wire \data_readRegB[28]~output_o ;
wire \data_readRegB[29]~output_o ;
wire \data_readRegB[30]~output_o ;
wire \data_readRegB[31]~output_o ;
wire \imem_clock~output_o ;
wire \dmem_clock~output_o ;
wire \processor_clock~output_o ;
wire \regfile_clock~output_o ;
wire \address_imem[0]~output_o ;
wire \address_imem[1]~output_o ;
wire \address_imem[2]~output_o ;
wire \address_imem[3]~output_o ;
wire \address_imem[4]~output_o ;
wire \address_imem[5]~output_o ;
wire \address_imem[6]~output_o ;
wire \address_imem[7]~output_o ;
wire \address_imem[8]~output_o ;
wire \address_imem[9]~output_o ;
wire \address_imem[10]~output_o ;
wire \address_imem[11]~output_o ;
wire \q_imem[0]~output_o ;
wire \q_imem[1]~output_o ;
wire \q_imem[2]~output_o ;
wire \q_imem[3]~output_o ;
wire \q_imem[4]~output_o ;
wire \q_imem[5]~output_o ;
wire \q_imem[6]~output_o ;
wire \q_imem[7]~output_o ;
wire \q_imem[8]~output_o ;
wire \q_imem[9]~output_o ;
wire \q_imem[10]~output_o ;
wire \q_imem[11]~output_o ;
wire \q_imem[12]~output_o ;
wire \q_imem[13]~output_o ;
wire \q_imem[14]~output_o ;
wire \q_imem[15]~output_o ;
wire \q_imem[16]~output_o ;
wire \q_imem[17]~output_o ;
wire \q_imem[18]~output_o ;
wire \q_imem[19]~output_o ;
wire \q_imem[20]~output_o ;
wire \q_imem[21]~output_o ;
wire \q_imem[22]~output_o ;
wire \q_imem[23]~output_o ;
wire \q_imem[24]~output_o ;
wire \q_imem[25]~output_o ;
wire \q_imem[26]~output_o ;
wire \q_imem[27]~output_o ;
wire \q_imem[28]~output_o ;
wire \q_imem[29]~output_o ;
wire \q_imem[30]~output_o ;
wire \q_imem[31]~output_o ;
wire \address_dmem[0]~output_o ;
wire \address_dmem[1]~output_o ;
wire \address_dmem[2]~output_o ;
wire \address_dmem[3]~output_o ;
wire \address_dmem[4]~output_o ;
wire \address_dmem[5]~output_o ;
wire \address_dmem[6]~output_o ;
wire \address_dmem[7]~output_o ;
wire \address_dmem[8]~output_o ;
wire \address_dmem[9]~output_o ;
wire \address_dmem[10]~output_o ;
wire \address_dmem[11]~output_o ;
wire \data[0]~output_o ;
wire \data[1]~output_o ;
wire \data[2]~output_o ;
wire \data[3]~output_o ;
wire \data[4]~output_o ;
wire \data[5]~output_o ;
wire \data[6]~output_o ;
wire \data[7]~output_o ;
wire \data[8]~output_o ;
wire \data[9]~output_o ;
wire \data[10]~output_o ;
wire \data[11]~output_o ;
wire \data[12]~output_o ;
wire \data[13]~output_o ;
wire \data[14]~output_o ;
wire \data[15]~output_o ;
wire \data[16]~output_o ;
wire \data[17]~output_o ;
wire \data[18]~output_o ;
wire \data[19]~output_o ;
wire \data[20]~output_o ;
wire \data[21]~output_o ;
wire \data[22]~output_o ;
wire \data[23]~output_o ;
wire \data[24]~output_o ;
wire \data[25]~output_o ;
wire \data[26]~output_o ;
wire \data[27]~output_o ;
wire \data[28]~output_o ;
wire \data[29]~output_o ;
wire \data[30]~output_o ;
wire \data[31]~output_o ;
wire \wren~output_o ;
wire \q_dmem[0]~output_o ;
wire \q_dmem[1]~output_o ;
wire \q_dmem[2]~output_o ;
wire \q_dmem[3]~output_o ;
wire \q_dmem[4]~output_o ;
wire \q_dmem[5]~output_o ;
wire \q_dmem[6]~output_o ;
wire \q_dmem[7]~output_o ;
wire \q_dmem[8]~output_o ;
wire \q_dmem[9]~output_o ;
wire \q_dmem[10]~output_o ;
wire \q_dmem[11]~output_o ;
wire \q_dmem[12]~output_o ;
wire \q_dmem[13]~output_o ;
wire \q_dmem[14]~output_o ;
wire \q_dmem[15]~output_o ;
wire \q_dmem[16]~output_o ;
wire \q_dmem[17]~output_o ;
wire \q_dmem[18]~output_o ;
wire \q_dmem[19]~output_o ;
wire \q_dmem[20]~output_o ;
wire \q_dmem[21]~output_o ;
wire \q_dmem[22]~output_o ;
wire \q_dmem[23]~output_o ;
wire \q_dmem[24]~output_o ;
wire \q_dmem[25]~output_o ;
wire \q_dmem[26]~output_o ;
wire \q_dmem[27]~output_o ;
wire \q_dmem[28]~output_o ;
wire \q_dmem[29]~output_o ;
wire \q_dmem[30]~output_o ;
wire \q_dmem[31]~output_o ;
wire \ctrl_writeEnable~output_o ;
wire \ctrl_writeReg[0]~output_o ;
wire \ctrl_writeReg[1]~output_o ;
wire \ctrl_writeReg[2]~output_o ;
wire \ctrl_writeReg[3]~output_o ;
wire \ctrl_writeReg[4]~output_o ;
wire \ctrl_readRegA[0]~output_o ;
wire \ctrl_readRegA[1]~output_o ;
wire \ctrl_readRegA[2]~output_o ;
wire \ctrl_readRegA[3]~output_o ;
wire \ctrl_readRegA[4]~output_o ;
wire \ctrl_readRegB[0]~output_o ;
wire \ctrl_readRegB[1]~output_o ;
wire \ctrl_readRegB[2]~output_o ;
wire \ctrl_readRegB[3]~output_o ;
wire \ctrl_readRegB[4]~output_o ;
wire \data_writeReg[0]~output_o ;
wire \data_writeReg[1]~output_o ;
wire \data_writeReg[2]~output_o ;
wire \data_writeReg[3]~output_o ;
wire \data_writeReg[4]~output_o ;
wire \data_writeReg[5]~output_o ;
wire \data_writeReg[6]~output_o ;
wire \data_writeReg[7]~output_o ;
wire \data_writeReg[8]~output_o ;
wire \data_writeReg[9]~output_o ;
wire \data_writeReg[10]~output_o ;
wire \data_writeReg[11]~output_o ;
wire \data_writeReg[12]~output_o ;
wire \data_writeReg[13]~output_o ;
wire \data_writeReg[14]~output_o ;
wire \data_writeReg[15]~output_o ;
wire \data_writeReg[16]~output_o ;
wire \data_writeReg[17]~output_o ;
wire \data_writeReg[18]~output_o ;
wire \data_writeReg[19]~output_o ;
wire \data_writeReg[20]~output_o ;
wire \data_writeReg[21]~output_o ;
wire \data_writeReg[22]~output_o ;
wire \data_writeReg[23]~output_o ;
wire \data_writeReg[24]~output_o ;
wire \data_writeReg[25]~output_o ;
wire \data_writeReg[26]~output_o ;
wire \data_writeReg[27]~output_o ;
wire \data_writeReg[28]~output_o ;
wire \data_writeReg[29]~output_o ;
wire \data_writeReg[30]~output_o ;
wire \data_writeReg[31]~output_o ;
wire \data_result[0]~output_o ;
wire \data_result[1]~output_o ;
wire \data_result[2]~output_o ;
wire \data_result[3]~output_o ;
wire \data_result[4]~output_o ;
wire \data_result[5]~output_o ;
wire \data_result[6]~output_o ;
wire \data_result[7]~output_o ;
wire \data_result[8]~output_o ;
wire \data_result[9]~output_o ;
wire \data_result[10]~output_o ;
wire \data_result[11]~output_o ;
wire \data_result[12]~output_o ;
wire \data_result[13]~output_o ;
wire \data_result[14]~output_o ;
wire \data_result[15]~output_o ;
wire \data_result[16]~output_o ;
wire \data_result[17]~output_o ;
wire \data_result[18]~output_o ;
wire \data_result[19]~output_o ;
wire \data_result[20]~output_o ;
wire \data_result[21]~output_o ;
wire \data_result[22]~output_o ;
wire \data_result[23]~output_o ;
wire \data_result[24]~output_o ;
wire \data_result[25]~output_o ;
wire \data_result[26]~output_o ;
wire \data_result[27]~output_o ;
wire \data_result[28]~output_o ;
wire \data_result[29]~output_o ;
wire \data_result[30]~output_o ;
wire \data_result[31]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \pc_clk|r_reg[0]~0_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \pc_clk|clk_track~0_combout ;
wire \pc_clk|clk_track~feeder_combout ;
wire \pc_clk|clk_track~q ;
wire \pc_clk|clk_track~clkctrl_outclk ;
wire \my_processor|pc1|pc[0].pc_dffe|q~0_combout ;
wire \my_processor|pc1|pc[0].pc_dffe|q~q ;
wire \my_processor|pc1|pc[1].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[1].pc_dffe|q~q ;
wire \my_processor|pc1|pc[1].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[2].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[2].pc_dffe|q~q ;
wire \my_processor|pc1|pc[2].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[3].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[3].pc_dffe|q~q ;
wire \my_processor|pc1|pc[3].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[4].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[4].pc_dffe|q~q ;
wire \my_processor|pc1|pc[4].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[5].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[5].pc_dffe|q~q ;
wire \my_processor|pc1|pc[5].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[6].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[6].pc_dffe|q~q ;
wire \my_processor|pc1|pc[6].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[7].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[7].pc_dffe|q~q ;
wire \my_processor|pc1|pc[7].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[8].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[8].pc_dffe|q~q ;
wire \my_processor|pc1|pc[8].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[9].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[9].pc_dffe|q~q ;
wire \my_processor|pc1|pc[9].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[10].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[10].pc_dffe|q~q ;
wire \my_processor|pc1|pc[10].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[11].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[11].pc_dffe|q~q ;
wire \my_regfile|d1|d0|and0~1_combout ;
wire \my_regfile|d0|d1|and2~combout ;
wire \my_regfile|d0|d1|and1~combout ;
wire \my_processor|cmp1|ad4~0_combout ;
wire \my_processor|my_alu|Selector29~2_combout ;
wire \my_processor|cmp3|ad4~0_combout ;
wire \my_processor|my_alu|Selector31~16_combout ;
wire \my_processor|data_writeReg[16]~27_combout ;
wire \my_processor|alu_opcode[2]~8_combout ;
wire \my_processor|alu_opcode[1]~7_combout ;
wire \my_processor|ctrl_readRegB[3]~3_combout ;
wire \my_processor|ctrl_readRegB[4]~4_combout ;
wire \my_regfile|d1|d0|and1~0_combout ;
wire \my_regfile|d1|d0|and1~4_combout ;
wire \my_regfile|d1|d0|and0~0_combout ;
wire \my_regfile|d1|d0|and0~combout ;
wire \my_regfile|d1|d0|and1~2_combout ;
wire \my_regfile|d1|d0|and1~1_combout ;
wire \my_regfile|d1|d0|and1~3_combout ;
wire \my_regfile|data_readRegB[0]~13_combout ;
wire \my_processor|aluinput~0_combout ;
wire \my_processor|or1~0_combout ;
wire \my_regfile|write0|and_loop[12].and0~0_combout ;
wire \my_regfile|write0|and_loop[12].and0~combout ;
wire \my_regfile|register[12].df|dffe_array[0].df|q~q ;
wire \my_processor|ctrl_readRegB[1]~0_combout ;
wire \my_processor|ctrl_readRegB[0]~2_combout ;
wire \my_processor|ctrl_readRegB[2]~1_combout ;
wire \my_regfile|d1|d2|and3~combout ;
wire \my_regfile|write0|and_loop[11].and0~0_combout ;
wire \my_regfile|write0|and_loop[11].and0~combout ;
wire \my_regfile|register[11].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d2|and4~combout ;
wire \my_regfile|data_readRegB[0]~9_combout ;
wire \my_regfile|write0|and_loop[14].and0~0_combout ;
wire \my_regfile|write0|and_loop[14].and0~combout ;
wire \my_regfile|register[14].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d2|and6~combout ;
wire \my_regfile|write0|and_loop[13].and0~0_combout ;
wire \my_regfile|write0|and_loop[13].and0~combout ;
wire \my_regfile|register[13].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d2|and5~4_combout ;
wire \my_regfile|d1|d2|and5~combout ;
wire \my_regfile|data_readRegB[0]~10_combout ;
wire \my_regfile|d1|d2|and7~combout ;
wire \my_regfile|write0|and_loop[8].and0~0_combout ;
wire \my_regfile|write0|and_loop[16].and0~combout ;
wire \my_regfile|register[16].df|dffe_array[0].df|q~q ;
wire \my_regfile|write0|and_loop[15].and0~0_combout ;
wire \my_regfile|write0|and_loop[15].and0~combout ;
wire \my_regfile|register[15].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d3|and0~combout ;
wire \my_regfile|data_readRegB[0]~11_combout ;
wire \my_regfile|d1|d2|and1~combout ;
wire \my_regfile|write0|and_loop[10].and0~0_combout ;
wire \my_regfile|write0|and_loop[10].and0~combout ;
wire \my_regfile|register[10].df|dffe_array[0].df|q~q ;
wire \my_regfile|write0|and_loop[9].and0~0_combout ;
wire \my_regfile|write0|and_loop[9].and0~combout ;
wire \my_regfile|register[9].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d2|and2~combout ;
wire \my_regfile|data_readRegB[0]~8_combout ;
wire \my_regfile|data_readRegB[0]~12_combout ;
wire \my_regfile|write0|and_loop[25].and0~combout ;
wire \my_regfile|register[25].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d4|and1~combout ;
wire \my_regfile|write0|and_loop[26].and0~combout ;
wire \my_regfile|register[26].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d4|and2~combout ;
wire \my_regfile|data_readRegB[0]~19_combout ;
wire \my_regfile|write0|and_loop[27].and0~combout ;
wire \my_regfile|register[27].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d4|and4~combout ;
wire \my_regfile|write0|and_loop[28].and0~combout ;
wire \my_regfile|register[28].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d4|and3~combout ;
wire \my_regfile|data_readRegB[0]~20_combout ;
wire \my_regfile|register[29].df|dffe_array[0].df|q~feeder_combout ;
wire \my_regfile|write0|and_loop[29].and0~combout ;
wire \my_regfile|register[29].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegB[0]~738_combout ;
wire \my_regfile|d1|d4|and7~combout ;
wire \my_regfile|write0|and_loop[30].and0~combout ;
wire \my_regfile|register[30].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d4|and6~combout ;
wire \my_regfile|write0|and_loop[31].and0~combout ;
wire \my_regfile|register[31].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegB[0]~21_combout ;
wire \my_regfile|data_readRegB[0]~22_combout ;
wire \my_regfile|d1|d4|and0~combout ;
wire \my_regfile|write0|and_loop[24].and0~combout ;
wire \my_regfile|register[24].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d3|and7~combout ;
wire \my_regfile|register[23].df|dffe_array[0].df|q~feeder_combout ;
wire \my_regfile|write0|and_loop[23].and0~combout ;
wire \my_regfile|register[23].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegB[0]~17_combout ;
wire \my_regfile|d1|d3|and1~combout ;
wire \my_regfile|write0|and_loop[17].and0~combout ;
wire \my_regfile|register[17].df|dffe_array[0].df|q~q ;
wire \my_regfile|write0|and_loop[18].and0~combout ;
wire \my_regfile|register[18].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d3|and2~combout ;
wire \my_regfile|data_readRegB[0]~14_combout ;
wire \my_regfile|d1|d3|and6~combout ;
wire \my_regfile|write0|and_loop[21].and0~combout ;
wire \my_regfile|register[21].df|dffe_array[0].df|q~q ;
wire \my_regfile|write0|and_loop[22].and0~combout ;
wire \my_regfile|register[22].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d3|and5~combout ;
wire \my_regfile|data_readRegB[0]~16_combout ;
wire \my_regfile|d1|d3|and3~combout ;
wire \my_regfile|write0|and_loop[19].and0~combout ;
wire \my_regfile|register[19].df|dffe_array[0].df|q~q ;
wire \my_regfile|write0|and_loop[20].and0~combout ;
wire \my_regfile|register[20].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d3|and4~combout ;
wire \my_regfile|data_readRegB[0]~15_combout ;
wire \my_regfile|data_readRegB[0]~18_combout ;
wire \my_processor|aluinput~1_combout ;
wire \my_regfile|d1|d1|and2~combout ;
wire \my_regfile|write0|and_loop[1].and0~0_combout ;
wire \my_regfile|register[1].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d1|and1~combout ;
wire \my_regfile|data_readRegB[0]~2_combout ;
wire \my_regfile|d1|d1|and3~combout ;
wire \my_regfile|d1|d1|and0~combout ;
wire \my_regfile|write0|and_loop[3].and0~0_combout ;
wire \my_regfile|register[3].df|dffe_array[0].df|q~q ;
wire \my_regfile|write0|and_loop[4].and0~0_combout ;
wire \my_regfile|register[4].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d1|and4~0_combout ;
wire \my_regfile|data_readRegB[0]~3_combout ;
wire \my_regfile|data_readRegB[0]~4_combout ;
wire \my_regfile|write0|and_loop[6].and0~0_combout ;
wire \my_regfile|register[6].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d1|and5~combout ;
wire \my_regfile|write0|and_loop[5].and0~0_combout ;
wire \my_regfile|register[5].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d1|and6~combout ;
wire \my_regfile|data_readRegB[0]~5_combout ;
wire \my_regfile|d1|d2|and0~combout ;
wire \my_regfile|write0|and_loop[8].and0~combout ;
wire \my_regfile|register[8].df|dffe_array[0].df|q~q ;
wire \my_regfile|write0|and_loop[7].and0~0_combout ;
wire \my_regfile|register[7].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d1|and7~combout ;
wire \my_regfile|data_readRegB[0]~6_combout ;
wire \my_regfile|data_readRegB[0]~7_combout ;
wire \my_processor|aluinput~2_combout ;
wire \my_processor|my_alu|Add0~0_combout ;
wire \my_processor|my_alu|Selector31~4_combout ;
wire \my_processor|my_alu|Add1~0_combout ;
wire \my_processor|alu_opcode[0]~9_combout ;
wire \my_processor|my_alu|Selector31~5_combout ;
wire \my_processor|my_alu|Selector31~6_combout ;
wire \my_processor|my_alu|Selector31~11_combout ;
wire \my_processor|my_alu|ShiftLeft0~4_combout ;
wire \my_regfile|d0|d0|and2~0_combout ;
wire \my_regfile|d0|d2|and3~combout ;
wire \my_regfile|d0|d2|and4~combout ;
wire \my_processor|my_alu|Selector29~3_combout ;
wire \my_processor|my_alu|Selector29~16_combout ;
wire \my_processor|my_alu|Selector29~14_combout ;
wire \my_regfile|d0|d2|and7~combout ;
wire \my_regfile|d0|d0|and2~1_combout ;
wire \my_regfile|d0|d3|and0~combout ;
wire \my_processor|alu_opcode[2]~6_combout ;
wire \my_processor|my_alu|Selector29~12_combout ;
wire \my_regfile|d0|d3|and7~combout ;
wire \my_regfile|d0|d0|and2~2_combout ;
wire \my_regfile|d0|d4|and0~combout ;
wire \my_processor|my_alu|Add0~1 ;
wire \my_processor|my_alu|Add0~2_combout ;
wire \my_processor|my_alu|Selector30~0_combout ;
wire \my_processor|my_alu|Selector30~12_combout ;
wire \my_processor|my_alu|Add1~1 ;
wire \my_processor|my_alu|Add1~2_combout ;
wire \my_processor|my_alu|Selector30~9_combout ;
wire \my_processor|my_alu|ShiftRight0~42_combout ;
wire \my_processor|my_alu|ShiftLeft0~7_combout ;
wire \my_processor|my_alu|Selector30~2_combout ;
wire \my_regfile|d0|d1|and7~combout ;
wire \my_processor|my_alu|Selector22~0_combout ;
wire \my_processor|my_alu|Selector22~1_combout ;
wire \my_processor|my_alu|Selector22~2_combout ;
wire \my_regfile|d0|d2|and6~combout ;
wire \my_regfile|d0|d3|and1~combout ;
wire \my_regfile|d0|d3|and2~combout ;
wire \my_regfile|d0|d2|and1~combout ;
wire \my_regfile|d0|d2|and2~0_combout ;
wire \my_regfile|d0|d2|and2~combout ;
wire \my_processor|my_alu|Selector22~3_combout ;
wire \my_regfile|d0|d4|and3~combout ;
wire \my_regfile|d0|d4|and4~combout ;
wire \my_regfile|d0|d3|and6~combout ;
wire \my_regfile|d0|d1|and1~0_combout ;
wire \my_processor|my_alu|Add0~7 ;
wire \my_processor|my_alu|Add0~8_combout ;
wire \my_processor|my_alu|Selector25~1_combout ;
wire \my_processor|my_alu|Selector27~2_combout ;
wire \my_processor|my_alu|Add1~3 ;
wire \my_processor|my_alu|Add1~5 ;
wire \my_processor|my_alu|Add1~7 ;
wire \my_processor|my_alu|Add1~8_combout ;
wire \my_processor|my_alu|Selector27~3_combout ;
wire \my_processor|my_alu|Selector25~2_combout ;
wire \my_processor|my_alu|ShiftLeft0~5_combout ;
wire \my_processor|my_alu|ShiftLeft0~13_combout ;
wire \my_processor|my_alu|ShiftLeft0~9_combout ;
wire \my_processor|my_alu|ShiftLeft0~14_combout ;
wire \my_processor|my_alu|ShiftLeft0~15_combout ;
wire \my_processor|my_alu|ShiftLeft0~16_combout ;
wire \my_processor|my_alu|ShiftLeft0~17_combout ;
wire \my_regfile|d0|d4|and2~combout ;
wire \my_processor|data_writeReg[16]~167_combout ;
wire \my_processor|data_writeReg[24]~100_combout ;
wire \my_processor|data_writeReg[24]~102_combout ;
wire \my_processor|data_writeReg[25]~104_combout ;
wire \my_processor|my_alu|Add0~39 ;
wire \my_processor|my_alu|Add0~40_combout ;
wire \my_processor|data_writeReg[30]~147_combout ;
wire \my_processor|data_writeReg[30]~143_combout ;
wire \my_processor|my_alu|ShiftLeft0~113_combout ;
wire \my_processor|my_alu|Selector1~5_combout ;
wire \my_processor|my_alu|ShiftLeft0~92_combout ;
wire \my_processor|my_alu|ShiftLeft0~93_combout ;
wire \my_processor|my_alu|ShiftLeft0~94_combout ;
wire \my_processor|my_alu|ShiftLeft0~80_combout ;
wire \my_processor|my_alu|ShiftLeft0~81_combout ;
wire \my_processor|my_alu|ShiftLeft0~95_combout ;
wire \my_processor|my_alu|ShiftLeft0~105_combout ;
wire \my_processor|my_alu|ShiftLeft0~106_combout ;
wire \my_processor|my_alu|ShiftLeft0~107_combout ;
wire \my_processor|my_alu|Selector1~0_combout ;
wire \my_processor|my_alu|ShiftLeft0~111_combout ;
wire \my_processor|my_alu|Selector1~1_combout ;
wire \my_processor|my_alu|Selector1~2_combout ;
wire \my_processor|my_alu|Selector1~3_combout ;
wire \my_processor|my_alu|ShiftLeft0~61_combout ;
wire \my_processor|my_alu|ShiftLeft0~43_combout ;
wire \my_processor|my_alu|ShiftLeft0~44_combout ;
wire \my_processor|my_alu|ShiftLeft0~45_combout ;
wire \my_processor|my_alu|ShiftLeft0~60_combout ;
wire \my_processor|my_alu|ShiftLeft0~62_combout ;
wire \my_processor|my_alu|ShiftLeft0~8_combout ;
wire \my_processor|my_alu|ShiftLeft0~114_combout ;
wire \my_processor|my_alu|ShiftLeft0~24_combout ;
wire \my_processor|my_alu|ShiftLeft0~23_combout ;
wire \my_processor|my_alu|ShiftLeft0~25_combout ;
wire \my_processor|my_alu|ShiftLeft0~63_combout ;
wire \my_processor|my_alu|Selector1~4_combout ;
wire \my_processor|data_writeReg[30]~144_combout ;
wire \my_processor|my_alu|Add1~31 ;
wire \my_processor|my_alu|Add1~33 ;
wire \my_processor|my_alu|Add1~35 ;
wire \my_processor|my_alu|Add1~37 ;
wire \my_processor|my_alu|Add1~39 ;
wire \my_processor|my_alu|Add1~41 ;
wire \my_processor|my_alu|Add1~43 ;
wire \my_processor|my_alu|Add1~45 ;
wire \my_processor|my_alu|Add1~47 ;
wire \my_processor|my_alu|Add1~49 ;
wire \my_processor|my_alu|Add1~51 ;
wire \my_processor|my_alu|Add1~53 ;
wire \my_processor|my_alu|Add1~55 ;
wire \my_processor|my_alu|Add1~57 ;
wire \my_processor|my_alu|Add1~59 ;
wire \my_processor|my_alu|Add1~60_combout ;
wire \my_processor|data_writeReg[30]~145_combout ;
wire \my_processor|data_writeReg[30]~146_combout ;
wire \my_processor|my_alu|Add0~59 ;
wire \my_processor|my_alu|Add0~60_combout ;
wire \my_processor|data_writeReg[30]~148_combout ;
wire \my_processor|data_writeReg[30]~149_combout ;
wire \my_regfile|register[24].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[30].df|q~feeder_combout ;
wire \my_regfile|register[23].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~250_combout ;
wire \my_regfile|register[17].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~247_combout ;
wire \my_regfile|d0|d3|and3~combout ;
wire \my_regfile|d0|d3|and4~combout ;
wire \my_regfile|register[19].df|dffe_array[30].df|q~feeder_combout ;
wire \my_regfile|register[19].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~248_combout ;
wire \my_regfile|d0|d3|and5~combout ;
wire \my_regfile|register[21].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~249_combout ;
wire \my_regfile|data_readRegA[30]~251_combout ;
wire \my_regfile|register[9].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~242_combout ;
wire \my_regfile|register[15].df|dffe_array[30].df|q~feeder_combout ;
wire \my_regfile|register[15].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~245_combout ;
wire \my_regfile|d0|d2|and5~combout ;
wire \my_regfile|register[13].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~244_combout ;
wire \my_regfile|register[11].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~243_combout ;
wire \my_regfile|data_readRegA[30]~246_combout ;
wire \my_regfile|d0|d1|and0~combout ;
wire \my_regfile|d0|d1|and3~combout ;
wire \my_regfile|register[3].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[30].df|q~q ;
wire \my_regfile|d0|d1|and0~4_combout ;
wire \my_regfile|data_readRegA[30]~237_combout ;
wire \my_regfile|data_readRegA[30]~238_combout ;
wire \my_regfile|register[5].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[30].df|q~feeder_combout ;
wire \my_regfile|register[6].df|dffe_array[30].df|q~q ;
wire \my_regfile|d0|d1|and6~combout ;
wire \my_regfile|d0|d1|and5~combout ;
wire \my_regfile|data_readRegA[30]~239_combout ;
wire \my_regfile|register[1].df|dffe_array[30].df|q~q ;
wire \my_regfile|write0|and_loop[2].and0~0_combout ;
wire \my_regfile|register[2].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~236_combout ;
wire \my_regfile|register[7].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[30].df|q~q ;
wire \my_regfile|d0|d2|and0~combout ;
wire \my_regfile|data_readRegA[30]~240_combout ;
wire \my_regfile|data_readRegA[30]~241_combout ;
wire \my_regfile|register[29].df|dffe_array[30].df|q~q ;
wire \my_regfile|d0|d2|and5~0_combout ;
wire \my_regfile|data_readRegA[30]~750_combout ;
wire \my_regfile|d0|d4|and6~combout ;
wire \my_regfile|d0|d4|and7~combout ;
wire \my_regfile|register[30].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~254_combout ;
wire \my_regfile|register[25].df|dffe_array[30].df|q~q ;
wire \my_regfile|d0|d4|and1~combout ;
wire \my_regfile|register[26].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~252_combout ;
wire \my_regfile|register[27].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~253_combout ;
wire \my_regfile|data_readRegA[30]~255_combout ;
wire \my_regfile|data_readRegA[30]~256_combout ;
wire \my_processor|my_alu|Add0~61 ;
wire \my_processor|my_alu|Add0~62_combout ;
wire \my_processor|my_alu|Selector0~0_combout ;
wire \my_processor|data_writeReg[31]~153_combout ;
wire \my_processor|my_alu|ShiftLeft0~11_combout ;
wire \my_processor|my_alu|ShiftLeft0~65_combout ;
wire \my_processor|my_alu|ShiftLeft0~29_combout ;
wire \my_processor|my_alu|ShiftLeft0~28_combout ;
wire \my_processor|my_alu|ShiftLeft0~64_combout ;
wire \my_processor|my_alu|ShiftLeft0~66_combout ;
wire \my_processor|my_alu|ShiftLeft0~67_combout ;
wire \my_processor|my_alu|ShiftLeft0~68_combout ;
wire \my_processor|my_alu|ShiftLeft0~49_combout ;
wire \my_processor|my_alu|ShiftLeft0~48_combout ;
wire \my_processor|my_alu|ShiftLeft0~69_combout ;
wire \my_processor|my_alu|ShiftLeft0~70_combout ;
wire \my_processor|my_alu|ShiftLeft0~84_combout ;
wire \my_processor|my_alu|ShiftLeft0~83_combout ;
wire \my_processor|my_alu|ShiftLeft0~96_combout ;
wire \my_processor|my_alu|ShiftLeft0~97_combout ;
wire \my_processor|my_alu|ShiftLeft0~98_combout ;
wire \my_processor|my_alu|ShiftLeft0~112_combout ;
wire \my_processor|my_alu|Selector0~1_combout ;
wire \my_processor|my_alu|Selector0~2_combout ;
wire \my_processor|my_alu|ShiftLeft0~108_combout ;
wire \my_processor|my_alu|ShiftLeft0~109_combout ;
wire \my_processor|my_alu|ShiftLeft0~110_combout ;
wire \my_processor|data_writeReg[31]~150_combout ;
wire \my_processor|data_writeReg[31]~151_combout ;
wire \my_processor|data_writeReg[31]~156_combout ;
wire \my_processor|data_writeReg[31]~157_combout ;
wire \my_processor|my_alu|Add1~61 ;
wire \my_processor|my_alu|Add1~62_combout ;
wire \my_processor|data_writeReg[31]~152_combout ;
wire \my_processor|data_writeReg[31]~154_combout ;
wire \my_processor|data_writeReg[31]~155_combout ;
wire \my_processor|data_writeReg[31]~158_combout ;
wire \my_regfile|register[2].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~194_combout ;
wire \my_regfile|register[5].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~197_combout ;
wire \my_regfile|register[8].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~198_combout ;
wire \my_regfile|register[3].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~195_combout ;
wire \my_regfile|data_readRegA[31]~196_combout ;
wire \my_regfile|data_readRegA[31]~199_combout ;
wire \my_regfile|register[23].df|dffe_array[31].df|q~feeder_combout ;
wire \my_regfile|register[23].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~208_combout ;
wire \my_regfile|register[18].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~205_combout ;
wire \my_regfile|register[20].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[31].df|q~feeder_combout ;
wire \my_regfile|register[19].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~206_combout ;
wire \my_regfile|register[21].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~207_combout ;
wire \my_regfile|data_readRegA[31]~209_combout ;
wire \my_regfile|register[13].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~202_combout ;
wire \my_regfile|register[15].df|dffe_array[31].df|q~feeder_combout ;
wire \my_regfile|register[15].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~203_combout ;
wire \my_regfile|register[9].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~200_combout ;
wire \my_regfile|register[11].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[31].df|q~feeder_combout ;
wire \my_regfile|register[12].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~201_combout ;
wire \my_regfile|data_readRegA[31]~204_combout ;
wire \my_regfile|register[29].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~748_combout ;
wire \my_regfile|register[27].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~211_combout ;
wire \my_regfile|register[25].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~210_combout ;
wire \my_regfile|register[30].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~212_combout ;
wire \my_regfile|data_readRegA[31]~213_combout ;
wire \my_regfile|data_readRegA[31]~214_combout ;
wire \my_processor|data_writeReg[16]~52_combout ;
wire \my_processor|data_writeReg[16]~53_combout ;
wire \my_processor|my_alu|ShiftLeft0~52_combout ;
wire \my_processor|my_alu|ShiftLeft0~53_combout ;
wire \my_processor|my_alu|ShiftLeft0~32_combout ;
wire \my_processor|my_alu|ShiftLeft0~33_combout ;
wire \my_processor|my_alu|ShiftLeft0~34_combout ;
wire \my_processor|my_alu|ShiftLeft0~54_combout ;
wire \my_processor|my_alu|ShiftLeft0~86_combout ;
wire \my_processor|my_alu|ShiftLeft0~87_combout ;
wire \my_processor|my_alu|ShiftLeft0~72_combout ;
wire \my_processor|my_alu|ShiftLeft0~73_combout ;
wire \my_processor|my_alu|ShiftLeft0~74_combout ;
wire \my_processor|my_alu|ShiftLeft0~88_combout ;
wire \my_processor|data_writeReg[20]~76_combout ;
wire \my_processor|data_writeReg[20]~77_combout ;
wire \my_processor|data_writeReg[16]~56_combout ;
wire \my_processor|data_writeReg[16]~57_combout ;
wire \my_processor|my_alu|Add1~40_combout ;
wire \my_processor|data_writeReg[20]~78_combout ;
wire \my_processor|data_writeReg[20]~79_combout ;
wire \my_processor|data_writeReg[20]~80_combout ;
wire \my_regfile|register[9].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~436_combout ;
wire \my_regfile|register[15].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~439_combout ;
wire \my_regfile|register[13].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[20].df|q~feeder_combout ;
wire \my_regfile|register[14].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~438_combout ;
wire \my_regfile|register[11].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~437_combout ;
wire \my_regfile|data_readRegA[20]~440_combout ;
wire \my_regfile|register[17].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~441_combout ;
wire \my_regfile|register[19].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~442_combout ;
wire \my_regfile|register[22].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~443_combout ;
wire \my_regfile|register[23].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~444_combout ;
wire \my_regfile|data_readRegA[20]~445_combout ;
wire \my_regfile|register[26].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~446_combout ;
wire \my_regfile|register[27].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~447_combout ;
wire \my_regfile|register[29].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~448_combout ;
wire \my_regfile|register[31].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~449_combout ;
wire \my_regfile|data_readRegA[20]~450_combout ;
wire \my_regfile|register[1].df|dffe_array[20].df|q~feeder_combout ;
wire \my_regfile|register[1].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~430_combout ;
wire \my_regfile|register[7].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~434_combout ;
wire \my_regfile|register[6].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~433_combout ;
wire \my_regfile|register[3].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~431_combout ;
wire \my_regfile|data_readRegA[20]~432_combout ;
wire \my_regfile|data_readRegA[20]~435_combout ;
wire \my_regfile|data_readRegA[20]~451_combout ;
wire \my_processor|my_alu|Add0~41 ;
wire \my_processor|my_alu|Add0~42_combout ;
wire \my_processor|my_alu|ShiftLeft0~39_combout ;
wire \my_processor|my_alu|ShiftLeft0~38_combout ;
wire \my_processor|my_alu|ShiftLeft0~40_combout ;
wire \my_processor|my_alu|ShiftLeft0~56_combout ;
wire \my_processor|my_alu|ShiftLeft0~57_combout ;
wire \my_processor|my_alu|ShiftLeft0~58_combout ;
wire \my_processor|my_alu|ShiftLeft0~90_combout ;
wire \my_processor|my_alu|ShiftLeft0~6_combout ;
wire \my_processor|my_alu|ShiftLeft0~76_combout ;
wire \my_processor|my_alu|ShiftLeft0~77_combout ;
wire \my_processor|my_alu|ShiftLeft0~78_combout ;
wire \my_processor|my_alu|ShiftLeft0~89_combout ;
wire \my_processor|my_alu|ShiftLeft0~91_combout ;
wire \my_processor|my_alu|ShiftLeft0~18_combout ;
wire \my_processor|my_alu|ShiftLeft0~19_combout ;
wire \my_processor|my_alu|ShiftLeft0~20_combout ;
wire \my_processor|my_alu|ShiftLeft0~21_combout ;
wire \my_processor|my_alu|ShiftLeft0~22_combout ;
wire \my_processor|data_writeReg[21]~81_combout ;
wire \my_processor|my_alu|ShiftRight0~32_combout ;
wire \my_processor|my_alu|ShiftRight0~87_combout ;
wire \my_processor|my_alu|ShiftRight0~37_combout ;
wire \my_processor|my_alu|ShiftRight0~17_combout ;
wire \my_processor|my_alu|ShiftRight0~38_combout ;
wire \my_processor|my_alu|ShiftRight0~104_combout ;
wire \my_processor|my_alu|ShiftRight0~34_combout ;
wire \my_processor|my_alu|ShiftRight0~35_combout ;
wire \my_processor|my_alu|ShiftRight0~88_combout ;
wire \my_processor|my_alu|ShiftRight0~89_combout ;
wire \my_processor|data_writeReg[21]~82_combout ;
wire \my_processor|my_alu|Add1~42_combout ;
wire \my_processor|data_writeReg[21]~83_combout ;
wire \my_processor|data_writeReg[21]~84_combout ;
wire \my_processor|data_writeReg[21]~85_combout ;
wire \my_regfile|register[2].df|dffe_array[21].df|q~feeder_combout ;
wire \my_regfile|register[2].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~388_combout ;
wire \my_regfile|register[6].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~391_combout ;
wire \my_regfile|register[3].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~389_combout ;
wire \my_regfile|data_readRegA[21]~390_combout ;
wire \my_regfile|register[8].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~392_combout ;
wire \my_regfile|data_readRegA[21]~393_combout ;
wire \my_regfile|register[27].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~405_combout ;
wire \my_regfile|register[29].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~752_combout ;
wire \my_regfile|register[31].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~406_combout ;
wire \my_regfile|register[26].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~404_combout ;
wire \my_regfile|data_readRegA[21]~407_combout ;
wire \my_regfile|register[23].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~402_combout ;
wire \my_regfile|register[18].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~399_combout ;
wire \my_regfile|register[20].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~400_combout ;
wire \my_regfile|register[21].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~401_combout ;
wire \my_regfile|data_readRegA[21]~403_combout ;
wire \my_regfile|register[15].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~397_combout ;
wire \my_regfile|register[13].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~396_combout ;
wire \my_regfile|register[9].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~394_combout ;
wire \my_regfile|register[11].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~395_combout ;
wire \my_regfile|data_readRegA[21]~398_combout ;
wire \my_regfile|data_readRegA[21]~408_combout ;
wire \my_processor|my_alu|Add0~43 ;
wire \my_processor|my_alu|Add0~44_combout ;
wire \my_processor|my_alu|Add1~44_combout ;
wire \my_processor|data_writeReg[22]~88_combout ;
wire \my_processor|data_writeReg[22]~86_combout ;
wire \my_processor|my_alu|ShiftRight0~91_combout ;
wire \my_processor|my_alu|ShiftRight0~53_combout ;
wire \my_processor|my_alu|ShiftRight0~54_combout ;
wire \my_processor|my_alu|ShiftRight0~56_combout ;
wire \my_processor|my_alu|ShiftRight0~57_combout ;
wire \my_processor|my_alu|ShiftRight0~92_combout ;
wire \my_processor|my_alu|ShiftRight0~93_combout ;
wire \my_processor|my_alu|ShiftLeft0~26_combout ;
wire \my_processor|data_writeReg[22]~87_combout ;
wire \my_processor|data_writeReg[22]~89_combout ;
wire \my_processor|data_writeReg[22]~90_combout ;
wire \my_regfile|register[13].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~417_combout ;
wire \my_regfile|register[10].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~415_combout ;
wire \my_regfile|register[16].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~418_combout ;
wire \my_regfile|register[11].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~416_combout ;
wire \my_regfile|data_readRegA[22]~419_combout ;
wire \my_regfile|register[5].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[22].df|q~feeder_combout ;
wire \my_regfile|register[6].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~412_combout ;
wire \my_regfile|register[1].df|dffe_array[22].df|q~feeder_combout ;
wire \my_regfile|register[1].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~409_combout ;
wire \my_regfile|register[3].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~410_combout ;
wire \my_regfile|data_readRegA[22]~411_combout ;
wire \my_regfile|register[7].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~413_combout ;
wire \my_regfile|data_readRegA[22]~414_combout ;
wire \my_regfile|register[29].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~753_combout ;
wire \my_regfile|register[31].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~427_combout ;
wire \my_regfile|register[27].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~426_combout ;
wire \my_regfile|register[26].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[22].df|q~feeder_combout ;
wire \my_regfile|register[25].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~425_combout ;
wire \my_regfile|data_readRegA[22]~428_combout ;
wire \my_regfile|register[21].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~422_combout ;
wire \my_regfile|register[18].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~420_combout ;
wire \my_regfile|register[23].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~423_combout ;
wire \my_regfile|register[20].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~421_combout ;
wire \my_regfile|data_readRegA[22]~424_combout ;
wire \my_regfile|data_readRegA[22]~429_combout ;
wire \my_processor|my_alu|Add0~45 ;
wire \my_processor|my_alu|Add0~46_combout ;
wire \my_processor|my_alu|ShiftLeft0~27_combout ;
wire \my_processor|my_alu|ShiftLeft0~30_combout ;
wire \my_processor|my_alu|ShiftLeft0~31_combout ;
wire \my_processor|data_writeReg[23]~91_combout ;
wire \my_processor|my_alu|ShiftRight0~14_combout ;
wire \my_processor|my_alu|ShiftRight0~74_combout ;
wire \my_processor|my_alu|ShiftRight0~71_combout ;
wire \my_processor|my_alu|ShiftRight0~72_combout ;
wire \my_processor|my_alu|ShiftRight0~95_combout ;
wire \my_processor|my_alu|ShiftRight0~96_combout ;
wire \my_processor|data_writeReg[23]~92_combout ;
wire \my_processor|my_alu|Add1~46_combout ;
wire \my_processor|data_writeReg[23]~93_combout ;
wire \my_processor|data_writeReg[23]~94_combout ;
wire \my_processor|data_writeReg[23]~95_combout ;
wire \my_regfile|register[23].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~380_combout ;
wire \my_regfile|register[20].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~378_combout ;
wire \my_regfile|register[17].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~377_combout ;
wire \my_regfile|register[21].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~379_combout ;
wire \my_regfile|data_readRegA[23]~381_combout ;
wire \my_regfile|register[6].df|dffe_array[23].df|q~feeder_combout ;
wire \my_regfile|register[6].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~369_combout ;
wire \my_regfile|register[1].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~366_combout ;
wire \my_regfile|register[7].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~370_combout ;
wire \my_regfile|register[3].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~367_combout ;
wire \my_regfile|data_readRegA[23]~368_combout ;
wire \my_regfile|data_readRegA[23]~371_combout ;
wire \my_regfile|register[30].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~385_combout ;
wire \my_regfile|d0|d4|and5~combout ;
wire \my_regfile|register[28].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~383_combout ;
wire \my_regfile|register[27].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~382_combout ;
wire \my_regfile|data_readRegA[23]~384_combout ;
wire \my_regfile|register[29].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~386_combout ;
wire \my_regfile|register[15].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~375_combout ;
wire \my_regfile|register[9].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~372_combout ;
wire \my_regfile|register[13].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~374_combout ;
wire \my_regfile|register[11].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~373_combout ;
wire \my_regfile|data_readRegA[23]~376_combout ;
wire \my_regfile|data_readRegA[23]~387_combout ;
wire \my_processor|my_alu|Add0~47 ;
wire \my_processor|my_alu|Add0~48_combout ;
wire \my_processor|my_alu|Selector29~7_combout ;
wire \my_processor|my_alu|Add1~48_combout ;
wire \my_processor|my_alu|Selector29~9_combout ;
wire \my_processor|my_alu|ShiftRight0~11_combout ;
wire \my_processor|my_alu|ShiftRight0~12_combout ;
wire \my_processor|my_alu|ShiftRight0~97_combout ;
wire \my_processor|my_alu|ShiftRight0~13_combout ;
wire \my_processor|my_alu|ShiftRight0~15_combout ;
wire \my_processor|my_alu|ShiftRight0~105_combout ;
wire \my_processor|data_writeReg[24]~98_combout ;
wire \my_processor|my_alu|Selector25~0_combout ;
wire \my_processor|my_alu|ShiftLeft0~100_combout ;
wire \my_processor|my_alu|ShiftLeft0~99_combout ;
wire \my_processor|my_alu|ShiftLeft0~101_combout ;
wire \my_processor|data_writeReg[24]~96_combout ;
wire \my_processor|my_alu|ShiftLeft0~75_combout ;
wire \my_processor|my_alu|ShiftLeft0~35_combout ;
wire \my_processor|my_alu|ShiftLeft0~36_combout ;
wire \my_processor|data_writeReg[24]~97_combout ;
wire \my_processor|data_writeReg[24]~168_combout ;
wire \my_processor|data_writeReg[24]~99_combout ;
wire \my_processor|data_writeReg[24]~101_combout ;
wire \my_processor|data_writeReg[24]~103_combout ;
wire \my_regfile|register[31].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[24].df|q~feeder_combout ;
wire \my_regfile|register[30].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~363_combout ;
wire \my_regfile|register[29].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~751_combout ;
wire \my_regfile|register[25].df|dffe_array[24].df|q~feeder_combout ;
wire \my_regfile|register[25].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~361_combout ;
wire \my_regfile|register[27].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~362_combout ;
wire \my_regfile|data_readRegA[24]~364_combout ;
wire \my_regfile|register[7].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~349_combout ;
wire \my_regfile|register[3].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~346_combout ;
wire \my_regfile|data_readRegA[24]~347_combout ;
wire \my_regfile|register[2].df|dffe_array[24].df|q~feeder_combout ;
wire \my_regfile|register[2].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~345_combout ;
wire \my_regfile|register[5].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[24].df|q~feeder_combout ;
wire \my_regfile|register[6].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~348_combout ;
wire \my_regfile|data_readRegA[24]~350_combout ;
wire \my_regfile|register[10].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~351_combout ;
wire \my_regfile|register[15].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~354_combout ;
wire \my_regfile|register[13].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~353_combout ;
wire \my_regfile|register[11].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~352_combout ;
wire \my_regfile|data_readRegA[24]~355_combout ;
wire \my_regfile|register[17].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~356_combout ;
wire \my_regfile|register[24].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[24].df|q~feeder_combout ;
wire \my_regfile|register[23].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~359_combout ;
wire \my_regfile|register[19].df|dffe_array[24].df|q~feeder_combout ;
wire \my_regfile|register[19].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~357_combout ;
wire \my_regfile|register[21].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~358_combout ;
wire \my_regfile|data_readRegA[24]~360_combout ;
wire \my_regfile|data_readRegA[24]~365_combout ;
wire \my_processor|my_alu|Add0~49 ;
wire \my_processor|my_alu|Add0~50_combout ;
wire \my_processor|data_writeReg[25]~105_combout ;
wire \my_processor|my_alu|ShiftRight0~33_combout ;
wire \my_processor|my_alu|ShiftRight0~36_combout ;
wire \my_processor|my_alu|ShiftRight0~98_combout ;
wire \my_processor|my_alu|ShiftLeft0~102_combout ;
wire \my_processor|my_alu|ShiftLeft0~103_combout ;
wire \my_processor|my_alu|ShiftLeft0~104_combout ;
wire \my_processor|my_alu|ShiftLeft0~79_combout ;
wire \my_processor|data_writeReg[25]~106_combout ;
wire \my_processor|my_alu|ShiftLeft0~37_combout ;
wire \my_processor|my_alu|ShiftLeft0~41_combout ;
wire \my_processor|my_alu|ShiftLeft0~42_combout ;
wire \my_processor|data_writeReg[25]~107_combout ;
wire \my_processor|my_alu|Add1~50_combout ;
wire \my_processor|data_writeReg[25]~108_combout ;
wire \my_processor|data_writeReg[25]~109_combout ;
wire \my_processor|data_writeReg[25]~110_combout ;
wire \my_regfile|register[9].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~307_combout ;
wire \my_regfile|register[11].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~308_combout ;
wire \my_regfile|register[15].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~310_combout ;
wire \my_regfile|register[13].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~309_combout ;
wire \my_regfile|data_readRegA[25]~311_combout ;
wire \my_regfile|register[18].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~312_combout ;
wire \my_regfile|register[23].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~315_combout ;
wire \my_regfile|register[19].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~313_combout ;
wire \my_regfile|register[21].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~314_combout ;
wire \my_regfile|data_readRegA[25]~316_combout ;
wire \my_regfile|register[27].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~318_combout ;
wire \my_regfile|register[25].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~317_combout ;
wire \my_regfile|register[29].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~319_combout ;
wire \my_regfile|register[30].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~320_combout ;
wire \my_regfile|data_readRegA[25]~321_combout ;
wire \my_regfile|register[8].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~305_combout ;
wire \my_regfile|register[5].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~304_combout ;
wire \my_regfile|register[1].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~301_combout ;
wire \my_regfile|register[3].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~302_combout ;
wire \my_regfile|data_readRegA[25]~303_combout ;
wire \my_regfile|data_readRegA[25]~306_combout ;
wire \my_regfile|data_readRegA[25]~322_combout ;
wire \my_processor|my_alu|Add0~51 ;
wire \my_processor|my_alu|Add0~52_combout ;
wire \my_processor|data_writeReg[26]~169_combout ;
wire \my_processor|data_writeReg[26]~111_combout ;
wire \my_processor|my_alu|ShiftLeft0~82_combout ;
wire \my_processor|my_alu|ShiftLeft0~46_combout ;
wire \my_processor|my_alu|ShiftLeft0~47_combout ;
wire \my_processor|data_writeReg[26]~112_combout ;
wire \my_processor|my_alu|ShiftRight0~52_combout ;
wire \my_processor|my_alu|ShiftRight0~55_combout ;
wire \my_processor|my_alu|ShiftRight0~99_combout ;
wire \my_processor|my_alu|Add1~52_combout ;
wire \my_processor|data_writeReg[26]~113_combout ;
wire \my_processor|data_writeReg[26]~114_combout ;
wire \my_processor|data_writeReg[26]~115_combout ;
wire \my_regfile|register[12].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~330_combout ;
wire \my_regfile|register[9].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~329_combout ;
wire \my_regfile|register[16].df|dffe_array[26].df|q~feeder_combout ;
wire \my_regfile|register[16].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[26].df|q~feeder_combout ;
wire \my_regfile|register[15].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~332_combout ;
wire \my_regfile|register[13].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~331_combout ;
wire \my_regfile|data_readRegA[26]~333_combout ;
wire \my_regfile|register[23].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~337_combout ;
wire \my_regfile|register[19].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~335_combout ;
wire \my_regfile|register[17].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~334_combout ;
wire \my_regfile|register[21].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~336_combout ;
wire \my_regfile|data_readRegA[26]~338_combout ;
wire \my_regfile|register[5].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~326_combout ;
wire \my_regfile|register[1].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~323_combout ;
wire \my_regfile|register[3].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~324_combout ;
wire \my_regfile|data_readRegA[26]~325_combout ;
wire \my_regfile|register[7].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~327_combout ;
wire \my_regfile|data_readRegA[26]~328_combout ;
wire \my_regfile|register[29].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~342_combout ;
wire \my_regfile|register[28].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~340_combout ;
wire \my_regfile|register[27].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~339_combout ;
wire \my_regfile|data_readRegA[26]~341_combout ;
wire \my_regfile|data_readRegA[26]~343_combout ;
wire \my_regfile|data_readRegA[26]~344_combout ;
wire \my_processor|my_alu|Add0~53 ;
wire \my_processor|my_alu|Add0~54_combout ;
wire \my_processor|data_writeReg[27]~119_combout ;
wire \my_processor|data_writeReg[27]~116_combout ;
wire \my_processor|my_alu|ShiftLeft0~50_combout ;
wire \my_processor|my_alu|ShiftLeft0~51_combout ;
wire \my_processor|my_alu|ShiftLeft0~85_combout ;
wire \my_processor|data_writeReg[27]~117_combout ;
wire \my_processor|data_writeReg[27]~118_combout ;
wire \my_processor|data_writeReg[27]~120_combout ;
wire \my_processor|my_alu|ShiftRight0~106_combout ;
wire \my_processor|data_writeReg[27]~121_combout ;
wire \my_processor|data_writeReg[27]~122_combout ;
wire \my_processor|my_alu|Add1~54_combout ;
wire \my_processor|data_writeReg[27]~123_combout ;
wire \my_processor|data_writeReg[27]~124_combout ;
wire \my_regfile|register[26].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~295_combout ;
wire \my_regfile|register[27].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~296_combout ;
wire \my_regfile|register[29].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~297_combout ;
wire \my_regfile|register[31].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~298_combout ;
wire \my_regfile|data_readRegA[27]~299_combout ;
wire \my_regfile|register[9].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~285_combout ;
wire \my_regfile|register[16].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[27].df|q~feeder_combout ;
wire \my_regfile|register[15].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~288_combout ;
wire \my_regfile|register[13].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~287_combout ;
wire \my_regfile|register[11].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~286_combout ;
wire \my_regfile|data_readRegA[27]~289_combout ;
wire \my_regfile|register[20].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~291_combout ;
wire \my_regfile|register[17].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~290_combout ;
wire \my_regfile|register[21].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~292_combout ;
wire \my_regfile|register[23].df|dffe_array[27].df|q~feeder_combout ;
wire \my_regfile|register[23].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~293_combout ;
wire \my_regfile|data_readRegA[27]~294_combout ;
wire \my_regfile|register[7].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~283_combout ;
wire \my_regfile|register[3].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~280_combout ;
wire \my_regfile|data_readRegA[27]~281_combout ;
wire \my_regfile|register[6].df|dffe_array[27].df|q~feeder_combout ;
wire \my_regfile|register[6].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~282_combout ;
wire \my_regfile|register[2].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~279_combout ;
wire \my_regfile|data_readRegA[27]~284_combout ;
wire \my_regfile|data_readRegA[27]~300_combout ;
wire \my_processor|my_alu|Add0~55 ;
wire \my_processor|my_alu|Add0~56_combout ;
wire \my_processor|data_writeReg[28]~170_combout ;
wire \my_processor|my_alu|ShiftLeft0~55_combout ;
wire \my_processor|my_alu|ShiftRight0~100_combout ;
wire \my_processor|my_alu|Selector29~4_combout ;
wire \my_processor|data_writeReg[28]~125_combout ;
wire \my_processor|data_writeReg[28]~126_combout ;
wire \my_processor|data_writeReg[28]~127_combout ;
wire \my_processor|data_writeReg[28]~128_combout ;
wire \my_processor|data_writeReg[28]~129_combout ;
wire \my_processor|data_writeReg[28]~130_combout ;
wire \my_processor|data_writeReg[28]~132_combout ;
wire \my_processor|my_alu|Add1~56_combout ;
wire \my_processor|data_writeReg[28]~131_combout ;
wire \my_processor|data_writeReg[28]~133_combout ;
wire \my_regfile|register[16].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~266_combout ;
wire \my_regfile|register[12].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~264_combout ;
wire \my_regfile|register[9].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~263_combout ;
wire \my_regfile|register[13].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~265_combout ;
wire \my_regfile|data_readRegA[28]~267_combout ;
wire \my_regfile|register[29].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~275_combout ;
wire \my_regfile|register[25].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~273_combout ;
wire \my_regfile|register[28].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~274_combout ;
wire \my_regfile|register[31].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~276_combout ;
wire \my_regfile|data_readRegA[28]~277_combout ;
wire \my_regfile|register[2].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~257_combout ;
wire \my_regfile|register[5].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~260_combout ;
wire \my_regfile|register[3].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~258_combout ;
wire \my_regfile|data_readRegA[28]~259_combout ;
wire \my_regfile|register[8].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~261_combout ;
wire \my_regfile|data_readRegA[28]~262_combout ;
wire \my_regfile|register[17].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~268_combout ;
wire \my_regfile|register[19].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~269_combout ;
wire \my_regfile|register[21].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~270_combout ;
wire \my_regfile|register[23].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~271_combout ;
wire \my_regfile|data_readRegA[28]~272_combout ;
wire \my_regfile|data_readRegA[28]~278_combout ;
wire \my_processor|my_alu|Add0~57 ;
wire \my_processor|my_alu|Add0~58_combout ;
wire \my_processor|data_writeReg[29]~171_combout ;
wire \my_processor|data_writeReg[29]~141_combout ;
wire \my_processor|my_alu|Add1~58_combout ;
wire \my_processor|my_alu|ShiftLeft0~59_combout ;
wire \my_processor|my_alu|ShiftRight0~101_combout ;
wire \my_processor|data_writeReg[29]~134_combout ;
wire \my_processor|data_writeReg[29]~135_combout ;
wire \my_processor|data_writeReg[29]~136_combout ;
wire \my_processor|data_writeReg[29]~137_combout ;
wire \my_processor|data_writeReg[29]~140_combout ;
wire \my_processor|data_writeReg[29]~138_combout ;
wire \my_processor|data_writeReg[29]~139_combout ;
wire \my_processor|data_writeReg[29]~142_combout ;
wire \my_regfile|register[13].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~223_combout ;
wire \my_regfile|register[9].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~221_combout ;
wire \my_regfile|register[15].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~224_combout ;
wire \my_regfile|register[12].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~222_combout ;
wire \my_regfile|data_readRegA[29]~225_combout ;
wire \my_regfile|register[29].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~749_combout ;
wire \my_regfile|register[30].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[29].df|q~feeder_combout ;
wire \my_regfile|register[31].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~233_combout ;
wire \my_regfile|register[27].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~232_combout ;
wire \my_regfile|register[26].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~231_combout ;
wire \my_regfile|data_readRegA[29]~234_combout ;
wire \my_regfile|register[22].df|dffe_array[29].df|q~feeder_combout ;
wire \my_regfile|register[22].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[29].df|q~feeder_combout ;
wire \my_regfile|register[21].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~228_combout ;
wire \my_regfile|register[20].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~227_combout ;
wire \my_regfile|register[23].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~229_combout ;
wire \my_regfile|register[18].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~226_combout ;
wire \my_regfile|data_readRegA[29]~230_combout ;
wire \my_regfile|register[6].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~218_combout ;
wire \my_regfile|register[2].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~215_combout ;
wire \my_regfile|register[3].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~216_combout ;
wire \my_regfile|data_readRegA[29]~217_combout ;
wire \my_regfile|register[7].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[29].df|q~feeder_combout ;
wire \my_regfile|register[8].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~219_combout ;
wire \my_regfile|data_readRegA[29]~220_combout ;
wire \my_regfile|data_readRegA[29]~235_combout ;
wire \my_processor|my_alu|ShiftRight0~10_combout ;
wire \my_processor|my_alu|ShiftRight0~83_combout ;
wire \my_processor|my_alu|ShiftRight0~18_combout ;
wire \my_processor|my_alu|ShiftRight0~19_combout ;
wire \my_processor|my_alu|ShiftRight0~84_combout ;
wire \my_processor|my_alu|ShiftRight0~85_combout ;
wire \my_processor|my_alu|ShiftRight0~28_combout ;
wire \my_processor|my_alu|ShiftRight0~29_combout ;
wire \my_processor|my_alu|ShiftRight0~30_combout ;
wire \my_processor|my_alu|ShiftRight0~7_combout ;
wire \my_processor|my_alu|ShiftRight0~8_combout ;
wire \my_processor|my_alu|ShiftRight0~9_combout ;
wire \my_processor|my_alu|Selector27~0_combout ;
wire \my_processor|my_alu|Selector27~1_combout ;
wire \my_processor|my_alu|Selector27~4_combout ;
wire \my_processor|data_writeReg[4]~32_combout ;
wire \my_regfile|register[24].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~186_combout ;
wire \my_regfile|register[20].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~184_combout ;
wire \my_regfile|register[21].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~185_combout ;
wire \my_regfile|register[18].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~183_combout ;
wire \my_regfile|data_readRegA[4]~187_combout ;
wire \my_regfile|register[7].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~176_combout ;
wire \my_regfile|register[2].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~172_combout ;
wire \my_regfile|register[5].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~175_combout ;
wire \my_regfile|register[3].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~173_combout ;
wire \my_regfile|data_readRegA[4]~174_combout ;
wire \my_regfile|data_readRegA[4]~177_combout ;
wire \my_regfile|register[29].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~190_combout ;
wire \my_regfile|register[31].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~191_combout ;
wire \my_regfile|register[25].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~188_combout ;
wire \my_regfile|register[27].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~189_combout ;
wire \my_regfile|data_readRegA[4]~192_combout ;
wire \my_regfile|register[15].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~181_combout ;
wire \my_regfile|register[9].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~178_combout ;
wire \my_regfile|register[12].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~179_combout ;
wire \my_regfile|register[13].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~180_combout ;
wire \my_regfile|data_readRegA[4]~182_combout ;
wire \my_regfile|data_readRegA[4]~193_combout ;
wire \my_processor|my_alu|Add0~9 ;
wire \my_processor|my_alu|Add0~10_combout ;
wire \my_processor|my_alu|Selector26~2_combout ;
wire \my_processor|my_alu|Add1~9 ;
wire \my_processor|my_alu|Add1~10_combout ;
wire \my_processor|my_alu|Selector26~3_combout ;
wire \my_processor|my_alu|ShiftRight0~47_combout ;
wire \my_processor|my_alu|ShiftRight0~48_combout ;
wire \my_processor|my_alu|ShiftRight0~39_combout ;
wire \my_processor|my_alu|ShiftRight0~40_combout ;
wire \my_processor|my_alu|ShiftRight0~49_combout ;
wire \my_processor|my_alu|ShiftRight0~86_combout ;
wire \my_processor|my_alu|ShiftRight0~44_combout ;
wire \my_processor|my_alu|ShiftRight0~45_combout ;
wire \my_processor|my_alu|ShiftRight0~46_combout ;
wire \my_processor|my_alu|Selector26~0_combout ;
wire \my_processor|my_alu|Selector26~1_combout ;
wire \my_processor|my_alu|Selector26~4_combout ;
wire \my_processor|data_writeReg[5]~33_combout ;
wire \my_regfile|register[29].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~168_combout ;
wire \my_regfile|register[28].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~167_combout ;
wire \my_regfile|register[31].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~169_combout ;
wire \my_regfile|register[26].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~166_combout ;
wire \my_regfile|data_readRegA[5]~170_combout ;
wire \my_regfile|register[11].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[5].df|q~feeder_combout ;
wire \my_regfile|register[12].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~157_combout ;
wire \my_regfile|register[13].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~158_combout ;
wire \my_regfile|register[10].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~156_combout ;
wire \my_regfile|register[15].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~159_combout ;
wire \my_regfile|data_readRegA[5]~160_combout ;
wire \my_regfile|register[21].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~163_combout ;
wire \my_regfile|register[19].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~162_combout ;
wire \my_regfile|register[18].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~161_combout ;
wire \my_regfile|register[24].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~164_combout ;
wire \my_regfile|data_readRegA[5]~165_combout ;
wire \my_regfile|register[1].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~150_combout ;
wire \my_regfile|register[8].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~154_combout ;
wire \my_regfile|register[6].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~153_combout ;
wire \my_regfile|register[3].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~151_combout ;
wire \my_regfile|data_readRegA[5]~152_combout ;
wire \my_regfile|data_readRegA[5]~155_combout ;
wire \my_regfile|data_readRegA[5]~171_combout ;
wire \my_processor|my_alu|Add0~11 ;
wire \my_processor|my_alu|Add0~12_combout ;
wire \my_processor|my_alu|ShiftRight0~66_combout ;
wire \my_processor|my_alu|ShiftRight0~65_combout ;
wire \my_processor|my_alu|ShiftRight0~67_combout ;
wire \my_processor|my_alu|ShiftRight0~58_combout ;
wire \my_processor|my_alu|ShiftRight0~59_combout ;
wire \my_processor|my_alu|ShiftRight0~90_combout ;
wire \my_processor|my_alu|ShiftRight0~68_combout ;
wire \my_processor|my_alu|ShiftRight0~69_combout ;
wire \my_processor|my_alu|ShiftRight0~62_combout ;
wire \my_processor|my_alu|ShiftRight0~63_combout ;
wire \my_processor|my_alu|ShiftRight0~64_combout ;
wire \my_processor|my_alu|Selector25~3_combout ;
wire \my_processor|my_alu|Selector25~4_combout ;
wire \my_processor|my_alu|Selector25~5_combout ;
wire \my_processor|my_alu|Add1~11 ;
wire \my_processor|my_alu|Add1~12_combout ;
wire \my_processor|my_alu|Selector25~6_combout ;
wire \my_processor|my_alu|Selector25~7_combout ;
wire \my_processor|data_writeReg[6]~34_combout ;
wire \my_regfile|register[9].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~134_combout ;
wire \my_regfile|register[11].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~135_combout ;
wire \my_regfile|register[15].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~137_combout ;
wire \my_regfile|register[13].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~136_combout ;
wire \my_regfile|data_readRegA[6]~138_combout ;
wire \my_regfile|register[3].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~129_combout ;
wire \my_regfile|data_readRegA[6]~130_combout ;
wire \my_regfile|register[1].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~128_combout ;
wire \my_regfile|register[5].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~131_combout ;
wire \my_regfile|register[7].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~132_combout ;
wire \my_regfile|data_readRegA[6]~133_combout ;
wire \my_regfile|register[27].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~145_combout ;
wire \my_regfile|register[26].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~144_combout ;
wire \my_regfile|register[29].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~146_combout ;
wire \my_regfile|register[31].df|dffe_array[6].df|q~feeder_combout ;
wire \my_regfile|register[31].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~147_combout ;
wire \my_regfile|data_readRegA[6]~148_combout ;
wire \my_regfile|register[23].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~142_combout ;
wire \my_regfile|register[20].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~140_combout ;
wire \my_regfile|register[18].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~139_combout ;
wire \my_regfile|register[22].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~141_combout ;
wire \my_regfile|data_readRegA[6]~143_combout ;
wire \my_regfile|data_readRegA[6]~149_combout ;
wire \my_processor|my_alu|Add0~13 ;
wire \my_processor|my_alu|Add0~14_combout ;
wire \my_processor|my_alu|Add1~13 ;
wire \my_processor|my_alu|Add1~14_combout ;
wire \my_processor|my_alu|Selector24~2_combout ;
wire \my_processor|my_alu|Selector24~3_combout ;
wire \my_processor|my_alu|ShiftRight0~26_combout ;
wire \my_processor|my_alu|ShiftRight0~80_combout ;
wire \my_processor|my_alu|ShiftRight0~78_combout ;
wire \my_processor|my_alu|ShiftRight0~75_combout ;
wire \my_processor|my_alu|ShiftRight0~21_combout ;
wire \my_processor|my_alu|ShiftRight0~79_combout ;
wire \my_processor|my_alu|ShiftRight0~94_combout ;
wire \my_processor|my_alu|Selector24~0_combout ;
wire \my_processor|my_alu|Selector24~1_combout ;
wire \my_processor|my_alu|Selector24~4_combout ;
wire \my_processor|data_writeReg[7]~35_combout ;
wire \my_regfile|register[15].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~116_combout ;
wire \my_regfile|register[9].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~113_combout ;
wire \my_regfile|register[11].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~114_combout ;
wire \my_regfile|register[13].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~115_combout ;
wire \my_regfile|data_readRegA[7]~117_combout ;
wire \my_regfile|register[18].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~118_combout ;
wire \my_regfile|register[20].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~119_combout ;
wire \my_regfile|register[21].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~120_combout ;
wire \my_regfile|register[23].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~121_combout ;
wire \my_regfile|data_readRegA[7]~122_combout ;
wire \my_regfile|register[1].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~107_combout ;
wire \my_regfile|register[5].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~110_combout ;
wire \my_regfile|register[7].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~111_combout ;
wire \my_regfile|register[3].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~108_combout ;
wire \my_regfile|data_readRegA[7]~109_combout ;
wire \my_regfile|data_readRegA[7]~112_combout ;
wire \my_regfile|register[27].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~124_combout ;
wire \my_regfile|register[29].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~747_combout ;
wire \my_regfile|register[26].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~123_combout ;
wire \my_regfile|register[30].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~125_combout ;
wire \my_regfile|data_readRegA[7]~126_combout ;
wire \my_regfile|data_readRegA[7]~127_combout ;
wire \my_processor|my_alu|Add1~15 ;
wire \my_processor|my_alu|Add1~16_combout ;
wire \my_processor|my_alu|Add0~15 ;
wire \my_processor|my_alu|Add0~16_combout ;
wire \my_processor|my_alu|ShiftRight0~25_combout ;
wire \my_processor|my_alu|ShiftRight0~27_combout ;
wire \my_processor|my_alu|ShiftRight0~31_combout ;
wire \my_processor|my_alu|Selector22~4_combout ;
wire \my_processor|my_alu|Selector22~5_combout ;
wire \my_processor|my_alu|Selector23~0_combout ;
wire \my_processor|my_alu|ShiftRight0~23_combout ;
wire \my_processor|my_alu|Selector23~1_combout ;
wire \my_processor|my_alu|Selector23~2_combout ;
wire \my_processor|my_alu|Selector23~combout ;
wire \my_processor|data_writeReg[8]~159_combout ;
wire \my_regfile|register[27].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~709_combout ;
wire \my_regfile|register[31].df|dffe_array[8].df|q~feeder_combout ;
wire \my_regfile|register[31].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~711_combout ;
wire \my_regfile|register[29].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~710_combout ;
wire \my_regfile|register[26].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~708_combout ;
wire \my_regfile|data_readRegA[8]~712_combout ;
wire \my_regfile|register[6].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~695_combout ;
wire \my_regfile|register[2].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[8].df|q~feeder_combout ;
wire \my_regfile|register[1].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~692_combout ;
wire \my_regfile|register[7].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~696_combout ;
wire \my_regfile|register[3].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~693_combout ;
wire \my_regfile|data_readRegA[8]~694_combout ;
wire \my_regfile|data_readRegA[8]~697_combout ;
wire \my_regfile|register[18].df|dffe_array[8].df|q~feeder_combout ;
wire \my_regfile|register[18].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[8].df|q~feeder_combout ;
wire \my_regfile|register[17].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~703_combout ;
wire \my_regfile|register[21].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~705_combout ;
wire \my_regfile|register[20].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~704_combout ;
wire \my_regfile|register[23].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~706_combout ;
wire \my_regfile|data_readRegA[8]~707_combout ;
wire \my_regfile|register[12].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[8].df|q~feeder_combout ;
wire \my_regfile|register[11].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~699_combout ;
wire \my_regfile|register[15].df|dffe_array[8].df|q~feeder_combout ;
wire \my_regfile|register[15].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[8].df|q~feeder_combout ;
wire \my_regfile|register[16].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~701_combout ;
wire \my_regfile|register[9].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~698_combout ;
wire \my_regfile|register[13].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~700_combout ;
wire \my_regfile|data_readRegA[8]~702_combout ;
wire \my_regfile|data_readRegA[8]~713_combout ;
wire \my_processor|my_alu|Add1~17 ;
wire \my_processor|my_alu|Add1~18_combout ;
wire \my_processor|my_alu|Add0~17 ;
wire \my_processor|my_alu|Add0~18_combout ;
wire \my_processor|my_alu|ShiftRight0~41_combout ;
wire \my_processor|my_alu|Selector22~6_combout ;
wire \my_processor|my_alu|Selector22~7_combout ;
wire \my_processor|my_alu|Selector22~8_combout ;
wire \my_processor|my_alu|Selector22~combout ;
wire \my_processor|data_writeReg[9]~160_combout ;
wire \my_regfile|register[27].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~665_combout ;
wire \my_regfile|register[26].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~664_combout ;
wire \my_regfile|register[29].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~666_combout ;
wire \my_regfile|register[31].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~667_combout ;
wire \my_regfile|data_readRegA[9]~668_combout ;
wire \my_regfile|register[21].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~661_combout ;
wire \my_regfile|register[20].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~660_combout ;
wire \my_regfile|register[23].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~662_combout ;
wire \my_regfile|register[18].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~659_combout ;
wire \my_regfile|data_readRegA[9]~663_combout ;
wire \my_regfile|register[6].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~651_combout ;
wire \my_regfile|register[3].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~649_combout ;
wire \my_regfile|data_readRegA[9]~650_combout ;
wire \my_regfile|register[2].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~648_combout ;
wire \my_regfile|register[7].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~652_combout ;
wire \my_regfile|data_readRegA[9]~653_combout ;
wire \my_regfile|register[9].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~654_combout ;
wire \my_regfile|register[12].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~655_combout ;
wire \my_regfile|register[13].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~656_combout ;
wire \my_regfile|register[15].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~657_combout ;
wire \my_regfile|data_readRegA[9]~658_combout ;
wire \my_regfile|data_readRegA[9]~669_combout ;
wire \my_processor|my_alu|Add1~19 ;
wire \my_processor|my_alu|Add1~20_combout ;
wire \my_processor|my_alu|Add0~19 ;
wire \my_processor|my_alu|Add0~20_combout ;
wire \my_processor|my_alu|ShiftRight0~60_combout ;
wire \my_processor|my_alu|Selector21~0_combout ;
wire \my_processor|my_alu|ShiftRight0~70_combout ;
wire \my_processor|my_alu|Selector21~1_combout ;
wire \my_processor|my_alu|Selector21~2_combout ;
wire \my_processor|my_alu|Selector21~combout ;
wire \my_processor|data_writeReg[10]~161_combout ;
wire \my_regfile|register[21].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~683_combout ;
wire \my_regfile|register[18].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~681_combout ;
wire \my_regfile|register[19].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~682_combout ;
wire \my_regfile|register[23].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~684_combout ;
wire \my_regfile|data_readRegA[10]~685_combout ;
wire \my_regfile|register[30].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~689_combout ;
wire \my_regfile|register[28].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~687_combout ;
wire \my_regfile|register[25].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~686_combout ;
wire \my_regfile|register[29].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~688_combout ;
wire \my_regfile|data_readRegA[10]~690_combout ;
wire \my_regfile|register[12].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~677_combout ;
wire \my_regfile|register[9].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~676_combout ;
wire \my_regfile|register[15].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~679_combout ;
wire \my_regfile|register[13].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~678_combout ;
wire \my_regfile|data_readRegA[10]~680_combout ;
wire \my_regfile|register[1].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~670_combout ;
wire \my_regfile|register[7].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~674_combout ;
wire \my_regfile|register[6].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[10].df|q~feeder_combout ;
wire \my_regfile|register[5].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~673_combout ;
wire \my_regfile|register[3].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~671_combout ;
wire \my_regfile|data_readRegA[10]~672_combout ;
wire \my_regfile|data_readRegA[10]~675_combout ;
wire \my_regfile|data_readRegA[10]~691_combout ;
wire \my_processor|my_alu|Add1~21 ;
wire \my_processor|my_alu|Add1~22_combout ;
wire \my_processor|my_alu|Add0~21 ;
wire \my_processor|my_alu|Add0~22_combout ;
wire \my_processor|my_alu|ShiftRight0~76_combout ;
wire \my_processor|my_alu|ShiftRight0~81_combout ;
wire \my_processor|my_alu|Selector20~0_combout ;
wire \my_processor|my_alu|Selector20~1_combout ;
wire \my_processor|my_alu|Selector20~2_combout ;
wire \my_processor|my_alu|Selector20~combout ;
wire \my_processor|data_writeReg[11]~162_combout ;
wire \my_regfile|register[18].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~637_combout ;
wire \my_regfile|register[21].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~639_combout ;
wire \my_regfile|register[23].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~640_combout ;
wire \my_regfile|register[19].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~638_combout ;
wire \my_regfile|data_readRegA[11]~641_combout ;
wire \my_regfile|register[5].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~629_combout ;
wire \my_regfile|register[2].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~626_combout ;
wire \my_regfile|register[3].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~627_combout ;
wire \my_regfile|data_readRegA[11]~628_combout ;
wire \my_regfile|register[7].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~630_combout ;
wire \my_regfile|data_readRegA[11]~631_combout ;
wire \my_regfile|register[11].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~633_combout ;
wire \my_regfile|register[15].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~635_combout ;
wire \my_regfile|register[9].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~632_combout ;
wire \my_regfile|register[13].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~634_combout ;
wire \my_regfile|data_readRegA[11]~636_combout ;
wire \my_regfile|register[29].df|dffe_array[11].df|q~feeder_combout ;
wire \my_regfile|register[29].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~645_combout ;
wire \my_regfile|register[27].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~643_combout ;
wire \my_regfile|register[26].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~642_combout ;
wire \my_regfile|data_readRegA[11]~644_combout ;
wire \my_regfile|data_readRegA[11]~646_combout ;
wire \my_regfile|data_readRegA[11]~647_combout ;
wire \my_processor|my_alu|Add0~23 ;
wire \my_processor|my_alu|Add0~25 ;
wire \my_processor|my_alu|Add0~27 ;
wire \my_processor|my_alu|Add0~29 ;
wire \my_processor|my_alu|Add0~31 ;
wire \my_processor|my_alu|Add0~32_combout ;
wire \my_processor|my_alu|Add1~32_combout ;
wire \my_processor|data_writeReg[16]~58_combout ;
wire \my_processor|my_alu|ShiftLeft0~71_combout ;
wire \my_processor|data_writeReg[16]~54_combout ;
wire \my_processor|my_alu|ShiftRight0~16_combout ;
wire \my_processor|my_alu|ShiftRight0~24_combout ;
wire \my_processor|data_writeReg[16]~55_combout ;
wire \my_processor|data_writeReg[16]~59_combout ;
wire \my_processor|data_writeReg[16]~60_combout ;
wire \my_regfile|register[2].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~518_combout ;
wire \my_regfile|register[5].df|dffe_array[16].df|q~feeder_combout ;
wire \my_regfile|register[5].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~521_combout ;
wire \my_regfile|register[3].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~519_combout ;
wire \my_regfile|data_readRegA[16]~520_combout ;
wire \my_regfile|register[7].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~522_combout ;
wire \my_regfile|data_readRegA[16]~523_combout ;
wire \my_regfile|register[13].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~526_combout ;
wire \my_regfile|register[15].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~527_combout ;
wire \my_regfile|register[11].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~525_combout ;
wire \my_regfile|register[9].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~524_combout ;
wire \my_regfile|data_readRegA[16]~528_combout ;
wire \my_regfile|register[17].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~529_combout ;
wire \my_regfile|register[23].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~532_combout ;
wire \my_regfile|register[21].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~531_combout ;
wire \my_regfile|register[19].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~530_combout ;
wire \my_regfile|data_readRegA[16]~533_combout ;
wire \my_regfile|register[30].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~537_combout ;
wire \my_regfile|register[29].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~535_combout ;
wire \my_regfile|register[26].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~534_combout ;
wire \my_regfile|data_readRegA[16]~536_combout ;
wire \my_regfile|data_readRegA[16]~538_combout ;
wire \my_regfile|data_readRegA[16]~539_combout ;
wire \my_processor|my_alu|Add0~33 ;
wire \my_processor|my_alu|Add0~34_combout ;
wire \my_processor|my_alu|ShiftLeft0~115_combout ;
wire \my_processor|data_writeReg[17]~61_combout ;
wire \my_processor|my_alu|ShiftRight0~103_combout ;
wire \my_processor|data_writeReg[17]~62_combout ;
wire \my_processor|my_alu|Add1~34_combout ;
wire \my_processor|data_writeReg[17]~63_combout ;
wire \my_processor|data_writeReg[17]~64_combout ;
wire \my_processor|data_writeReg[17]~65_combout ;
wire \my_regfile|register[2].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~474_combout ;
wire \my_regfile|register[6].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~477_combout ;
wire \my_regfile|register[7].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~478_combout ;
wire \my_regfile|register[3].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~475_combout ;
wire \my_regfile|data_readRegA[17]~476_combout ;
wire \my_regfile|data_readRegA[17]~479_combout ;
wire \my_regfile|register[29].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~492_combout ;
wire \my_regfile|register[25].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~490_combout ;
wire \my_regfile|register[30].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~493_combout ;
wire \my_regfile|register[27].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~491_combout ;
wire \my_regfile|data_readRegA[17]~494_combout ;
wire \my_regfile|register[9].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~480_combout ;
wire \my_regfile|register[11].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~481_combout ;
wire \my_regfile|register[15].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~483_combout ;
wire \my_regfile|register[13].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~482_combout ;
wire \my_regfile|data_readRegA[17]~484_combout ;
wire \my_regfile|register[23].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~488_combout ;
wire \my_regfile|register[19].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~486_combout ;
wire \my_regfile|register[21].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~487_combout ;
wire \my_regfile|register[17].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~485_combout ;
wire \my_regfile|data_readRegA[17]~489_combout ;
wire \my_regfile|data_readRegA[17]~495_combout ;
wire \my_processor|my_alu|Add0~35 ;
wire \my_processor|my_alu|Add0~36_combout ;
wire \my_processor|my_alu|Add1~36_combout ;
wire \my_processor|data_writeReg[18]~68_combout ;
wire \my_processor|my_alu|ShiftLeft0~10_combout ;
wire \my_processor|my_alu|ShiftRight0~61_combout ;
wire \my_processor|data_writeReg[18]~66_combout ;
wire \my_processor|data_writeReg[18]~67_combout ;
wire \my_processor|data_writeReg[18]~69_combout ;
wire \my_processor|data_writeReg[18]~70_combout ;
wire \my_regfile|register[27].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[18].df|q~feeder_combout ;
wire \my_regfile|register[28].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~513_combout ;
wire \my_regfile|register[30].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~515_combout ;
wire \my_regfile|register[26].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~512_combout ;
wire \my_regfile|register[29].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~514_combout ;
wire \my_regfile|data_readRegA[18]~516_combout ;
wire \my_regfile|register[15].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~505_combout ;
wire \my_regfile|register[11].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~503_combout ;
wire \my_regfile|register[13].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~504_combout ;
wire \my_regfile|register[9].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~502_combout ;
wire \my_regfile|data_readRegA[18]~506_combout ;
wire \my_regfile|register[21].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~509_combout ;
wire \my_regfile|register[23].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~510_combout ;
wire \my_regfile|register[19].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~508_combout ;
wire \my_regfile|register[17].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~507_combout ;
wire \my_regfile|data_readRegA[18]~511_combout ;
wire \my_regfile|register[1].df|dffe_array[18].df|q~feeder_combout ;
wire \my_regfile|register[1].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[18].df|q~feeder_combout ;
wire \my_regfile|register[2].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~496_combout ;
wire \my_regfile|register[5].df|dffe_array[18].df|q~feeder_combout ;
wire \my_regfile|register[5].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[18].df|q~feeder_combout ;
wire \my_regfile|register[6].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~499_combout ;
wire \my_regfile|register[7].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~500_combout ;
wire \my_regfile|register[3].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~497_combout ;
wire \my_regfile|data_readRegA[18]~498_combout ;
wire \my_regfile|data_readRegA[18]~501_combout ;
wire \my_regfile|data_readRegA[18]~517_combout ;
wire \my_processor|my_alu|Add0~37 ;
wire \my_processor|my_alu|Add0~38_combout ;
wire \my_processor|my_alu|Add1~38_combout ;
wire \my_processor|data_writeReg[19]~73_combout ;
wire \my_processor|my_alu|ShiftLeft0~12_combout ;
wire \my_processor|data_writeReg[19]~71_combout ;
wire \my_processor|my_alu|ShiftRight0~73_combout ;
wire \my_processor|my_alu|ShiftRight0~77_combout ;
wire \my_processor|data_writeReg[19]~72_combout ;
wire \my_processor|data_writeReg[19]~74_combout ;
wire \my_processor|data_writeReg[19]~75_combout ;
wire \my_regfile|register[11].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~459_combout ;
wire \my_regfile|register[13].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~460_combout ;
wire \my_regfile|register[15].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~461_combout ;
wire \my_regfile|register[9].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~458_combout ;
wire \my_regfile|data_readRegA[19]~462_combout ;
wire \my_regfile|register[7].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[19].df|q~feeder_combout ;
wire \my_regfile|register[8].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~456_combout ;
wire \my_regfile|register[1].df|dffe_array[19].df|q~feeder_combout ;
wire \my_regfile|register[1].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~452_combout ;
wire \my_regfile|register[6].df|dffe_array[19].df|q~feeder_combout ;
wire \my_regfile|register[6].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~455_combout ;
wire \my_regfile|register[3].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~453_combout ;
wire \my_regfile|data_readRegA[19]~454_combout ;
wire \my_regfile|data_readRegA[19]~457_combout ;
wire \my_regfile|register[19].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~464_combout ;
wire \my_regfile|register[17].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~463_combout ;
wire \my_regfile|register[23].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~466_combout ;
wire \my_regfile|register[22].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~465_combout ;
wire \my_regfile|data_readRegA[19]~467_combout ;
wire \my_regfile|register[29].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[19].df|q~feeder_combout ;
wire \my_regfile|register[30].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~471_combout ;
wire \my_regfile|register[27].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~469_combout ;
wire \my_regfile|register[25].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~468_combout ;
wire \my_regfile|data_readRegA[19]~470_combout ;
wire \my_regfile|data_readRegA[19]~472_combout ;
wire \my_regfile|data_readRegA[19]~473_combout ;
wire \my_processor|my_alu|ShiftRight0~20_combout ;
wire \my_processor|my_alu|ShiftRight0~22_combout ;
wire \my_processor|my_alu|ShiftRight0~82_combout ;
wire \my_processor|data_writeReg[12]~36_combout ;
wire \my_processor|data_writeReg[12]~37_combout ;
wire \my_processor|my_alu|Add0~24_combout ;
wire \my_processor|data_writeReg[12]~38_combout ;
wire \my_processor|my_alu|Add1~23 ;
wire \my_processor|my_alu|Add1~24_combout ;
wire \my_processor|data_writeReg[12]~39_combout ;
wire \my_processor|data_writeReg[12]~163_combout ;
wire \my_regfile|register[10].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~611_combout ;
wire \my_regfile|register[12].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~612_combout ;
wire \my_regfile|register[15].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~614_combout ;
wire \my_regfile|register[14].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~613_combout ;
wire \my_regfile|data_readRegA[12]~615_combout ;
wire \my_regfile|register[28].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~622_combout ;
wire \my_regfile|register[29].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~755_combout ;
wire \my_regfile|register[31].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~623_combout ;
wire \my_regfile|register[26].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~621_combout ;
wire \my_regfile|data_readRegA[12]~624_combout ;
wire \my_regfile|register[8].df|dffe_array[12].df|q~feeder_combout ;
wire \my_regfile|register[8].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~609_combout ;
wire \my_regfile|register[5].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~608_combout ;
wire \my_regfile|register[1].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~605_combout ;
wire \my_regfile|register[3].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~606_combout ;
wire \my_regfile|data_readRegA[12]~607_combout ;
wire \my_regfile|data_readRegA[12]~610_combout ;
wire \my_regfile|register[17].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[12].df|q~feeder_combout ;
wire \my_regfile|register[18].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~616_combout ;
wire \my_regfile|register[21].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~618_combout ;
wire \my_regfile|register[19].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~617_combout ;
wire \my_regfile|register[23].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~619_combout ;
wire \my_regfile|data_readRegA[12]~620_combout ;
wire \my_regfile|data_readRegA[12]~625_combout ;
wire \my_processor|my_alu|Add1~25 ;
wire \my_processor|my_alu|Add1~26_combout ;
wire \my_processor|my_alu|Add0~26_combout ;
wire \my_processor|data_writeReg[13]~40_combout ;
wire \my_processor|data_writeReg[13]~41_combout ;
wire \my_processor|data_writeReg[13]~42_combout ;
wire \my_processor|data_writeReg[13]~43_combout ;
wire \my_processor|data_writeReg[13]~164_combout ;
wire \my_regfile|register[18].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~572_combout ;
wire \my_regfile|register[19].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~573_combout ;
wire \my_regfile|register[23].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~575_combout ;
wire \my_regfile|register[21].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~574_combout ;
wire \my_regfile|data_readRegA[13]~576_combout ;
wire \my_regfile|register[14].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~569_combout ;
wire \my_regfile|register[11].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~568_combout ;
wire \my_regfile|register[9].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~567_combout ;
wire \my_regfile|register[15].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~570_combout ;
wire \my_regfile|data_readRegA[13]~571_combout ;
wire \my_regfile|register[27].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~578_combout ;
wire \my_regfile|register[25].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~577_combout ;
wire \my_regfile|register[29].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~579_combout ;
wire \my_regfile|register[31].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~580_combout ;
wire \my_regfile|data_readRegA[13]~581_combout ;
wire \my_regfile|register[7].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~565_combout ;
wire \my_regfile|register[6].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~564_combout ;
wire \my_regfile|register[1].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~561_combout ;
wire \my_regfile|register[3].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~562_combout ;
wire \my_regfile|data_readRegA[13]~563_combout ;
wire \my_regfile|data_readRegA[13]~566_combout ;
wire \my_regfile|data_readRegA[13]~582_combout ;
wire \my_processor|my_alu|Add1~27 ;
wire \my_processor|my_alu|Add1~28_combout ;
wire \my_processor|my_alu|Add0~28_combout ;
wire \my_processor|my_alu|ShiftRight0~102_combout ;
wire \my_processor|data_writeReg[14]~44_combout ;
wire \my_processor|data_writeReg[14]~45_combout ;
wire \my_processor|data_writeReg[14]~46_combout ;
wire \my_processor|data_writeReg[14]~47_combout ;
wire \my_processor|data_writeReg[14]~165_combout ;
wire \my_regfile|register[13].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~591_combout ;
wire \my_regfile|register[15].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~592_combout ;
wire \my_regfile|register[11].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~590_combout ;
wire \my_regfile|register[9].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~589_combout ;
wire \my_regfile|data_readRegA[14]~593_combout ;
wire \my_regfile|register[7].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~587_combout ;
wire \my_regfile|register[2].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~583_combout ;
wire \my_regfile|register[6].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~586_combout ;
wire \my_regfile|register[3].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~584_combout ;
wire \my_regfile|data_readRegA[14]~585_combout ;
wire \my_regfile|data_readRegA[14]~588_combout ;
wire \my_regfile|register[19].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~595_combout ;
wire \my_regfile|register[24].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~597_combout ;
wire \my_regfile|register[18].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~594_combout ;
wire \my_regfile|register[21].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~596_combout ;
wire \my_regfile|data_readRegA[14]~598_combout ;
wire \my_regfile|register[27].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~600_combout ;
wire \my_regfile|register[29].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~601_combout ;
wire \my_regfile|register[31].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~602_combout ;
wire \my_regfile|register[25].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~599_combout ;
wire \my_regfile|data_readRegA[14]~603_combout ;
wire \my_regfile|data_readRegA[14]~604_combout ;
wire \my_processor|my_alu|Add1~29 ;
wire \my_processor|my_alu|Add1~30_combout ;
wire \my_processor|my_alu|Add0~30_combout ;
wire \my_processor|data_writeReg[15]~48_combout ;
wire \my_processor|data_writeReg[15]~49_combout ;
wire \my_processor|data_writeReg[15]~50_combout ;
wire \my_processor|data_writeReg[15]~51_combout ;
wire \my_processor|data_writeReg[15]~166_combout ;
wire \my_regfile|register[7].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~544_combout ;
wire \my_regfile|register[6].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[15].df|q~feeder_combout ;
wire \my_regfile|register[5].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~543_combout ;
wire \my_regfile|register[3].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~541_combout ;
wire \my_regfile|data_readRegA[15]~542_combout ;
wire \my_regfile|register[1].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~540_combout ;
wire \my_regfile|data_readRegA[15]~545_combout ;
wire \my_regfile|register[21].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~553_combout ;
wire \my_regfile|register[23].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~554_combout ;
wire \my_regfile|register[19].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~552_combout ;
wire \my_regfile|register[17].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~551_combout ;
wire \my_regfile|data_readRegA[15]~555_combout ;
wire \my_regfile|register[31].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~558_combout ;
wire \my_regfile|register[29].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~754_combout ;
wire \my_regfile|register[25].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~556_combout ;
wire \my_regfile|register[28].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~557_combout ;
wire \my_regfile|data_readRegA[15]~559_combout ;
wire \my_regfile|register[9].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~546_combout ;
wire \my_regfile|register[11].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~547_combout ;
wire \my_regfile|register[15].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~549_combout ;
wire \my_regfile|register[13].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~548_combout ;
wire \my_regfile|data_readRegA[15]~550_combout ;
wire \my_regfile|data_readRegA[15]~560_combout ;
wire \my_processor|my_alu|ShiftRight0~50_combout ;
wire \my_processor|my_alu|ShiftRight0~51_combout ;
wire \my_processor|my_alu|ShiftRight0~43_combout ;
wire \my_processor|my_alu|Selector30~3_combout ;
wire \my_processor|my_alu|Selector30~4_combout ;
wire \my_processor|my_alu|Selector30~5_combout ;
wire \my_processor|my_alu|Selector30~6_combout ;
wire \my_processor|data_writeReg[16]~26_combout ;
wire \my_processor|my_alu|Selector30~1_combout ;
wire \my_processor|my_alu|Selector30~7_combout ;
wire \my_processor|my_alu|Selector30~8_combout ;
wire \my_processor|my_alu|Selector30~10_combout ;
wire \my_processor|data_writeReg[1]~29_combout ;
wire \my_regfile|register[24].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~56_combout ;
wire \my_regfile|register[21].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~55_combout ;
wire \my_regfile|register[20].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~54_combout ;
wire \my_regfile|register[18].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~53_combout ;
wire \my_regfile|data_readRegA[1]~57_combout ;
wire \my_regfile|register[27].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~59_combout ;
wire \my_regfile|register[30].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~61_combout ;
wire \my_regfile|register[29].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~60_combout ;
wire \my_regfile|register[26].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~58_combout ;
wire \my_regfile|data_readRegA[1]~62_combout ;
wire \my_regfile|register[9].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~48_combout ;
wire \my_regfile|register[13].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~50_combout ;
wire \my_regfile|register[15].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~51_combout ;
wire \my_regfile|register[12].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~49_combout ;
wire \my_regfile|data_readRegA[1]~52_combout ;
wire \my_regfile|register[2].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~42_combout ;
wire \my_regfile|register[3].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~43_combout ;
wire \my_regfile|data_readRegA[1]~44_combout ;
wire \my_regfile|register[6].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~45_combout ;
wire \my_regfile|register[7].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~46_combout ;
wire \my_regfile|data_readRegA[1]~47_combout ;
wire \my_regfile|data_readRegA[1]~63_combout ;
wire \my_processor|my_alu|Add0~3 ;
wire \my_processor|my_alu|Add0~4_combout ;
wire \my_processor|my_alu|Selector29~8_combout ;
wire \my_processor|my_alu|Add1~4_combout ;
wire \my_processor|my_alu|Selector29~10_combout ;
wire \my_processor|my_alu|Selector29~5_combout ;
wire \my_processor|my_alu|Selector29~6_combout ;
wire \my_processor|my_alu|Selector29~11_combout ;
wire \my_processor|my_alu|Selector29~13_combout ;
wire \my_processor|data_writeReg[2]~30_combout ;
wire \my_regfile|register[16].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~95_combout ;
wire \my_regfile|register[13].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~94_combout ;
wire \my_regfile|register[9].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~92_combout ;
wire \my_regfile|register[11].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~93_combout ;
wire \my_regfile|data_readRegA[2]~96_combout ;
wire \my_regfile|register[22].df|dffe_array[2].df|q~feeder_combout ;
wire \my_regfile|register[22].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[2].df|q~feeder_combout ;
wire \my_regfile|register[21].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~99_combout ;
wire \my_regfile|register[23].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~100_combout ;
wire \my_regfile|register[17].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~97_combout ;
wire \my_regfile|register[19].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~98_combout ;
wire \my_regfile|data_readRegA[2]~101_combout ;
wire \my_regfile|register[29].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~746_combout ;
wire \my_regfile|register[25].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~102_combout ;
wire \my_regfile|register[27].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~103_combout ;
wire \my_regfile|register[30].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~104_combout ;
wire \my_regfile|data_readRegA[2]~105_combout ;
wire \my_regfile|register[4].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~87_combout ;
wire \my_regfile|register[3].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~88_combout ;
wire \my_regfile|register[6].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~89_combout ;
wire \my_regfile|register[1].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~86_combout ;
wire \my_regfile|register[7].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~90_combout ;
wire \my_regfile|data_readRegA[2]~91_combout ;
wire \my_regfile|data_readRegA[2]~106_combout ;
wire \my_processor|my_alu|Add0~5 ;
wire \my_processor|my_alu|Add0~6_combout ;
wire \my_processor|my_alu|Add1~6_combout ;
wire \my_processor|my_alu|Selector28~2_combout ;
wire \my_processor|my_alu|Selector28~0_combout ;
wire \my_processor|my_alu|Selector28~1_combout ;
wire \my_processor|my_alu|Selector28~3_combout ;
wire \my_processor|my_alu|Selector28~4_combout ;
wire \my_processor|data_writeReg[3]~31_combout ;
wire \my_regfile|register[12].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~71_combout ;
wire \my_regfile|register[13].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~72_combout ;
wire \my_regfile|register[9].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~70_combout ;
wire \my_regfile|register[16].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~73_combout ;
wire \my_regfile|data_readRegA[3]~74_combout ;
wire \my_regfile|register[20].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[3].df|q~feeder_combout ;
wire \my_regfile|register[19].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~76_combout ;
wire \my_regfile|register[23].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~78_combout ;
wire \my_regfile|register[22].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~77_combout ;
wire \my_regfile|register[18].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~75_combout ;
wire \my_regfile|data_readRegA[3]~79_combout ;
wire \my_regfile|register[5].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~67_combout ;
wire \my_regfile|register[1].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~64_combout ;
wire \my_regfile|register[3].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~65_combout ;
wire \my_regfile|data_readRegA[3]~66_combout ;
wire \my_regfile|register[7].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~68_combout ;
wire \my_regfile|data_readRegA[3]~69_combout ;
wire \my_regfile|register[29].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~82_combout ;
wire \my_regfile|register[27].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~81_combout ;
wire \my_regfile|register[25].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~80_combout ;
wire \my_regfile|register[31].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~83_combout ;
wire \my_regfile|data_readRegA[3]~84_combout ;
wire \my_regfile|data_readRegA[3]~85_combout ;
wire \my_processor|my_alu|ShiftRight0~6_combout ;
wire \my_processor|my_alu|Selector31~7_combout ;
wire \my_processor|my_alu|Selector31~8_combout ;
wire \my_processor|my_alu|Selector31~9_combout ;
wire \my_processor|my_alu|Selector31~10_combout ;
wire \my_processor|my_alu|Selector31~12_combout ;
wire \my_processor|my_alu|Selector31~13_combout ;
wire \my_processor|my_alu|Selector31~14_combout ;
wire \my_processor|data_writeReg[0]~28_combout ;
wire \my_regfile|register[2].df|dffe_array[0].df|q~feeder_combout ;
wire \my_regfile|register[2].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegA[0]~20_combout ;
wire \my_regfile|data_readRegA[0]~23_combout ;
wire \my_regfile|data_readRegA[0]~21_combout ;
wire \my_regfile|data_readRegA[0]~22_combout ;
wire \my_regfile|data_readRegA[0]~24_combout ;
wire \my_regfile|data_readRegA[0]~25_combout ;
wire \my_regfile|data_readRegA[0]~27_combout ;
wire \my_regfile|data_readRegA[0]~26_combout ;
wire \my_regfile|data_readRegA[0]~29_combout ;
wire \my_regfile|data_readRegA[0]~28_combout ;
wire \my_regfile|data_readRegA[0]~30_combout ;
wire \my_regfile|data_readRegA[0]~38_combout ;
wire \my_regfile|data_readRegA[0]~37_combout ;
wire \my_regfile|data_readRegA[0]~36_combout ;
wire \my_regfile|data_readRegA[0]~39_combout ;
wire \my_regfile|data_readRegA[0]~40_combout ;
wire \my_regfile|data_readRegA[0]~32_combout ;
wire \my_regfile|data_readRegA[0]~33_combout ;
wire \my_regfile|data_readRegA[0]~31_combout ;
wire \my_regfile|data_readRegA[0]~34_combout ;
wire \my_regfile|data_readRegA[0]~35_combout ;
wire \my_regfile|data_readRegA[0]~41_combout ;
wire \my_regfile|data_readRegB[0]~55_combout ;
wire \my_regfile|data_readRegB[1]~59_combout ;
wire \my_regfile|data_readRegB[1]~63_combout ;
wire \my_regfile|data_readRegB[1]~61_combout ;
wire \my_regfile|data_readRegB[1]~64_combout ;
wire \my_regfile|data_readRegB[1]~62_combout ;
wire \my_regfile|data_readRegB[1]~65_combout ;
wire \my_regfile|data_readRegB[1]~60_combout ;
wire \my_regfile|data_readRegB[1]~57_combout ;
wire \my_regfile|data_readRegB[1]~56_combout ;
wire \my_regfile|d1|d1|and4~combout ;
wire \my_regfile|data_readRegB[1]~58_combout ;
wire \my_regfile|data_readRegB[1]~66_combout ;
wire \my_regfile|data_readRegB[1]~73_combout ;
wire \my_regfile|data_readRegB[1]~72_combout ;
wire \my_regfile|data_readRegB[1]~68_combout ;
wire \my_regfile|data_readRegB[1]~67_combout ;
wire \my_regfile|data_readRegB[1]~70_combout ;
wire \my_regfile|data_readRegB[1]~69_combout ;
wire \my_regfile|data_readRegB[1]~71_combout ;
wire \my_regfile|d1|d4|and5~combout ;
wire \my_regfile|data_readRegB[1]~74_combout ;
wire \my_regfile|data_readRegB[1]~75_combout ;
wire \my_regfile|data_readRegB[1]~76_combout ;
wire \my_regfile|data_readRegB[1]~77_combout ;
wire \my_regfile|data_readRegB[2]~94_combout ;
wire \my_regfile|data_readRegB[2]~95_combout ;
wire \my_regfile|data_readRegB[2]~89_combout ;
wire \my_regfile|data_readRegB[2]~92_combout ;
wire \my_regfile|data_readRegB[2]~91_combout ;
wire \my_regfile|data_readRegB[2]~90_combout ;
wire \my_regfile|data_readRegB[2]~93_combout ;
wire \my_regfile|data_readRegB[2]~96_combout ;
wire \my_regfile|data_readRegB[2]~97_combout ;
wire \my_regfile|data_readRegB[2]~98_combout ;
wire \my_regfile|data_readRegB[2]~82_combout ;
wire \my_regfile|data_readRegB[2]~81_combout ;
wire \my_regfile|data_readRegB[2]~78_combout ;
wire \my_regfile|data_readRegB[2]~79_combout ;
wire \my_regfile|data_readRegB[2]~80_combout ;
wire \my_regfile|data_readRegB[2]~83_combout ;
wire \my_regfile|data_readRegB[2]~85_combout ;
wire \my_regfile|data_readRegB[2]~84_combout ;
wire \my_regfile|data_readRegB[2]~86_combout ;
wire \my_regfile|data_readRegB[2]~87_combout ;
wire \my_regfile|data_readRegB[2]~88_combout ;
wire \my_regfile|data_readRegB[2]~99_combout ;
wire \my_regfile|data_readRegB[3]~103_combout ;
wire \my_regfile|data_readRegB[3]~101_combout ;
wire \my_regfile|data_readRegB[3]~100_combout ;
wire \my_regfile|data_readRegB[3]~102_combout ;
wire \my_regfile|data_readRegB[3]~104_combout ;
wire \my_regfile|data_readRegB[3]~108_combout ;
wire \my_regfile|data_readRegB[3]~105_combout ;
wire \my_regfile|data_readRegB[3]~107_combout ;
wire \my_regfile|data_readRegB[3]~106_combout ;
wire \my_regfile|data_readRegB[3]~109_combout ;
wire \my_regfile|data_readRegB[3]~110_combout ;
wire \my_regfile|data_readRegB[3]~117_combout ;
wire \my_regfile|data_readRegB[3]~116_combout ;
wire \my_regfile|data_readRegB[3]~118_combout ;
wire \my_regfile|data_readRegB[3]~119_combout ;
wire \my_regfile|data_readRegB[3]~114_combout ;
wire \my_regfile|data_readRegB[3]~113_combout ;
wire \my_regfile|data_readRegB[3]~112_combout ;
wire \my_regfile|data_readRegB[3]~111_combout ;
wire \my_regfile|data_readRegB[3]~115_combout ;
wire \my_regfile|data_readRegB[3]~120_combout ;
wire \my_regfile|data_readRegB[3]~121_combout ;
wire \my_regfile|data_readRegB[4]~122_combout ;
wire \my_regfile|data_readRegB[4]~123_combout ;
wire \my_regfile|data_readRegB[4]~124_combout ;
wire \my_regfile|data_readRegB[4]~130_combout ;
wire \my_regfile|data_readRegB[4]~131_combout ;
wire \my_regfile|data_readRegB[4]~129_combout ;
wire \my_regfile|data_readRegB[4]~128_combout ;
wire \my_regfile|data_readRegB[4]~132_combout ;
wire \my_regfile|data_readRegB[4]~126_combout ;
wire \my_regfile|data_readRegB[4]~125_combout ;
wire \my_regfile|data_readRegB[4]~127_combout ;
wire \my_regfile|data_readRegB[4]~134_combout ;
wire \my_regfile|data_readRegB[4]~136_combout ;
wire \my_regfile|data_readRegB[4]~135_combout ;
wire \my_regfile|data_readRegB[4]~133_combout ;
wire \my_regfile|data_readRegB[4]~137_combout ;
wire \my_regfile|data_readRegB[4]~138_combout ;
wire \my_regfile|data_readRegB[4]~139_combout ;
wire \my_regfile|data_readRegB[4]~140_combout ;
wire \my_regfile|data_readRegB[4]~141_combout ;
wire \my_regfile|data_readRegB[4]~142_combout ;
wire \my_regfile|data_readRegB[4]~143_combout ;
wire \my_regfile|data_readRegB[5]~144_combout ;
wire \my_regfile|data_readRegB[5]~145_combout ;
wire \my_regfile|data_readRegB[5]~146_combout ;
wire \my_regfile|data_readRegB[5]~151_combout ;
wire \my_regfile|data_readRegB[5]~153_combout ;
wire \my_regfile|data_readRegB[5]~152_combout ;
wire \my_regfile|data_readRegB[5]~150_combout ;
wire \my_regfile|data_readRegB[5]~154_combout ;
wire \my_regfile|data_readRegB[5]~148_combout ;
wire \my_regfile|data_readRegB[5]~147_combout ;
wire \my_regfile|data_readRegB[5]~149_combout ;
wire \my_regfile|data_readRegB[5]~161_combout ;
wire \my_regfile|data_readRegB[5]~162_combout ;
wire \my_regfile|data_readRegB[5]~163_combout ;
wire \my_regfile|data_readRegB[5]~158_combout ;
wire \my_regfile|data_readRegB[5]~157_combout ;
wire \my_regfile|data_readRegB[5]~156_combout ;
wire \my_regfile|data_readRegB[5]~155_combout ;
wire \my_regfile|data_readRegB[5]~159_combout ;
wire \my_regfile|data_readRegB[5]~160_combout ;
wire \my_regfile|data_readRegB[5]~164_combout ;
wire \my_regfile|data_readRegB[5]~165_combout ;
wire \my_regfile|data_readRegB[6]~174_combout ;
wire \my_regfile|data_readRegB[6]~172_combout ;
wire \my_regfile|data_readRegB[6]~171_combout ;
wire \my_regfile|data_readRegB[6]~173_combout ;
wire \my_regfile|data_readRegB[6]~175_combout ;
wire \my_regfile|data_readRegB[6]~169_combout ;
wire \my_regfile|data_readRegB[6]~166_combout ;
wire \my_regfile|data_readRegB[6]~167_combout ;
wire \my_regfile|data_readRegB[6]~168_combout ;
wire \my_regfile|data_readRegB[6]~170_combout ;
wire \my_regfile|data_readRegB[6]~176_combout ;
wire \my_regfile|data_readRegB[6]~183_combout ;
wire \my_regfile|data_readRegB[6]~184_combout ;
wire \my_regfile|data_readRegB[6]~185_combout ;
wire \my_regfile|data_readRegB[6]~182_combout ;
wire \my_regfile|data_readRegB[6]~179_combout ;
wire \my_regfile|data_readRegB[6]~178_combout ;
wire \my_regfile|data_readRegB[6]~177_combout ;
wire \my_regfile|data_readRegB[6]~180_combout ;
wire \my_regfile|data_readRegB[6]~181_combout ;
wire \my_regfile|data_readRegB[6]~186_combout ;
wire \my_regfile|data_readRegB[6]~187_combout ;
wire \my_regfile|data_readRegB[7]~207_combout ;
wire \my_regfile|data_readRegB[7]~208_combout ;
wire \my_regfile|data_readRegB[7]~204_combout ;
wire \my_regfile|data_readRegB[7]~205_combout ;
wire \my_regfile|data_readRegB[7]~206_combout ;
wire \my_regfile|data_readRegB[7]~191_combout ;
wire \my_regfile|data_readRegB[7]~195_combout ;
wire \my_regfile|data_readRegB[7]~194_combout ;
wire \my_regfile|data_readRegB[7]~196_combout ;
wire \my_regfile|data_readRegB[7]~193_combout ;
wire \my_regfile|data_readRegB[7]~197_combout ;
wire \my_regfile|data_readRegB[7]~189_combout ;
wire \my_regfile|data_readRegB[7]~188_combout ;
wire \my_regfile|data_readRegB[7]~190_combout ;
wire \my_regfile|data_readRegB[7]~192_combout ;
wire \my_regfile|data_readRegB[7]~198_combout ;
wire \my_regfile|data_readRegB[7]~202_combout ;
wire \my_regfile|data_readRegB[7]~201_combout ;
wire \my_regfile|data_readRegB[7]~199_combout ;
wire \my_regfile|data_readRegB[7]~200_combout ;
wire \my_regfile|data_readRegB[7]~203_combout ;
wire \my_regfile|data_readRegB[7]~209_combout ;
wire \my_regfile|data_readRegB[8]~227_combout ;
wire \my_regfile|data_readRegB[8]~226_combout ;
wire \my_regfile|data_readRegB[8]~228_combout ;
wire \my_regfile|data_readRegB[8]~229_combout ;
wire \my_regfile|data_readRegB[8]~230_combout ;
wire \my_regfile|data_readRegB[8]~222_combout ;
wire \my_regfile|data_readRegB[8]~223_combout ;
wire \my_regfile|data_readRegB[8]~221_combout ;
wire \my_regfile|data_readRegB[8]~224_combout ;
wire \my_regfile|data_readRegB[8]~225_combout ;
wire \my_regfile|data_readRegB[8]~214_combout ;
wire \my_regfile|data_readRegB[8]~213_combout ;
wire \my_regfile|data_readRegB[8]~211_combout ;
wire \my_regfile|data_readRegB[8]~210_combout ;
wire \my_regfile|data_readRegB[8]~212_combout ;
wire \my_regfile|data_readRegB[8]~215_combout ;
wire \my_regfile|data_readRegB[8]~216_combout ;
wire \my_regfile|data_readRegB[8]~219_combout ;
wire \my_regfile|data_readRegB[8]~218_combout ;
wire \my_regfile|data_readRegB[8]~217_combout ;
wire \my_regfile|data_readRegB[8]~220_combout ;
wire \my_regfile|data_readRegB[8]~231_combout ;
wire \my_regfile|data_readRegB[9]~249_combout ;
wire \my_regfile|data_readRegB[9]~250_combout ;
wire \my_regfile|data_readRegB[9]~251_combout ;
wire \my_regfile|data_readRegB[9]~248_combout ;
wire \my_regfile|data_readRegB[9]~246_combout ;
wire \my_regfile|data_readRegB[9]~243_combout ;
wire \my_regfile|data_readRegB[9]~245_combout ;
wire \my_regfile|data_readRegB[9]~244_combout ;
wire \my_regfile|data_readRegB[9]~247_combout ;
wire \my_regfile|data_readRegB[9]~252_combout ;
wire \my_regfile|data_readRegB[9]~235_combout ;
wire \my_regfile|data_readRegB[9]~232_combout ;
wire \my_regfile|data_readRegB[9]~233_combout ;
wire \my_regfile|data_readRegB[9]~234_combout ;
wire \my_regfile|data_readRegB[9]~236_combout ;
wire \my_regfile|data_readRegB[9]~238_combout ;
wire \my_regfile|data_readRegB[9]~237_combout ;
wire \my_regfile|data_readRegB[9]~239_combout ;
wire \my_regfile|data_readRegB[9]~240_combout ;
wire \my_regfile|data_readRegB[9]~241_combout ;
wire \my_regfile|data_readRegB[9]~242_combout ;
wire \my_regfile|data_readRegB[9]~253_combout ;
wire \my_regfile|data_readRegB[10]~258_combout ;
wire \my_regfile|data_readRegB[10]~257_combout ;
wire \my_regfile|data_readRegB[10]~259_combout ;
wire \my_regfile|data_readRegB[10]~255_combout ;
wire \my_regfile|data_readRegB[10]~254_combout ;
wire \my_regfile|data_readRegB[10]~256_combout ;
wire \my_regfile|data_readRegB[10]~260_combout ;
wire \my_regfile|data_readRegB[10]~261_combout ;
wire \my_regfile|data_readRegB[10]~263_combout ;
wire \my_regfile|data_readRegB[10]~262_combout ;
wire \my_regfile|data_readRegB[10]~264_combout ;
wire \my_regfile|data_readRegB[10]~270_combout ;
wire \my_regfile|data_readRegB[10]~271_combout ;
wire \my_regfile|data_readRegB[10]~272_combout ;
wire \my_regfile|data_readRegB[10]~273_combout ;
wire \my_regfile|data_readRegB[10]~266_combout ;
wire \my_regfile|data_readRegB[10]~265_combout ;
wire \my_regfile|data_readRegB[10]~268_combout ;
wire \my_regfile|data_readRegB[10]~267_combout ;
wire \my_regfile|data_readRegB[10]~269_combout ;
wire \my_regfile|data_readRegB[10]~274_combout ;
wire \my_regfile|data_readRegB[10]~275_combout ;
wire \my_regfile|data_readRegB[11]~294_combout ;
wire \my_regfile|data_readRegB[11]~295_combout ;
wire \my_regfile|data_readRegB[11]~293_combout ;
wire \my_regfile|data_readRegB[11]~288_combout ;
wire \my_regfile|data_readRegB[11]~287_combout ;
wire \my_regfile|data_readRegB[11]~289_combout ;
wire \my_regfile|data_readRegB[11]~290_combout ;
wire \my_regfile|data_readRegB[11]~291_combout ;
wire \my_regfile|data_readRegB[11]~292_combout ;
wire \my_regfile|data_readRegB[11]~296_combout ;
wire \my_regfile|data_readRegB[11]~280_combout ;
wire \my_regfile|data_readRegB[11]~277_combout ;
wire \my_regfile|data_readRegB[11]~278_combout ;
wire \my_regfile|data_readRegB[11]~279_combout ;
wire \my_regfile|data_readRegB[11]~276_combout ;
wire \my_regfile|data_readRegB[11]~281_combout ;
wire \my_regfile|data_readRegB[11]~283_combout ;
wire \my_regfile|data_readRegB[11]~285_combout ;
wire \my_regfile|data_readRegB[11]~282_combout ;
wire \my_regfile|data_readRegB[11]~284_combout ;
wire \my_regfile|data_readRegB[11]~286_combout ;
wire \my_regfile|data_readRegB[11]~297_combout ;
wire \my_regfile|data_readRegB[12]~311_combout ;
wire \my_regfile|data_readRegB[12]~312_combout ;
wire \my_regfile|data_readRegB[12]~309_combout ;
wire \my_regfile|data_readRegB[12]~310_combout ;
wire \my_regfile|data_readRegB[12]~313_combout ;
wire \my_regfile|data_readRegB[12]~314_combout ;
wire \my_regfile|data_readRegB[12]~316_combout ;
wire \my_regfile|data_readRegB[12]~317_combout ;
wire \my_regfile|data_readRegB[12]~315_combout ;
wire \my_regfile|data_readRegB[12]~318_combout ;
wire \my_regfile|data_readRegB[12]~305_combout ;
wire \my_regfile|data_readRegB[12]~304_combout ;
wire \my_regfile|data_readRegB[12]~306_combout ;
wire \my_regfile|data_readRegB[12]~307_combout ;
wire \my_regfile|data_readRegB[12]~308_combout ;
wire \my_regfile|data_readRegB[12]~301_combout ;
wire \my_regfile|data_readRegB[12]~302_combout ;
wire \my_regfile|data_readRegB[12]~298_combout ;
wire \my_regfile|data_readRegB[12]~299_combout ;
wire \my_regfile|data_readRegB[12]~300_combout ;
wire \my_regfile|data_readRegB[12]~303_combout ;
wire \my_regfile|data_readRegB[12]~319_combout ;
wire \my_regfile|data_readRegB[13]~337_combout ;
wire \my_regfile|data_readRegB[13]~331_combout ;
wire \my_regfile|data_readRegB[13]~334_combout ;
wire \my_regfile|data_readRegB[13]~332_combout ;
wire \my_regfile|data_readRegB[13]~333_combout ;
wire \my_regfile|data_readRegB[13]~335_combout ;
wire \my_regfile|data_readRegB[13]~336_combout ;
wire \my_regfile|data_readRegB[13]~338_combout ;
wire \my_regfile|data_readRegB[13]~339_combout ;
wire \my_regfile|data_readRegB[13]~340_combout ;
wire \my_regfile|data_readRegB[13]~323_combout ;
wire \my_regfile|data_readRegB[13]~324_combout ;
wire \my_regfile|data_readRegB[13]~320_combout ;
wire \my_regfile|data_readRegB[13]~321_combout ;
wire \my_regfile|data_readRegB[13]~322_combout ;
wire \my_regfile|data_readRegB[13]~325_combout ;
wire \my_regfile|data_readRegB[13]~328_combout ;
wire \my_regfile|data_readRegB[13]~326_combout ;
wire \my_regfile|data_readRegB[13]~327_combout ;
wire \my_regfile|data_readRegB[13]~329_combout ;
wire \my_regfile|data_readRegB[13]~330_combout ;
wire \my_regfile|data_readRegB[13]~341_combout ;
wire \my_regfile|data_readRegB[14]~358_combout ;
wire \my_regfile|data_readRegB[14]~360_combout ;
wire \my_regfile|data_readRegB[14]~361_combout ;
wire \my_regfile|data_readRegB[14]~359_combout ;
wire \my_regfile|data_readRegB[14]~354_combout ;
wire \my_regfile|data_readRegB[14]~353_combout ;
wire \my_regfile|data_readRegB[14]~355_combout ;
wire \my_regfile|data_readRegB[14]~356_combout ;
wire \my_regfile|data_readRegB[14]~357_combout ;
wire \my_regfile|data_readRegB[14]~362_combout ;
wire \my_regfile|data_readRegB[14]~342_combout ;
wire \my_regfile|data_readRegB[14]~343_combout ;
wire \my_regfile|data_readRegB[14]~344_combout ;
wire \my_regfile|data_readRegB[14]~345_combout ;
wire \my_regfile|data_readRegB[14]~346_combout ;
wire \my_regfile|data_readRegB[14]~347_combout ;
wire \my_regfile|data_readRegB[14]~351_combout ;
wire \my_regfile|data_readRegB[14]~348_combout ;
wire \my_regfile|data_readRegB[14]~349_combout ;
wire \my_regfile|data_readRegB[14]~350_combout ;
wire \my_regfile|data_readRegB[14]~352_combout ;
wire \my_regfile|data_readRegB[14]~363_combout ;
wire \my_regfile|data_readRegB[15]~364_combout ;
wire \my_regfile|data_readRegB[15]~365_combout ;
wire \my_regfile|data_readRegB[15]~366_combout ;
wire \my_regfile|data_readRegB[15]~367_combout ;
wire \my_regfile|data_readRegB[15]~368_combout ;
wire \my_regfile|data_readRegB[15]~371_combout ;
wire \my_regfile|data_readRegB[15]~369_combout ;
wire \my_regfile|data_readRegB[15]~372_combout ;
wire \my_regfile|data_readRegB[15]~370_combout ;
wire \my_regfile|data_readRegB[15]~373_combout ;
wire \my_regfile|data_readRegB[15]~374_combout ;
wire \my_regfile|data_readRegB[15]~380_combout ;
wire \my_regfile|data_readRegB[15]~382_combout ;
wire \my_regfile|data_readRegB[15]~381_combout ;
wire \my_regfile|data_readRegB[15]~383_combout ;
wire \my_regfile|data_readRegB[15]~384_combout ;
wire \my_regfile|data_readRegB[15]~376_combout ;
wire \my_regfile|data_readRegB[15]~375_combout ;
wire \my_regfile|data_readRegB[15]~378_combout ;
wire \my_regfile|data_readRegB[15]~377_combout ;
wire \my_regfile|data_readRegB[15]~379_combout ;
wire \my_regfile|data_readRegB[15]~385_combout ;
wire \my_regfile|data_readRegB[16]~390_combout ;
wire \my_regfile|data_readRegB[16]~389_combout ;
wire \my_regfile|data_readRegB[16]~391_combout ;
wire \my_regfile|data_readRegB[16]~403_combout ;
wire \my_regfile|data_readRegB[16]~402_combout ;
wire \my_regfile|data_readRegB[16]~404_combout ;
wire \my_regfile|data_readRegB[16]~405_combout ;
wire \my_regfile|data_readRegB[16]~397_combout ;
wire \my_regfile|data_readRegB[16]~398_combout ;
wire \my_regfile|data_readRegB[16]~399_combout ;
wire \my_regfile|data_readRegB[16]~400_combout ;
wire \my_regfile|data_readRegB[16]~401_combout ;
wire \my_regfile|data_readRegB[16]~406_combout ;
wire \my_regfile|data_readRegB[16]~394_combout ;
wire \my_regfile|data_readRegB[16]~392_combout ;
wire \my_regfile|data_readRegB[16]~395_combout ;
wire \my_regfile|data_readRegB[16]~393_combout ;
wire \my_regfile|data_readRegB[16]~396_combout ;
wire \my_regfile|data_readRegB[16]~386_combout ;
wire \my_regfile|data_readRegB[16]~387_combout ;
wire \my_regfile|data_readRegB[16]~388_combout ;
wire \my_regfile|data_readRegB[16]~407_combout ;
wire \my_regfile|data_readRegB[17]~427_combout ;
wire \my_regfile|data_readRegB[17]~428_combout ;
wire \my_regfile|data_readRegB[17]~419_combout ;
wire \my_regfile|data_readRegB[17]~420_combout ;
wire \my_regfile|data_readRegB[17]~421_combout ;
wire \my_regfile|data_readRegB[17]~422_combout ;
wire \my_regfile|data_readRegB[17]~423_combout ;
wire \my_regfile|data_readRegB[17]~409_combout ;
wire \my_regfile|data_readRegB[17]~408_combout ;
wire \my_regfile|data_readRegB[17]~410_combout ;
wire \my_regfile|data_readRegB[17]~411_combout ;
wire \my_regfile|data_readRegB[17]~412_combout ;
wire \my_regfile|data_readRegB[17]~413_combout ;
wire \my_regfile|data_readRegB[17]~414_combout ;
wire \my_regfile|data_readRegB[17]~416_combout ;
wire \my_regfile|data_readRegB[17]~415_combout ;
wire \my_regfile|data_readRegB[17]~417_combout ;
wire \my_regfile|data_readRegB[17]~418_combout ;
wire \my_regfile|data_readRegB[17]~424_combout ;
wire \my_regfile|data_readRegB[17]~425_combout ;
wire \my_regfile|data_readRegB[17]~426_combout ;
wire \my_regfile|data_readRegB[17]~429_combout ;
wire \my_regfile|data_readRegB[18]~448_combout ;
wire \my_regfile|data_readRegB[18]~449_combout ;
wire \my_regfile|data_readRegB[18]~446_combout ;
wire \my_regfile|data_readRegB[18]~447_combout ;
wire \my_regfile|data_readRegB[18]~444_combout ;
wire \my_regfile|data_readRegB[18]~442_combout ;
wire \my_regfile|data_readRegB[18]~441_combout ;
wire \my_regfile|data_readRegB[18]~443_combout ;
wire \my_regfile|data_readRegB[18]~445_combout ;
wire \my_regfile|data_readRegB[18]~450_combout ;
wire \my_regfile|data_readRegB[18]~437_combout ;
wire \my_regfile|data_readRegB[18]~435_combout ;
wire \my_regfile|data_readRegB[18]~436_combout ;
wire \my_regfile|data_readRegB[18]~438_combout ;
wire \my_regfile|data_readRegB[18]~439_combout ;
wire \my_regfile|data_readRegB[18]~431_combout ;
wire \my_regfile|data_readRegB[18]~430_combout ;
wire \my_regfile|data_readRegB[18]~432_combout ;
wire \my_regfile|data_readRegB[18]~434_combout ;
wire \my_regfile|data_readRegB[18]~433_combout ;
wire \my_regfile|data_readRegB[18]~440_combout ;
wire \my_regfile|data_readRegB[18]~451_combout ;
wire \my_regfile|data_readRegB[19]~459_combout ;
wire \my_regfile|data_readRegB[19]~460_combout ;
wire \my_regfile|data_readRegB[19]~458_combout ;
wire \my_regfile|data_readRegB[19]~461_combout ;
wire \my_regfile|data_readRegB[19]~462_combout ;
wire \my_regfile|data_readRegB[19]~456_combout ;
wire \my_regfile|data_readRegB[19]~455_combout ;
wire \my_regfile|data_readRegB[19]~457_combout ;
wire \my_regfile|data_readRegB[19]~453_combout ;
wire \my_regfile|data_readRegB[19]~452_combout ;
wire \my_regfile|data_readRegB[19]~454_combout ;
wire \my_regfile|data_readRegB[19]~468_combout ;
wire \my_regfile|data_readRegB[19]~465_combout ;
wire \my_regfile|data_readRegB[19]~466_combout ;
wire \my_regfile|data_readRegB[19]~464_combout ;
wire \my_regfile|data_readRegB[19]~463_combout ;
wire \my_regfile|data_readRegB[19]~467_combout ;
wire \my_regfile|data_readRegB[19]~469_combout ;
wire \my_regfile|data_readRegB[19]~470_combout ;
wire \my_regfile|data_readRegB[19]~471_combout ;
wire \my_regfile|data_readRegB[19]~472_combout ;
wire \my_regfile|data_readRegB[19]~473_combout ;
wire \my_regfile|data_readRegB[20]~478_combout ;
wire \my_regfile|data_readRegB[20]~474_combout ;
wire \my_regfile|data_readRegB[20]~475_combout ;
wire \my_regfile|data_readRegB[20]~476_combout ;
wire \my_regfile|data_readRegB[20]~477_combout ;
wire \my_regfile|data_readRegB[20]~480_combout ;
wire \my_regfile|data_readRegB[20]~481_combout ;
wire \my_regfile|data_readRegB[20]~479_combout ;
wire \my_regfile|data_readRegB[20]~482_combout ;
wire \my_regfile|data_readRegB[20]~483_combout ;
wire \my_regfile|data_readRegB[20]~484_combout ;
wire \my_regfile|data_readRegB[20]~492_combout ;
wire \my_regfile|data_readRegB[20]~493_combout ;
wire \my_regfile|data_readRegB[20]~491_combout ;
wire \my_regfile|data_readRegB[20]~490_combout ;
wire \my_regfile|data_readRegB[20]~494_combout ;
wire \my_regfile|data_readRegB[20]~487_combout ;
wire \my_regfile|data_readRegB[20]~485_combout ;
wire \my_regfile|data_readRegB[20]~488_combout ;
wire \my_regfile|data_readRegB[20]~486_combout ;
wire \my_regfile|data_readRegB[20]~489_combout ;
wire \my_regfile|data_readRegB[20]~495_combout ;
wire \my_regfile|data_readRegB[21]~503_combout ;
wire \my_regfile|data_readRegB[21]~504_combout ;
wire \my_regfile|data_readRegB[21]~502_combout ;
wire \my_regfile|data_readRegB[21]~505_combout ;
wire \my_regfile|data_readRegB[21]~506_combout ;
wire \my_regfile|data_readRegB[21]~499_combout ;
wire \my_regfile|data_readRegB[21]~500_combout ;
wire \my_regfile|data_readRegB[21]~501_combout ;
wire \my_regfile|data_readRegB[21]~514_combout ;
wire \my_regfile|data_readRegB[21]~515_combout ;
wire \my_regfile|data_readRegB[21]~508_combout ;
wire \my_regfile|data_readRegB[21]~507_combout ;
wire \my_regfile|data_readRegB[21]~509_combout ;
wire \my_regfile|data_readRegB[21]~510_combout ;
wire \my_regfile|data_readRegB[21]~511_combout ;
wire \my_regfile|data_readRegB[21]~513_combout ;
wire \my_regfile|data_readRegB[21]~512_combout ;
wire \my_regfile|data_readRegB[21]~516_combout ;
wire \my_regfile|data_readRegB[21]~497_combout ;
wire \my_regfile|data_readRegB[21]~496_combout ;
wire \my_regfile|data_readRegB[21]~498_combout ;
wire \my_regfile|data_readRegB[21]~517_combout ;
wire \my_regfile|data_readRegB[22]~535_combout ;
wire \my_regfile|data_readRegB[22]~534_combout ;
wire \my_regfile|data_readRegB[22]~536_combout ;
wire \my_regfile|data_readRegB[22]~518_combout ;
wire \my_regfile|data_readRegB[22]~519_combout ;
wire \my_regfile|data_readRegB[22]~520_combout ;
wire \my_regfile|data_readRegB[22]~525_combout ;
wire \my_regfile|data_readRegB[22]~526_combout ;
wire \my_regfile|data_readRegB[22]~523_combout ;
wire \my_regfile|data_readRegB[22]~524_combout ;
wire \my_regfile|data_readRegB[22]~527_combout ;
wire \my_regfile|data_readRegB[22]~522_combout ;
wire \my_regfile|data_readRegB[22]~521_combout ;
wire \my_regfile|data_readRegB[22]~528_combout ;
wire \my_regfile|data_readRegB[22]~530_combout ;
wire \my_regfile|data_readRegB[22]~532_combout ;
wire \my_regfile|data_readRegB[22]~531_combout ;
wire \my_regfile|data_readRegB[22]~529_combout ;
wire \my_regfile|data_readRegB[22]~533_combout ;
wire \my_regfile|data_readRegB[22]~537_combout ;
wire \my_regfile|data_readRegB[22]~538_combout ;
wire \my_regfile|data_readRegB[22]~539_combout ;
wire \my_regfile|data_readRegB[23]~543_combout ;
wire \my_regfile|data_readRegB[23]~544_combout ;
wire \my_regfile|data_readRegB[23]~545_combout ;
wire \my_regfile|data_readRegB[23]~540_combout ;
wire \my_regfile|data_readRegB[23]~541_combout ;
wire \my_regfile|data_readRegB[23]~542_combout ;
wire \my_regfile|data_readRegB[23]~548_combout ;
wire \my_regfile|data_readRegB[23]~549_combout ;
wire \my_regfile|data_readRegB[23]~547_combout ;
wire \my_regfile|data_readRegB[23]~546_combout ;
wire \my_regfile|data_readRegB[23]~550_combout ;
wire \my_regfile|data_readRegB[23]~556_combout ;
wire \my_regfile|data_readRegB[23]~554_combout ;
wire \my_regfile|data_readRegB[23]~552_combout ;
wire \my_regfile|data_readRegB[23]~553_combout ;
wire \my_regfile|data_readRegB[23]~551_combout ;
wire \my_regfile|data_readRegB[23]~555_combout ;
wire \my_regfile|data_readRegB[23]~557_combout ;
wire \my_regfile|data_readRegB[23]~558_combout ;
wire \my_regfile|data_readRegB[23]~559_combout ;
wire \my_regfile|data_readRegB[23]~560_combout ;
wire \my_regfile|data_readRegB[23]~561_combout ;
wire \my_regfile|data_readRegB[24]~574_combout ;
wire \my_regfile|data_readRegB[24]~573_combout ;
wire \my_regfile|data_readRegB[24]~576_combout ;
wire \my_regfile|data_readRegB[24]~575_combout ;
wire \my_regfile|data_readRegB[24]~577_combout ;
wire \my_regfile|data_readRegB[24]~579_combout ;
wire \my_regfile|data_readRegB[24]~578_combout ;
wire \my_regfile|data_readRegB[24]~580_combout ;
wire \my_regfile|data_readRegB[24]~567_combout ;
wire \my_regfile|data_readRegB[24]~568_combout ;
wire \my_regfile|data_readRegB[24]~570_combout ;
wire \my_regfile|data_readRegB[24]~569_combout ;
wire \my_regfile|data_readRegB[24]~571_combout ;
wire \my_regfile|data_readRegB[24]~562_combout ;
wire \my_regfile|data_readRegB[24]~563_combout ;
wire \my_regfile|data_readRegB[24]~564_combout ;
wire \my_regfile|data_readRegB[24]~566_combout ;
wire \my_regfile|data_readRegB[24]~565_combout ;
wire \my_regfile|data_readRegB[24]~572_combout ;
wire \my_regfile|data_readRegB[24]~581_combout ;
wire \my_regfile|data_readRegB[24]~582_combout ;
wire \my_regfile|data_readRegB[24]~583_combout ;
wire \my_regfile|data_readRegB[25]~591_combout ;
wire \my_regfile|data_readRegB[25]~592_combout ;
wire \my_regfile|data_readRegB[25]~593_combout ;
wire \my_regfile|data_readRegB[25]~590_combout ;
wire \my_regfile|data_readRegB[25]~594_combout ;
wire \my_regfile|data_readRegB[25]~587_combout ;
wire \my_regfile|data_readRegB[25]~588_combout ;
wire \my_regfile|data_readRegB[25]~589_combout ;
wire \my_regfile|data_readRegB[25]~601_combout ;
wire \my_regfile|data_readRegB[25]~600_combout ;
wire \my_regfile|data_readRegB[25]~602_combout ;
wire \my_regfile|data_readRegB[25]~603_combout ;
wire \my_regfile|data_readRegB[25]~597_combout ;
wire \my_regfile|data_readRegB[25]~596_combout ;
wire \my_regfile|data_readRegB[25]~598_combout ;
wire \my_regfile|data_readRegB[25]~595_combout ;
wire \my_regfile|data_readRegB[25]~599_combout ;
wire \my_regfile|data_readRegB[25]~604_combout ;
wire \my_regfile|data_readRegB[25]~584_combout ;
wire \my_regfile|data_readRegB[25]~585_combout ;
wire \my_regfile|data_readRegB[25]~586_combout ;
wire \my_regfile|data_readRegB[25]~605_combout ;
wire \my_regfile|data_readRegB[26]~610_combout ;
wire \my_regfile|data_readRegB[26]~609_combout ;
wire \my_regfile|data_readRegB[26]~611_combout ;
wire \my_regfile|data_readRegB[26]~623_combout ;
wire \my_regfile|data_readRegB[26]~622_combout ;
wire \my_regfile|data_readRegB[26]~620_combout ;
wire \my_regfile|data_readRegB[26]~618_combout ;
wire \my_regfile|data_readRegB[26]~619_combout ;
wire \my_regfile|data_readRegB[26]~617_combout ;
wire \my_regfile|data_readRegB[26]~621_combout ;
wire \my_regfile|data_readRegB[26]~624_combout ;
wire \my_regfile|data_readRegB[26]~625_combout ;
wire \my_regfile|data_readRegB[26]~626_combout ;
wire \my_regfile|data_readRegB[26]~607_combout ;
wire \my_regfile|data_readRegB[26]~606_combout ;
wire \my_regfile|data_readRegB[26]~608_combout ;
wire \my_regfile|data_readRegB[26]~614_combout ;
wire \my_regfile|data_readRegB[26]~612_combout ;
wire \my_regfile|data_readRegB[26]~615_combout ;
wire \my_regfile|data_readRegB[26]~613_combout ;
wire \my_regfile|data_readRegB[26]~616_combout ;
wire \my_regfile|data_readRegB[26]~627_combout ;
wire \my_regfile|data_readRegB[27]~645_combout ;
wire \my_regfile|data_readRegB[27]~647_combout ;
wire \my_regfile|data_readRegB[27]~644_combout ;
wire \my_regfile|data_readRegB[27]~646_combout ;
wire \my_regfile|data_readRegB[27]~648_combout ;
wire \my_regfile|data_readRegB[27]~639_combout ;
wire \my_regfile|data_readRegB[27]~641_combout ;
wire \my_regfile|data_readRegB[27]~640_combout ;
wire \my_regfile|data_readRegB[27]~642_combout ;
wire \my_regfile|data_readRegB[27]~643_combout ;
wire \my_regfile|data_readRegB[27]~637_combout ;
wire \my_regfile|data_readRegB[27]~636_combout ;
wire \my_regfile|data_readRegB[27]~635_combout ;
wire \my_regfile|data_readRegB[27]~634_combout ;
wire \my_regfile|data_readRegB[27]~638_combout ;
wire \my_regfile|data_readRegB[27]~631_combout ;
wire \my_regfile|data_readRegB[27]~629_combout ;
wire \my_regfile|data_readRegB[27]~630_combout ;
wire \my_regfile|data_readRegB[27]~628_combout ;
wire \my_regfile|data_readRegB[27]~632_combout ;
wire \my_regfile|data_readRegB[27]~633_combout ;
wire \my_regfile|data_readRegB[27]~649_combout ;
wire \my_regfile|data_readRegB[28]~653_combout ;
wire \my_regfile|data_readRegB[28]~654_combout ;
wire \my_regfile|data_readRegB[28]~655_combout ;
wire \my_regfile|data_readRegB[28]~668_combout ;
wire \my_regfile|data_readRegB[28]~669_combout ;
wire \my_regfile|data_readRegB[28]~666_combout ;
wire \my_regfile|data_readRegB[28]~664_combout ;
wire \my_regfile|data_readRegB[28]~662_combout ;
wire \my_regfile|data_readRegB[28]~663_combout ;
wire \my_regfile|data_readRegB[28]~661_combout ;
wire \my_regfile|data_readRegB[28]~665_combout ;
wire \my_regfile|data_readRegB[28]~667_combout ;
wire \my_regfile|data_readRegB[28]~670_combout ;
wire \my_regfile|data_readRegB[28]~657_combout ;
wire \my_regfile|data_readRegB[28]~656_combout ;
wire \my_regfile|data_readRegB[28]~658_combout ;
wire \my_regfile|data_readRegB[28]~659_combout ;
wire \my_regfile|data_readRegB[28]~660_combout ;
wire \my_regfile|data_readRegB[28]~651_combout ;
wire \my_regfile|data_readRegB[28]~650_combout ;
wire \my_regfile|data_readRegB[28]~652_combout ;
wire \my_regfile|data_readRegB[28]~671_combout ;
wire \my_regfile|data_readRegB[29]~691_combout ;
wire \my_regfile|data_readRegB[29]~692_combout ;
wire \my_regfile|data_readRegB[29]~685_combout ;
wire \my_regfile|data_readRegB[29]~683_combout ;
wire \my_regfile|data_readRegB[29]~686_combout ;
wire \my_regfile|data_readRegB[29]~684_combout ;
wire \my_regfile|data_readRegB[29]~687_combout ;
wire \my_regfile|data_readRegB[29]~688_combout ;
wire \my_regfile|data_readRegB[29]~689_combout ;
wire \my_regfile|data_readRegB[29]~690_combout ;
wire \my_regfile|data_readRegB[29]~675_combout ;
wire \my_regfile|data_readRegB[29]~678_combout ;
wire \my_regfile|data_readRegB[29]~677_combout ;
wire \my_regfile|data_readRegB[29]~680_combout ;
wire \my_regfile|data_readRegB[29]~679_combout ;
wire \my_regfile|data_readRegB[29]~681_combout ;
wire \my_regfile|data_readRegB[29]~676_combout ;
wire \my_regfile|data_readRegB[29]~673_combout ;
wire \my_regfile|data_readRegB[29]~672_combout ;
wire \my_regfile|data_readRegB[29]~674_combout ;
wire \my_regfile|data_readRegB[29]~682_combout ;
wire \my_regfile|data_readRegB[29]~693_combout ;
wire \my_regfile|data_readRegB[30]~713_combout ;
wire \my_regfile|data_readRegB[30]~714_combout ;
wire \my_regfile|data_readRegB[30]~707_combout ;
wire \my_regfile|data_readRegB[30]~708_combout ;
wire \my_regfile|data_readRegB[30]~706_combout ;
wire \my_regfile|data_readRegB[30]~705_combout ;
wire \my_regfile|data_readRegB[30]~709_combout ;
wire \my_regfile|data_readRegB[30]~700_combout ;
wire \my_regfile|data_readRegB[30]~699_combout ;
wire \my_regfile|data_readRegB[30]~702_combout ;
wire \my_regfile|data_readRegB[30]~701_combout ;
wire \my_regfile|data_readRegB[30]~703_combout ;
wire \my_regfile|data_readRegB[30]~698_combout ;
wire \my_regfile|data_readRegB[30]~694_combout ;
wire \my_regfile|data_readRegB[30]~695_combout ;
wire \my_regfile|data_readRegB[30]~696_combout ;
wire \my_regfile|data_readRegB[30]~697_combout ;
wire \my_regfile|data_readRegB[30]~704_combout ;
wire \my_regfile|data_readRegB[30]~710_combout ;
wire \my_regfile|data_readRegB[30]~711_combout ;
wire \my_regfile|data_readRegB[30]~712_combout ;
wire \my_regfile|data_readRegB[30]~715_combout ;
wire \my_regfile|data_readRegB[31]~733_combout ;
wire \my_regfile|data_readRegB[31]~732_combout ;
wire \my_regfile|data_readRegB[31]~734_combout ;
wire \my_regfile|data_readRegB[31]~735_combout ;
wire \my_regfile|data_readRegB[31]~729_combout ;
wire \my_regfile|data_readRegB[31]~727_combout ;
wire \my_regfile|data_readRegB[31]~730_combout ;
wire \my_regfile|data_readRegB[31]~728_combout ;
wire \my_regfile|data_readRegB[31]~731_combout ;
wire \my_regfile|data_readRegB[31]~736_combout ;
wire \my_regfile|data_readRegB[31]~719_combout ;
wire \my_regfile|data_readRegB[31]~723_combout ;
wire \my_regfile|data_readRegB[31]~721_combout ;
wire \my_regfile|data_readRegB[31]~722_combout ;
wire \my_regfile|data_readRegB[31]~724_combout ;
wire \my_regfile|data_readRegB[31]~725_combout ;
wire \my_regfile|data_readRegB[31]~720_combout ;
wire \my_regfile|data_readRegB[31]~716_combout ;
wire \my_regfile|data_readRegB[31]~717_combout ;
wire \my_regfile|data_readRegB[31]~718_combout ;
wire \my_regfile|data_readRegB[31]~726_combout ;
wire \my_regfile|data_readRegB[31]~737_combout ;
wire \my_processor|my_alu|Selector31~15_combout ;
wire \my_processor|my_alu|Selector30~11_combout ;
wire \my_processor|my_alu|Selector29~15_combout ;
wire \my_processor|my_alu|Selector28~5_combout ;
wire \my_processor|my_alu|Selector27~5_combout ;
wire \my_processor|my_alu|Selector26~5_combout ;
wire \my_processor|my_alu|Selector25~8_combout ;
wire \my_processor|my_alu|Selector24~5_combout ;
wire \my_processor|cmp3|ad4~combout ;
wire [31:0] \my_imem|altsyncram_component|auto_generated|q_a ;
wire [1:0] \pc_clk|r_reg ;

wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;

assign \my_imem|altsyncram_component|auto_generated|q_a [0] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [1] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [2] = \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [3] = \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [4] = \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [5] = \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [6] = \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [7] = \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [8] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [9] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [10] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [11] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [12] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [13] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [14] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [15] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [16] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [17] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [18] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [19] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [20] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [21] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [22] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [23] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [24] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [25] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [26] = \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [27] = \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [28] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [29] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [30] = \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [31] = \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \data_readRegA[0]~output (
	.i(\my_regfile|data_readRegA[0]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[0]~output .bus_hold = "false";
defparam \data_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \data_readRegA[1]~output (
	.i(\my_regfile|data_readRegA[1]~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[1]~output .bus_hold = "false";
defparam \data_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \data_readRegA[2]~output (
	.i(\my_regfile|data_readRegA[2]~106_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[2]~output .bus_hold = "false";
defparam \data_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \data_readRegA[3]~output (
	.i(\my_regfile|data_readRegA[3]~85_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[3]~output .bus_hold = "false";
defparam \data_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \data_readRegA[4]~output (
	.i(\my_regfile|data_readRegA[4]~193_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[4]~output .bus_hold = "false";
defparam \data_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \data_readRegA[5]~output (
	.i(\my_regfile|data_readRegA[5]~171_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[5]~output .bus_hold = "false";
defparam \data_readRegA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \data_readRegA[6]~output (
	.i(\my_regfile|data_readRegA[6]~149_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[6]~output .bus_hold = "false";
defparam \data_readRegA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \data_readRegA[7]~output (
	.i(\my_regfile|data_readRegA[7]~127_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[7]~output .bus_hold = "false";
defparam \data_readRegA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \data_readRegA[8]~output (
	.i(\my_regfile|data_readRegA[8]~713_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[8]~output .bus_hold = "false";
defparam \data_readRegA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \data_readRegA[9]~output (
	.i(\my_regfile|data_readRegA[9]~669_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[9]~output .bus_hold = "false";
defparam \data_readRegA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \data_readRegA[10]~output (
	.i(\my_regfile|data_readRegA[10]~691_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[10]~output .bus_hold = "false";
defparam \data_readRegA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \data_readRegA[11]~output (
	.i(\my_regfile|data_readRegA[11]~647_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[11]~output .bus_hold = "false";
defparam \data_readRegA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \data_readRegA[12]~output (
	.i(\my_regfile|data_readRegA[12]~625_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[12]~output .bus_hold = "false";
defparam \data_readRegA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \data_readRegA[13]~output (
	.i(\my_regfile|data_readRegA[13]~582_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[13]~output .bus_hold = "false";
defparam \data_readRegA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \data_readRegA[14]~output (
	.i(\my_regfile|data_readRegA[14]~604_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[14]~output .bus_hold = "false";
defparam \data_readRegA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \data_readRegA[15]~output (
	.i(\my_regfile|data_readRegA[15]~560_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[15]~output .bus_hold = "false";
defparam \data_readRegA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \data_readRegA[16]~output (
	.i(\my_regfile|data_readRegA[16]~539_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[16]~output .bus_hold = "false";
defparam \data_readRegA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \data_readRegA[17]~output (
	.i(\my_regfile|data_readRegA[17]~495_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[17]~output .bus_hold = "false";
defparam \data_readRegA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \data_readRegA[18]~output (
	.i(\my_regfile|data_readRegA[18]~517_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[18]~output .bus_hold = "false";
defparam \data_readRegA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \data_readRegA[19]~output (
	.i(\my_regfile|data_readRegA[19]~473_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[19]~output .bus_hold = "false";
defparam \data_readRegA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \data_readRegA[20]~output (
	.i(\my_regfile|data_readRegA[20]~451_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[20]~output .bus_hold = "false";
defparam \data_readRegA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \data_readRegA[21]~output (
	.i(\my_regfile|data_readRegA[21]~408_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[21]~output .bus_hold = "false";
defparam \data_readRegA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \data_readRegA[22]~output (
	.i(\my_regfile|data_readRegA[22]~429_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[22]~output .bus_hold = "false";
defparam \data_readRegA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \data_readRegA[23]~output (
	.i(\my_regfile|data_readRegA[23]~387_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[23]~output .bus_hold = "false";
defparam \data_readRegA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \data_readRegA[24]~output (
	.i(\my_regfile|data_readRegA[24]~365_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[24]~output .bus_hold = "false";
defparam \data_readRegA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \data_readRegA[25]~output (
	.i(\my_regfile|data_readRegA[25]~322_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[25]~output .bus_hold = "false";
defparam \data_readRegA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \data_readRegA[26]~output (
	.i(\my_regfile|data_readRegA[26]~344_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[26]~output .bus_hold = "false";
defparam \data_readRegA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \data_readRegA[27]~output (
	.i(\my_regfile|data_readRegA[27]~300_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[27]~output .bus_hold = "false";
defparam \data_readRegA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \data_readRegA[28]~output (
	.i(\my_regfile|data_readRegA[28]~278_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[28]~output .bus_hold = "false";
defparam \data_readRegA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \data_readRegA[29]~output (
	.i(\my_regfile|data_readRegA[29]~235_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[29]~output .bus_hold = "false";
defparam \data_readRegA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \data_readRegA[30]~output (
	.i(\my_regfile|data_readRegA[30]~256_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[30]~output .bus_hold = "false";
defparam \data_readRegA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \data_readRegA[31]~output (
	.i(\my_regfile|data_readRegA[31]~214_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[31]~output .bus_hold = "false";
defparam \data_readRegA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \data_readRegB[0]~output (
	.i(\my_regfile|data_readRegB[0]~55_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[0]~output .bus_hold = "false";
defparam \data_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \data_readRegB[1]~output (
	.i(\my_regfile|data_readRegB[1]~77_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[1]~output .bus_hold = "false";
defparam \data_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \data_readRegB[2]~output (
	.i(\my_regfile|data_readRegB[2]~99_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[2]~output .bus_hold = "false";
defparam \data_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \data_readRegB[3]~output (
	.i(\my_regfile|data_readRegB[3]~121_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[3]~output .bus_hold = "false";
defparam \data_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \data_readRegB[4]~output (
	.i(\my_regfile|data_readRegB[4]~143_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[4]~output .bus_hold = "false";
defparam \data_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \data_readRegB[5]~output (
	.i(\my_regfile|data_readRegB[5]~165_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[5]~output .bus_hold = "false";
defparam \data_readRegB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \data_readRegB[6]~output (
	.i(\my_regfile|data_readRegB[6]~187_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[6]~output .bus_hold = "false";
defparam \data_readRegB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \data_readRegB[7]~output (
	.i(\my_regfile|data_readRegB[7]~209_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[7]~output .bus_hold = "false";
defparam \data_readRegB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \data_readRegB[8]~output (
	.i(\my_regfile|data_readRegB[8]~231_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[8]~output .bus_hold = "false";
defparam \data_readRegB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \data_readRegB[9]~output (
	.i(\my_regfile|data_readRegB[9]~253_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[9]~output .bus_hold = "false";
defparam \data_readRegB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \data_readRegB[10]~output (
	.i(\my_regfile|data_readRegB[10]~275_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[10]~output .bus_hold = "false";
defparam \data_readRegB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \data_readRegB[11]~output (
	.i(\my_regfile|data_readRegB[11]~297_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[11]~output .bus_hold = "false";
defparam \data_readRegB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \data_readRegB[12]~output (
	.i(\my_regfile|data_readRegB[12]~319_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[12]~output .bus_hold = "false";
defparam \data_readRegB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \data_readRegB[13]~output (
	.i(\my_regfile|data_readRegB[13]~341_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[13]~output .bus_hold = "false";
defparam \data_readRegB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \data_readRegB[14]~output (
	.i(\my_regfile|data_readRegB[14]~363_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[14]~output .bus_hold = "false";
defparam \data_readRegB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \data_readRegB[15]~output (
	.i(\my_regfile|data_readRegB[15]~385_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[15]~output .bus_hold = "false";
defparam \data_readRegB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \data_readRegB[16]~output (
	.i(\my_regfile|data_readRegB[16]~407_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[16]~output .bus_hold = "false";
defparam \data_readRegB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \data_readRegB[17]~output (
	.i(\my_regfile|data_readRegB[17]~429_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[17]~output .bus_hold = "false";
defparam \data_readRegB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \data_readRegB[18]~output (
	.i(\my_regfile|data_readRegB[18]~451_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[18]~output .bus_hold = "false";
defparam \data_readRegB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \data_readRegB[19]~output (
	.i(\my_regfile|data_readRegB[19]~473_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[19]~output .bus_hold = "false";
defparam \data_readRegB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \data_readRegB[20]~output (
	.i(\my_regfile|data_readRegB[20]~495_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[20]~output .bus_hold = "false";
defparam \data_readRegB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \data_readRegB[21]~output (
	.i(\my_regfile|data_readRegB[21]~517_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[21]~output .bus_hold = "false";
defparam \data_readRegB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \data_readRegB[22]~output (
	.i(\my_regfile|data_readRegB[22]~539_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[22]~output .bus_hold = "false";
defparam \data_readRegB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \data_readRegB[23]~output (
	.i(\my_regfile|data_readRegB[23]~561_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[23]~output .bus_hold = "false";
defparam \data_readRegB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \data_readRegB[24]~output (
	.i(\my_regfile|data_readRegB[24]~583_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[24]~output .bus_hold = "false";
defparam \data_readRegB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \data_readRegB[25]~output (
	.i(\my_regfile|data_readRegB[25]~605_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[25]~output .bus_hold = "false";
defparam \data_readRegB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \data_readRegB[26]~output (
	.i(\my_regfile|data_readRegB[26]~627_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[26]~output .bus_hold = "false";
defparam \data_readRegB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \data_readRegB[27]~output (
	.i(\my_regfile|data_readRegB[27]~649_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[27]~output .bus_hold = "false";
defparam \data_readRegB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \data_readRegB[28]~output (
	.i(\my_regfile|data_readRegB[28]~671_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[28]~output .bus_hold = "false";
defparam \data_readRegB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \data_readRegB[29]~output (
	.i(\my_regfile|data_readRegB[29]~693_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[29]~output .bus_hold = "false";
defparam \data_readRegB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \data_readRegB[30]~output (
	.i(\my_regfile|data_readRegB[30]~715_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[30]~output .bus_hold = "false";
defparam \data_readRegB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \data_readRegB[31]~output (
	.i(\my_regfile|data_readRegB[31]~737_combout ),
	.oe(\my_regfile|data_readRegB[0]~13_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[31]~output .bus_hold = "false";
defparam \data_readRegB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \imem_clock~output (
	.i(\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \imem_clock~output .bus_hold = "false";
defparam \imem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \dmem_clock~output (
	.i(\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dmem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \dmem_clock~output .bus_hold = "false";
defparam \dmem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \processor_clock~output (
	.i(\pc_clk|clk_track~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\processor_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \processor_clock~output .bus_hold = "false";
defparam \processor_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \regfile_clock~output (
	.i(\pc_clk|clk_track~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regfile_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \regfile_clock~output .bus_hold = "false";
defparam \regfile_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \address_imem[0]~output (
	.i(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[0]~output .bus_hold = "false";
defparam \address_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \address_imem[1]~output (
	.i(\my_processor|pc1|pc[1].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[1]~output .bus_hold = "false";
defparam \address_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \address_imem[2]~output (
	.i(\my_processor|pc1|pc[2].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[2]~output .bus_hold = "false";
defparam \address_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \address_imem[3]~output (
	.i(\my_processor|pc1|pc[3].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[3]~output .bus_hold = "false";
defparam \address_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \address_imem[4]~output (
	.i(\my_processor|pc1|pc[4].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[4]~output .bus_hold = "false";
defparam \address_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \address_imem[5]~output (
	.i(\my_processor|pc1|pc[5].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[5]~output .bus_hold = "false";
defparam \address_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \address_imem[6]~output (
	.i(\my_processor|pc1|pc[6].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[6]~output .bus_hold = "false";
defparam \address_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \address_imem[7]~output (
	.i(\my_processor|pc1|pc[7].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[7]~output .bus_hold = "false";
defparam \address_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \address_imem[8]~output (
	.i(\my_processor|pc1|pc[8].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[8]~output .bus_hold = "false";
defparam \address_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \address_imem[9]~output (
	.i(\my_processor|pc1|pc[9].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[9]~output .bus_hold = "false";
defparam \address_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \address_imem[10]~output (
	.i(\my_processor|pc1|pc[10].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[10]~output .bus_hold = "false";
defparam \address_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \address_imem[11]~output (
	.i(\my_processor|pc1|pc[11].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[11]~output .bus_hold = "false";
defparam \address_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \q_imem[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[0]~output .bus_hold = "false";
defparam \q_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \q_imem[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[1]~output .bus_hold = "false";
defparam \q_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \q_imem[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[2]~output .bus_hold = "false";
defparam \q_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \q_imem[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[3]~output .bus_hold = "false";
defparam \q_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \q_imem[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[4]~output .bus_hold = "false";
defparam \q_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \q_imem[5]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[5]~output .bus_hold = "false";
defparam \q_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \q_imem[6]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[6]~output .bus_hold = "false";
defparam \q_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \q_imem[7]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[7]~output .bus_hold = "false";
defparam \q_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \q_imem[8]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[8]~output .bus_hold = "false";
defparam \q_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \q_imem[9]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[9]~output .bus_hold = "false";
defparam \q_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \q_imem[10]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[10]~output .bus_hold = "false";
defparam \q_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \q_imem[11]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[11]~output .bus_hold = "false";
defparam \q_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \q_imem[12]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[12]~output .bus_hold = "false";
defparam \q_imem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \q_imem[13]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[13]~output .bus_hold = "false";
defparam \q_imem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \q_imem[14]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[14]~output .bus_hold = "false";
defparam \q_imem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \q_imem[15]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[15]~output .bus_hold = "false";
defparam \q_imem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \q_imem[16]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[16]~output .bus_hold = "false";
defparam \q_imem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \q_imem[17]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[17]~output .bus_hold = "false";
defparam \q_imem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \q_imem[18]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[18]~output .bus_hold = "false";
defparam \q_imem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \q_imem[19]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[19]~output .bus_hold = "false";
defparam \q_imem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \q_imem[20]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[20]~output .bus_hold = "false";
defparam \q_imem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \q_imem[21]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[21]~output .bus_hold = "false";
defparam \q_imem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \q_imem[22]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[22]~output .bus_hold = "false";
defparam \q_imem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \q_imem[23]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[23]~output .bus_hold = "false";
defparam \q_imem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \q_imem[24]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[24]~output .bus_hold = "false";
defparam \q_imem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \q_imem[25]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[25]~output .bus_hold = "false";
defparam \q_imem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \q_imem[26]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[26]~output .bus_hold = "false";
defparam \q_imem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \q_imem[27]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[27]~output .bus_hold = "false";
defparam \q_imem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \q_imem[28]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[28]~output .bus_hold = "false";
defparam \q_imem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \q_imem[29]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[29]~output .bus_hold = "false";
defparam \q_imem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \q_imem[30]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[30]~output .bus_hold = "false";
defparam \q_imem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \q_imem[31]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[31]~output .bus_hold = "false";
defparam \q_imem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \address_dmem[0]~output (
	.i(\my_processor|my_alu|Selector31~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[0]~output .bus_hold = "false";
defparam \address_dmem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \address_dmem[1]~output (
	.i(\my_processor|my_alu|Selector30~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[1]~output .bus_hold = "false";
defparam \address_dmem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \address_dmem[2]~output (
	.i(\my_processor|my_alu|Selector29~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[2]~output .bus_hold = "false";
defparam \address_dmem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \address_dmem[3]~output (
	.i(\my_processor|my_alu|Selector28~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[3]~output .bus_hold = "false";
defparam \address_dmem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \address_dmem[4]~output (
	.i(\my_processor|my_alu|Selector27~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[4]~output .bus_hold = "false";
defparam \address_dmem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \address_dmem[5]~output (
	.i(\my_processor|my_alu|Selector26~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[5]~output .bus_hold = "false";
defparam \address_dmem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \address_dmem[6]~output (
	.i(\my_processor|my_alu|Selector25~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[6]~output .bus_hold = "false";
defparam \address_dmem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \address_dmem[7]~output (
	.i(\my_processor|my_alu|Selector24~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[7]~output .bus_hold = "false";
defparam \address_dmem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \address_dmem[8]~output (
	.i(\my_processor|my_alu|Selector23~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[8]~output .bus_hold = "false";
defparam \address_dmem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \address_dmem[9]~output (
	.i(\my_processor|my_alu|Selector22~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[9]~output .bus_hold = "false";
defparam \address_dmem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \address_dmem[10]~output (
	.i(\my_processor|my_alu|Selector21~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[10]~output .bus_hold = "false";
defparam \address_dmem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \address_dmem[11]~output (
	.i(\my_processor|my_alu|Selector20~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[11]~output .bus_hold = "false";
defparam \address_dmem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \data[0]~output (
	.i(\my_processor|aluinput~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \data[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \data[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \data[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \data[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \data[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \data[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \data[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \data[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[8]~output .bus_hold = "false";
defparam \data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \data[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[9]~output .bus_hold = "false";
defparam \data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \data[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[10]~output .bus_hold = "false";
defparam \data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \data[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[11]~output .bus_hold = "false";
defparam \data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \data[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[12]~output .bus_hold = "false";
defparam \data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \data[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[13]~output .bus_hold = "false";
defparam \data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \data[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[14]~output .bus_hold = "false";
defparam \data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \data[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[15]~output .bus_hold = "false";
defparam \data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \data[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[16]~output .bus_hold = "false";
defparam \data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \data[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[17]~output .bus_hold = "false";
defparam \data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \data[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[18]~output .bus_hold = "false";
defparam \data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \data[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[19]~output .bus_hold = "false";
defparam \data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \data[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[20]~output .bus_hold = "false";
defparam \data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \data[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[21]~output .bus_hold = "false";
defparam \data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \data[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[22]~output .bus_hold = "false";
defparam \data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \data[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[23]~output .bus_hold = "false";
defparam \data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \data[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[24]~output .bus_hold = "false";
defparam \data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \data[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[25]~output .bus_hold = "false";
defparam \data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \data[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[26]~output .bus_hold = "false";
defparam \data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \data[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[27]~output .bus_hold = "false";
defparam \data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \data[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[28]~output .bus_hold = "false";
defparam \data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \data[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[29]~output .bus_hold = "false";
defparam \data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \data[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[30]~output .bus_hold = "false";
defparam \data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \data[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[31]~output .bus_hold = "false";
defparam \data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \wren~output (
	.i(\my_processor|cmp3|ad4~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wren~output_o ),
	.obar());
// synopsys translate_off
defparam \wren~output .bus_hold = "false";
defparam \wren~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \q_dmem[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[0]~output .bus_hold = "false";
defparam \q_dmem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \q_dmem[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[1]~output .bus_hold = "false";
defparam \q_dmem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \q_dmem[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[2]~output .bus_hold = "false";
defparam \q_dmem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \q_dmem[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[3]~output .bus_hold = "false";
defparam \q_dmem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \q_dmem[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[4]~output .bus_hold = "false";
defparam \q_dmem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \q_dmem[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[5]~output .bus_hold = "false";
defparam \q_dmem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \q_dmem[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[6]~output .bus_hold = "false";
defparam \q_dmem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \q_dmem[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[7]~output .bus_hold = "false";
defparam \q_dmem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \q_dmem[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[8]~output .bus_hold = "false";
defparam \q_dmem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \q_dmem[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[9]~output .bus_hold = "false";
defparam \q_dmem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \q_dmem[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[10]~output .bus_hold = "false";
defparam \q_dmem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \q_dmem[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[11]~output .bus_hold = "false";
defparam \q_dmem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \q_dmem[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[12]~output .bus_hold = "false";
defparam \q_dmem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \q_dmem[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[13]~output .bus_hold = "false";
defparam \q_dmem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \q_dmem[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[14]~output .bus_hold = "false";
defparam \q_dmem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \q_dmem[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[15]~output .bus_hold = "false";
defparam \q_dmem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \q_dmem[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[16]~output .bus_hold = "false";
defparam \q_dmem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N9
cycloneive_io_obuf \q_dmem[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[17]~output .bus_hold = "false";
defparam \q_dmem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \q_dmem[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[18]~output .bus_hold = "false";
defparam \q_dmem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \q_dmem[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[19]~output .bus_hold = "false";
defparam \q_dmem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \q_dmem[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[20]~output .bus_hold = "false";
defparam \q_dmem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \q_dmem[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[21]~output .bus_hold = "false";
defparam \q_dmem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \q_dmem[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[22]~output .bus_hold = "false";
defparam \q_dmem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \q_dmem[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[23]~output .bus_hold = "false";
defparam \q_dmem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \q_dmem[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[24]~output .bus_hold = "false";
defparam \q_dmem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \q_dmem[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[25]~output .bus_hold = "false";
defparam \q_dmem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \q_dmem[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[26]~output .bus_hold = "false";
defparam \q_dmem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \q_dmem[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[27]~output .bus_hold = "false";
defparam \q_dmem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \q_dmem[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[28]~output .bus_hold = "false";
defparam \q_dmem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \q_dmem[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[29]~output .bus_hold = "false";
defparam \q_dmem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \q_dmem[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[30]~output .bus_hold = "false";
defparam \q_dmem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \q_dmem[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[31]~output .bus_hold = "false";
defparam \q_dmem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \ctrl_writeEnable~output (
	.i(\my_processor|or1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeEnable~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeEnable~output .bus_hold = "false";
defparam \ctrl_writeEnable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \ctrl_writeReg[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[0]~output .bus_hold = "false";
defparam \ctrl_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \ctrl_writeReg[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[1]~output .bus_hold = "false";
defparam \ctrl_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \ctrl_writeReg[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[2]~output .bus_hold = "false";
defparam \ctrl_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \ctrl_writeReg[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[3]~output .bus_hold = "false";
defparam \ctrl_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \ctrl_writeReg[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[4]~output .bus_hold = "false";
defparam \ctrl_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \ctrl_readRegA[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[0]~output .bus_hold = "false";
defparam \ctrl_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \ctrl_readRegA[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[1]~output .bus_hold = "false";
defparam \ctrl_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \ctrl_readRegA[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[2]~output .bus_hold = "false";
defparam \ctrl_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \ctrl_readRegA[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[3]~output .bus_hold = "false";
defparam \ctrl_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \ctrl_readRegA[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[4]~output .bus_hold = "false";
defparam \ctrl_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \ctrl_readRegB[0]~output (
	.i(\my_processor|ctrl_readRegB[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[0]~output .bus_hold = "false";
defparam \ctrl_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \ctrl_readRegB[1]~output (
	.i(\my_processor|ctrl_readRegB[1]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[1]~output .bus_hold = "false";
defparam \ctrl_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \ctrl_readRegB[2]~output (
	.i(\my_processor|ctrl_readRegB[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[2]~output .bus_hold = "false";
defparam \ctrl_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \ctrl_readRegB[3]~output (
	.i(\my_processor|ctrl_readRegB[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[3]~output .bus_hold = "false";
defparam \ctrl_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \ctrl_readRegB[4]~output (
	.i(\my_processor|ctrl_readRegB[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[4]~output .bus_hold = "false";
defparam \ctrl_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \data_writeReg[0]~output (
	.i(\my_processor|data_writeReg[0]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[0]~output .bus_hold = "false";
defparam \data_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \data_writeReg[1]~output (
	.i(\my_processor|data_writeReg[1]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[1]~output .bus_hold = "false";
defparam \data_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \data_writeReg[2]~output (
	.i(\my_processor|data_writeReg[2]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[2]~output .bus_hold = "false";
defparam \data_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \data_writeReg[3]~output (
	.i(\my_processor|data_writeReg[3]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[3]~output .bus_hold = "false";
defparam \data_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \data_writeReg[4]~output (
	.i(\my_processor|data_writeReg[4]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[4]~output .bus_hold = "false";
defparam \data_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \data_writeReg[5]~output (
	.i(\my_processor|data_writeReg[5]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[5]~output .bus_hold = "false";
defparam \data_writeReg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \data_writeReg[6]~output (
	.i(\my_processor|data_writeReg[6]~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[6]~output .bus_hold = "false";
defparam \data_writeReg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \data_writeReg[7]~output (
	.i(\my_processor|data_writeReg[7]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[7]~output .bus_hold = "false";
defparam \data_writeReg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \data_writeReg[8]~output (
	.i(\my_processor|data_writeReg[8]~159_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[8]~output .bus_hold = "false";
defparam \data_writeReg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \data_writeReg[9]~output (
	.i(\my_processor|data_writeReg[9]~160_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[9]~output .bus_hold = "false";
defparam \data_writeReg[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \data_writeReg[10]~output (
	.i(\my_processor|data_writeReg[10]~161_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[10]~output .bus_hold = "false";
defparam \data_writeReg[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \data_writeReg[11]~output (
	.i(\my_processor|data_writeReg[11]~162_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[11]~output .bus_hold = "false";
defparam \data_writeReg[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \data_writeReg[12]~output (
	.i(\my_processor|data_writeReg[12]~163_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[12]~output .bus_hold = "false";
defparam \data_writeReg[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \data_writeReg[13]~output (
	.i(\my_processor|data_writeReg[13]~164_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[13]~output .bus_hold = "false";
defparam \data_writeReg[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \data_writeReg[14]~output (
	.i(\my_processor|data_writeReg[14]~165_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[14]~output .bus_hold = "false";
defparam \data_writeReg[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \data_writeReg[15]~output (
	.i(\my_processor|data_writeReg[15]~166_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[15]~output .bus_hold = "false";
defparam \data_writeReg[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \data_writeReg[16]~output (
	.i(\my_processor|data_writeReg[16]~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[16]~output .bus_hold = "false";
defparam \data_writeReg[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \data_writeReg[17]~output (
	.i(\my_processor|data_writeReg[17]~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[17]~output .bus_hold = "false";
defparam \data_writeReg[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \data_writeReg[18]~output (
	.i(\my_processor|data_writeReg[18]~70_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[18]~output .bus_hold = "false";
defparam \data_writeReg[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \data_writeReg[19]~output (
	.i(\my_processor|data_writeReg[19]~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[19]~output .bus_hold = "false";
defparam \data_writeReg[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \data_writeReg[20]~output (
	.i(\my_processor|data_writeReg[20]~80_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[20]~output .bus_hold = "false";
defparam \data_writeReg[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \data_writeReg[21]~output (
	.i(\my_processor|data_writeReg[21]~85_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[21]~output .bus_hold = "false";
defparam \data_writeReg[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \data_writeReg[22]~output (
	.i(\my_processor|data_writeReg[22]~90_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[22]~output .bus_hold = "false";
defparam \data_writeReg[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \data_writeReg[23]~output (
	.i(\my_processor|data_writeReg[23]~95_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[23]~output .bus_hold = "false";
defparam \data_writeReg[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \data_writeReg[24]~output (
	.i(\my_processor|data_writeReg[24]~103_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[24]~output .bus_hold = "false";
defparam \data_writeReg[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \data_writeReg[25]~output (
	.i(\my_processor|data_writeReg[25]~110_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[25]~output .bus_hold = "false";
defparam \data_writeReg[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \data_writeReg[26]~output (
	.i(\my_processor|data_writeReg[26]~115_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[26]~output .bus_hold = "false";
defparam \data_writeReg[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \data_writeReg[27]~output (
	.i(\my_processor|data_writeReg[27]~124_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[27]~output .bus_hold = "false";
defparam \data_writeReg[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \data_writeReg[28]~output (
	.i(\my_processor|data_writeReg[28]~133_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[28]~output .bus_hold = "false";
defparam \data_writeReg[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \data_writeReg[29]~output (
	.i(\my_processor|data_writeReg[29]~142_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[29]~output .bus_hold = "false";
defparam \data_writeReg[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \data_writeReg[30]~output (
	.i(\my_processor|data_writeReg[30]~149_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[30]~output .bus_hold = "false";
defparam \data_writeReg[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \data_writeReg[31]~output (
	.i(\my_processor|data_writeReg[31]~158_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[31]~output .bus_hold = "false";
defparam \data_writeReg[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \data_result[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[0]~output .bus_hold = "false";
defparam \data_result[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \data_result[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[1]~output .bus_hold = "false";
defparam \data_result[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \data_result[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[2]~output .bus_hold = "false";
defparam \data_result[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \data_result[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[3]~output .bus_hold = "false";
defparam \data_result[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \data_result[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[4]~output .bus_hold = "false";
defparam \data_result[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \data_result[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[5]~output .bus_hold = "false";
defparam \data_result[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \data_result[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[6]~output .bus_hold = "false";
defparam \data_result[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \data_result[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[7]~output .bus_hold = "false";
defparam \data_result[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \data_result[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[8]~output .bus_hold = "false";
defparam \data_result[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \data_result[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[9]~output .bus_hold = "false";
defparam \data_result[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \data_result[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[10]~output .bus_hold = "false";
defparam \data_result[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \data_result[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[11]~output .bus_hold = "false";
defparam \data_result[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \data_result[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[12]~output .bus_hold = "false";
defparam \data_result[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \data_result[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[13]~output .bus_hold = "false";
defparam \data_result[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \data_result[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[14]~output .bus_hold = "false";
defparam \data_result[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \data_result[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[15]~output .bus_hold = "false";
defparam \data_result[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \data_result[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[16]~output .bus_hold = "false";
defparam \data_result[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \data_result[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[17]~output .bus_hold = "false";
defparam \data_result[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \data_result[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[18]~output .bus_hold = "false";
defparam \data_result[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \data_result[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[19]~output .bus_hold = "false";
defparam \data_result[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \data_result[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[20]~output .bus_hold = "false";
defparam \data_result[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \data_result[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[21]~output .bus_hold = "false";
defparam \data_result[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \data_result[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[22]~output .bus_hold = "false";
defparam \data_result[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \data_result[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[23]~output .bus_hold = "false";
defparam \data_result[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \data_result[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[24]~output .bus_hold = "false";
defparam \data_result[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \data_result[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[25]~output .bus_hold = "false";
defparam \data_result[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \data_result[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[26]~output .bus_hold = "false";
defparam \data_result[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \data_result[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[27]~output .bus_hold = "false";
defparam \data_result[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \data_result[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[28]~output .bus_hold = "false";
defparam \data_result[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \data_result[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[29]~output .bus_hold = "false";
defparam \data_result[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \data_result[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[30]~output .bus_hold = "false";
defparam \data_result[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \data_result[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_result[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_result[31]~output .bus_hold = "false";
defparam \data_result[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N20
cycloneive_lcell_comb \pc_clk|r_reg[0]~0 (
// Equation(s):
// \pc_clk|r_reg[0]~0_combout  = !\pc_clk|r_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc_clk|r_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc_clk|r_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc_clk|r_reg[0]~0 .lut_mask = 16'h0F0F;
defparam \pc_clk|r_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X114_Y37_N21
dffeas \pc_clk|r_reg[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc_clk|r_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_clk|r_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_clk|r_reg[0] .is_wysiwyg = "true";
defparam \pc_clk|r_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N24
cycloneive_lcell_comb \pc_clk|clk_track~0 (
// Equation(s):
// \pc_clk|clk_track~0_combout  = \pc_clk|clk_track~q  $ (\pc_clk|r_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc_clk|clk_track~q ),
	.datad(\pc_clk|r_reg [0]),
	.cin(gnd),
	.combout(\pc_clk|clk_track~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc_clk|clk_track~0 .lut_mask = 16'h0FF0;
defparam \pc_clk|clk_track~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N12
cycloneive_lcell_comb \pc_clk|clk_track~feeder (
// Equation(s):
// \pc_clk|clk_track~feeder_combout  = \pc_clk|clk_track~0_combout 

	.dataa(\pc_clk|clk_track~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc_clk|clk_track~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc_clk|clk_track~feeder .lut_mask = 16'hAAAA;
defparam \pc_clk|clk_track~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N13
dffeas \pc_clk|clk_track (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc_clk|clk_track~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_clk|clk_track~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_clk|clk_track .is_wysiwyg = "true";
defparam \pc_clk|clk_track .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \pc_clk|clk_track~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pc_clk|clk_track~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pc_clk|clk_track~clkctrl_outclk ));
// synopsys translate_off
defparam \pc_clk|clk_track~clkctrl .clock_type = "global clock";
defparam \pc_clk|clk_track~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N28
cycloneive_lcell_comb \my_processor|pc1|pc[0].pc_dffe|q~0 (
// Equation(s):
// \my_processor|pc1|pc[0].pc_dffe|q~0_combout  = !\my_processor|pc1|pc[0].pc_dffe|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|pc1|pc[0].pc_dffe|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc1|pc[0].pc_dffe|q~0 .lut_mask = 16'h0F0F;
defparam \my_processor|pc1|pc[0].pc_dffe|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N29
dffeas \my_processor|pc1|pc[0].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[0].pc_dffe|q~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[0].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[0].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N4
cycloneive_lcell_comb \my_processor|pc1|pc[1].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[1].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[0].pc_dffe|q~q  & (\my_processor|pc1|pc[1].pc_dffe|q~q  $ (VCC))) # (!\my_processor|pc1|pc[0].pc_dffe|q~q  & (\my_processor|pc1|pc[1].pc_dffe|q~q  & VCC))
// \my_processor|pc1|pc[1].pc_dffe|q~2  = CARRY((\my_processor|pc1|pc[0].pc_dffe|q~q  & \my_processor|pc1|pc[1].pc_dffe|q~q ))

	.dataa(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.datab(\my_processor|pc1|pc[1].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|pc1|pc[1].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[1].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[1].pc_dffe|q~1 .lut_mask = 16'h6688;
defparam \my_processor|pc1|pc[1].pc_dffe|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N5
dffeas \my_processor|pc1|pc[1].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[1].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[1].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[1].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[1].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N6
cycloneive_lcell_comb \my_processor|pc1|pc[2].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[2].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[2].pc_dffe|q~q  & (!\my_processor|pc1|pc[1].pc_dffe|q~2 )) # (!\my_processor|pc1|pc[2].pc_dffe|q~q  & ((\my_processor|pc1|pc[1].pc_dffe|q~2 ) # (GND)))
// \my_processor|pc1|pc[2].pc_dffe|q~2  = CARRY((!\my_processor|pc1|pc[1].pc_dffe|q~2 ) # (!\my_processor|pc1|pc[2].pc_dffe|q~q ))

	.dataa(\my_processor|pc1|pc[2].pc_dffe|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[1].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[2].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[2].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[2].pc_dffe|q~1 .lut_mask = 16'h5A5F;
defparam \my_processor|pc1|pc[2].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y34_N7
dffeas \my_processor|pc1|pc[2].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[2].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[2].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[2].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[2].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N8
cycloneive_lcell_comb \my_processor|pc1|pc[3].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[3].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[3].pc_dffe|q~q  & (\my_processor|pc1|pc[2].pc_dffe|q~2  $ (GND))) # (!\my_processor|pc1|pc[3].pc_dffe|q~q  & (!\my_processor|pc1|pc[2].pc_dffe|q~2  & VCC))
// \my_processor|pc1|pc[3].pc_dffe|q~2  = CARRY((\my_processor|pc1|pc[3].pc_dffe|q~q  & !\my_processor|pc1|pc[2].pc_dffe|q~2 ))

	.dataa(gnd),
	.datab(\my_processor|pc1|pc[3].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[2].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[3].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[3].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[3].pc_dffe|q~1 .lut_mask = 16'hC30C;
defparam \my_processor|pc1|pc[3].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y34_N9
dffeas \my_processor|pc1|pc[3].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[3].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[3].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[3].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[3].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
cycloneive_lcell_comb \my_processor|pc1|pc[4].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[4].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[4].pc_dffe|q~q  & (!\my_processor|pc1|pc[3].pc_dffe|q~2 )) # (!\my_processor|pc1|pc[4].pc_dffe|q~q  & ((\my_processor|pc1|pc[3].pc_dffe|q~2 ) # (GND)))
// \my_processor|pc1|pc[4].pc_dffe|q~2  = CARRY((!\my_processor|pc1|pc[3].pc_dffe|q~2 ) # (!\my_processor|pc1|pc[4].pc_dffe|q~q ))

	.dataa(\my_processor|pc1|pc[4].pc_dffe|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[3].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[4].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[4].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[4].pc_dffe|q~1 .lut_mask = 16'h5A5F;
defparam \my_processor|pc1|pc[4].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y34_N11
dffeas \my_processor|pc1|pc[4].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[4].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[4].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[4].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[4].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N12
cycloneive_lcell_comb \my_processor|pc1|pc[5].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[5].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[5].pc_dffe|q~q  & (\my_processor|pc1|pc[4].pc_dffe|q~2  $ (GND))) # (!\my_processor|pc1|pc[5].pc_dffe|q~q  & (!\my_processor|pc1|pc[4].pc_dffe|q~2  & VCC))
// \my_processor|pc1|pc[5].pc_dffe|q~2  = CARRY((\my_processor|pc1|pc[5].pc_dffe|q~q  & !\my_processor|pc1|pc[4].pc_dffe|q~2 ))

	.dataa(gnd),
	.datab(\my_processor|pc1|pc[5].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[4].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[5].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[5].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[5].pc_dffe|q~1 .lut_mask = 16'hC30C;
defparam \my_processor|pc1|pc[5].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y34_N13
dffeas \my_processor|pc1|pc[5].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[5].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[5].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[5].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[5].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N14
cycloneive_lcell_comb \my_processor|pc1|pc[6].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[6].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[6].pc_dffe|q~q  & (!\my_processor|pc1|pc[5].pc_dffe|q~2 )) # (!\my_processor|pc1|pc[6].pc_dffe|q~q  & ((\my_processor|pc1|pc[5].pc_dffe|q~2 ) # (GND)))
// \my_processor|pc1|pc[6].pc_dffe|q~2  = CARRY((!\my_processor|pc1|pc[5].pc_dffe|q~2 ) # (!\my_processor|pc1|pc[6].pc_dffe|q~q ))

	.dataa(gnd),
	.datab(\my_processor|pc1|pc[6].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[5].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[6].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[6].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[6].pc_dffe|q~1 .lut_mask = 16'h3C3F;
defparam \my_processor|pc1|pc[6].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y34_N15
dffeas \my_processor|pc1|pc[6].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[6].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[6].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[6].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[6].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N16
cycloneive_lcell_comb \my_processor|pc1|pc[7].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[7].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[7].pc_dffe|q~q  & (\my_processor|pc1|pc[6].pc_dffe|q~2  $ (GND))) # (!\my_processor|pc1|pc[7].pc_dffe|q~q  & (!\my_processor|pc1|pc[6].pc_dffe|q~2  & VCC))
// \my_processor|pc1|pc[7].pc_dffe|q~2  = CARRY((\my_processor|pc1|pc[7].pc_dffe|q~q  & !\my_processor|pc1|pc[6].pc_dffe|q~2 ))

	.dataa(gnd),
	.datab(\my_processor|pc1|pc[7].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[6].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[7].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[7].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[7].pc_dffe|q~1 .lut_mask = 16'hC30C;
defparam \my_processor|pc1|pc[7].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y34_N17
dffeas \my_processor|pc1|pc[7].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[7].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[7].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[7].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[7].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N18
cycloneive_lcell_comb \my_processor|pc1|pc[8].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[8].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[8].pc_dffe|q~q  & (!\my_processor|pc1|pc[7].pc_dffe|q~2 )) # (!\my_processor|pc1|pc[8].pc_dffe|q~q  & ((\my_processor|pc1|pc[7].pc_dffe|q~2 ) # (GND)))
// \my_processor|pc1|pc[8].pc_dffe|q~2  = CARRY((!\my_processor|pc1|pc[7].pc_dffe|q~2 ) # (!\my_processor|pc1|pc[8].pc_dffe|q~q ))

	.dataa(gnd),
	.datab(\my_processor|pc1|pc[8].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[7].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[8].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[8].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[8].pc_dffe|q~1 .lut_mask = 16'h3C3F;
defparam \my_processor|pc1|pc[8].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y34_N19
dffeas \my_processor|pc1|pc[8].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[8].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[8].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[8].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[8].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
cycloneive_lcell_comb \my_processor|pc1|pc[9].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[9].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[9].pc_dffe|q~q  & (\my_processor|pc1|pc[8].pc_dffe|q~2  $ (GND))) # (!\my_processor|pc1|pc[9].pc_dffe|q~q  & (!\my_processor|pc1|pc[8].pc_dffe|q~2  & VCC))
// \my_processor|pc1|pc[9].pc_dffe|q~2  = CARRY((\my_processor|pc1|pc[9].pc_dffe|q~q  & !\my_processor|pc1|pc[8].pc_dffe|q~2 ))

	.dataa(gnd),
	.datab(\my_processor|pc1|pc[9].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[8].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[9].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[9].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[9].pc_dffe|q~1 .lut_mask = 16'hC30C;
defparam \my_processor|pc1|pc[9].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y34_N21
dffeas \my_processor|pc1|pc[9].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[9].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[9].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[9].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[9].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N22
cycloneive_lcell_comb \my_processor|pc1|pc[10].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[10].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[10].pc_dffe|q~q  & (!\my_processor|pc1|pc[9].pc_dffe|q~2 )) # (!\my_processor|pc1|pc[10].pc_dffe|q~q  & ((\my_processor|pc1|pc[9].pc_dffe|q~2 ) # (GND)))
// \my_processor|pc1|pc[10].pc_dffe|q~2  = CARRY((!\my_processor|pc1|pc[9].pc_dffe|q~2 ) # (!\my_processor|pc1|pc[10].pc_dffe|q~q ))

	.dataa(\my_processor|pc1|pc[10].pc_dffe|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[9].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[10].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[10].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[10].pc_dffe|q~1 .lut_mask = 16'h5A5F;
defparam \my_processor|pc1|pc[10].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y34_N23
dffeas \my_processor|pc1|pc[10].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[10].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[10].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[10].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[10].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
cycloneive_lcell_comb \my_processor|pc1|pc[11].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[11].pc_dffe|q~1_combout  = \my_processor|pc1|pc[10].pc_dffe|q~2  $ (!\my_processor|pc1|pc[11].pc_dffe|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|pc1|pc[11].pc_dffe|q~q ),
	.cin(\my_processor|pc1|pc[10].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[11].pc_dffe|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc1|pc[11].pc_dffe|q~1 .lut_mask = 16'hF00F;
defparam \my_processor|pc1|pc[11].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y34_N25
dffeas \my_processor|pc1|pc[11].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[11].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[11].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[11].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[11].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A2280;
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \my_regfile|d1|d0|and0~1 (
// Equation(s):
// \my_regfile|d1|d0|and0~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21]) # (\my_imem|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and0~1 .lut_mask = 16'hFFCC;
defparam \my_regfile|d1|d0|and0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \my_regfile|d0|d1|and2 (
// Equation(s):
// \my_regfile|d0|d1|and2~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_regfile|d1|d0|and0~1_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|d1|d0|and0~1_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and2 .lut_mask = 16'h0004;
defparam \my_regfile|d0|d1|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \my_regfile|d0|d1|and1 (
// Equation(s):
// \my_regfile|d0|d1|and1~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_regfile|d1|d0|and0~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [17] & !\my_imem|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d1|d0|and0~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and1 .lut_mask = 16'h0010;
defparam \my_regfile|d0|d1|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050000000;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA00028;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FA00028;
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N2
cycloneive_lcell_comb \my_processor|cmp1|ad4~0 (
// Equation(s):
// \my_processor|cmp1|ad4~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_imem|altsyncram_component|auto_generated|q_a [29] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|cmp1|ad4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|cmp1|ad4~0 .lut_mask = 16'h0040;
defparam \my_processor|cmp1|ad4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D50000;
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector29~2 (
// Equation(s):
// \my_processor|my_alu|Selector29~2_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [6] & !\my_imem|altsyncram_component|auto_generated|q_a [5])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~2 .lut_mask = 16'h0055;
defparam \my_processor|my_alu|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \my_processor|cmp3|ad4~0 (
// Equation(s):
// \my_processor|cmp3|ad4~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (!\my_imem|altsyncram_component|auto_generated|q_a [31] & (!\my_imem|altsyncram_component|auto_generated|q_a [27] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|cmp3|ad4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|cmp3|ad4~0 .lut_mask = 16'h0001;
defparam \my_processor|cmp3|ad4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector31~16 (
// Equation(s):
// \my_processor|my_alu|Selector31~16_combout  = (!\my_processor|my_alu|Selector29~2_combout  & (\my_processor|cmp1|ad4~0_combout  $ (((!\my_processor|cmp3|ad4~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [30])))))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|my_alu|Selector29~2_combout ),
	.datad(\my_processor|cmp3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~16 .lut_mask = 16'h0905;
defparam \my_processor|my_alu|Selector31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N8
cycloneive_lcell_comb \my_processor|data_writeReg[16]~27 (
// Equation(s):
// \my_processor|data_writeReg[16]~27_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|cmp1|ad4~0_combout )

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~27 .lut_mask = 16'h5F5F;
defparam \my_processor|data_writeReg[16]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneive_lcell_comb \my_processor|alu_opcode[2]~8 (
// Equation(s):
// \my_processor|alu_opcode[2]~8_combout  = (\my_processor|cmp1|ad4~0_combout  $ (((\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_processor|cmp3|ad4~0_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [4])

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|cmp3|ad4~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|alu_opcode[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_opcode[2]~8 .lut_mask = 16'h6AFF;
defparam \my_processor|alu_opcode[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000064E904;
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneive_lcell_comb \my_processor|alu_opcode[1]~7 (
// Equation(s):
// \my_processor|alu_opcode[1]~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & (\my_processor|cmp1|ad4~0_combout  $ (((!\my_processor|cmp3|ad4~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [30])))))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|cmp3|ad4~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\my_processor|alu_opcode[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_opcode[1]~7 .lut_mask = 16'h9500;
defparam \my_processor|alu_opcode[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \my_processor|ctrl_readRegB[3]~3 (
// Equation(s):
// \my_processor|ctrl_readRegB[3]~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// ((\my_processor|cmp3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [15])) # (!\my_processor|cmp3|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [20])))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_processor|cmp3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[3]~3 .lut_mask = 16'hE2F0;
defparam \my_processor|ctrl_readRegB[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \my_processor|ctrl_readRegB[4]~4 (
// Equation(s):
// \my_processor|ctrl_readRegB[4]~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_imem|altsyncram_component|auto_generated|q_a [21])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// ((\my_processor|cmp3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|cmp3|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_processor|cmp3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[4]~4 .lut_mask = 16'hE2F0;
defparam \my_processor|ctrl_readRegB[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \my_regfile|d1|d0|and1~0 (
// Equation(s):
// \my_regfile|d1|d0|and1~0_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & !\my_processor|ctrl_readRegB[4]~4_combout )

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~0 .lut_mask = 16'h00CC;
defparam \my_regfile|d1|d0|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \my_regfile|d1|d0|and1~4 (
// Equation(s):
// \my_regfile|d1|d0|and1~4_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & \my_processor|ctrl_readRegB[3]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~4 .lut_mask = 16'hAA00;
defparam \my_regfile|d1|d0|and1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \my_regfile|d1|d0|and0~0 (
// Equation(s):
// \my_regfile|d1|d0|and0~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_imem|altsyncram_component|auto_generated|q_a [21])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [16]) # ((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and0~0 .lut_mask = 16'hF3E2;
defparam \my_regfile|d1|d0|and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \my_regfile|d1|d0|and0 (
// Equation(s):
// \my_regfile|d1|d0|and0~combout  = (\my_processor|cmp3|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_regfile|d1|d0|and0~1_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// (\my_regfile|d1|d0|and0~0_combout )))) # (!\my_processor|cmp3|ad4~0_combout  & (((\my_regfile|d1|d0|and0~1_combout ))))

	.dataa(\my_processor|cmp3|ad4~0_combout ),
	.datab(\my_regfile|d1|d0|and0~0_combout ),
	.datac(\my_regfile|d1|d0|and0~1_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and0 .lut_mask = 16'hF0D8;
defparam \my_regfile|d1|d0|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N18
cycloneive_lcell_comb \my_regfile|d1|d0|and1~2 (
// Equation(s):
// \my_regfile|d1|d0|and1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & !\my_imem|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~2 .lut_mask = 16'h00CC;
defparam \my_regfile|d1|d0|and1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N16
cycloneive_lcell_comb \my_regfile|d1|d0|and1~1 (
// Equation(s):
// \my_regfile|d1|d0|and1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// (((!\my_imem|altsyncram_component|auto_generated|q_a [15] & \my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~1 .lut_mask = 16'h8B88;
defparam \my_regfile|d1|d0|and1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
cycloneive_lcell_comb \my_regfile|d1|d0|and1~3 (
// Equation(s):
// \my_regfile|d1|d0|and1~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|d1|d0|and1~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|cmp3|ad4~0_combout  & 
// ((\my_regfile|d1|d0|and1~1_combout ))) # (!\my_processor|cmp3|ad4~0_combout  & (\my_regfile|d1|d0|and1~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_regfile|d1|d0|and1~2_combout ),
	.datac(\my_processor|cmp3|ad4~0_combout ),
	.datad(\my_regfile|d1|d0|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~3 .lut_mask = 16'hDC8C;
defparam \my_regfile|d1|d0|and1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~13 (
// Equation(s):
// \my_regfile|data_readRegB[0]~13_combout  = (\my_regfile|d1|d0|and1~0_combout ) # ((\my_regfile|d1|d0|and1~4_combout ) # ((\my_regfile|d1|d0|and1~3_combout ) # (!\my_regfile|d1|d0|and0~combout )))

	.dataa(\my_regfile|d1|d0|and1~0_combout ),
	.datab(\my_regfile|d1|d0|and1~4_combout ),
	.datac(\my_regfile|d1|d0|and0~combout ),
	.datad(\my_regfile|d1|d0|and1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~13 .lut_mask = 16'hFFEF;
defparam \my_regfile|data_readRegB[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000099D00034;
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \my_processor|aluinput~0 (
// Equation(s):
// \my_processor|aluinput~0_combout  = (\my_processor|cmp3|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [0]))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// (!\my_regfile|data_readRegB[0]~13_combout )))) # (!\my_processor|cmp3|ad4~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\my_processor|cmp3|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|data_readRegB[0]~13_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\my_processor|aluinput~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput~0 .lut_mask = 16'hDF02;
defparam \my_processor|aluinput~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FAAA5500;
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004EE4E4E4;
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N0
cycloneive_lcell_comb \my_processor|or1~0 (
// Equation(s):
// \my_processor|or1~0_combout  = (\my_processor|cmp3|ad4~0_combout ) # ((\my_processor|cmp1|ad4~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [28]))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_processor|cmp3|ad4~0_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|or1~0 .lut_mask = 16'hCCEE;
defparam \my_processor|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N24
cycloneive_lcell_comb \my_regfile|write0|and_loop[12].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[12].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_processor|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_processor|or1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[12].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[12].and0~0 .lut_mask = 16'h1000;
defparam \my_regfile|write0|and_loop[12].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N16
cycloneive_lcell_comb \my_regfile|write0|and_loop[12].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[12].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[12].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[12].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[12].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[12].and0 .lut_mask = 16'h4400;
defparam \my_regfile|write0|and_loop[12].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N15
dffeas \my_regfile|register[12].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A680;
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \my_processor|ctrl_readRegB[1]~0 (
// Equation(s):
// \my_processor|ctrl_readRegB[1]~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|cmp3|ad4~0_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [13]))) # (!\my_processor|cmp3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datad(\my_processor|cmp3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[1]~0 .lut_mask = 16'hB8AA;
defparam \my_processor|ctrl_readRegB[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \my_processor|ctrl_readRegB[0]~2 (
// Equation(s):
// \my_processor|ctrl_readRegB[0]~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|cmp3|ad4~0_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [12]))) # (!\my_processor|cmp3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datad(\my_processor|cmp3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[0]~2 .lut_mask = 16'hD8CC;
defparam \my_processor|ctrl_readRegB[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \my_processor|ctrl_readRegB[2]~1 (
// Equation(s):
// \my_processor|ctrl_readRegB[2]~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|cmp3|ad4~0_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [14]))) # (!\my_processor|cmp3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\my_processor|cmp3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[2]~1 .lut_mask = 16'hB8AA;
defparam \my_processor|ctrl_readRegB[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \my_regfile|d1|d2|and3 (
// Equation(s):
// \my_regfile|d1|d2|and3~combout  = (\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|d1|d0|and1~0_combout  & !\my_processor|ctrl_readRegB[2]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|d1|d0|and1~0_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and3 .lut_mask = 16'h0080;
defparam \my_regfile|d1|d2|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N30
cycloneive_lcell_comb \my_regfile|write0|and_loop[11].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[11].and0~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_processor|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_processor|or1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[11].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[11].and0~0 .lut_mask = 16'h0800;
defparam \my_regfile|write0|and_loop[11].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
cycloneive_lcell_comb \my_regfile|write0|and_loop[11].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[11].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[11].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[11].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[11].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[11].and0 .lut_mask = 16'h4400;
defparam \my_regfile|write0|and_loop[11].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N29
dffeas \my_regfile|register[11].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \my_regfile|d1|d2|and4 (
// Equation(s):
// \my_regfile|d1|d2|and4~combout  = (!\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[2]~1_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & \my_regfile|d1|d0|and1~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|d1|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and4 .lut_mask = 16'h0400;
defparam \my_regfile|d1|d2|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~9 (
// Equation(s):
// \my_regfile|data_readRegB[0]~9_combout  = (\my_regfile|register[12].df|dffe_array[0].df|q~q  & (((\my_regfile|register[11].df|dffe_array[0].df|q~q )) # (!\my_regfile|d1|d2|and3~combout ))) # (!\my_regfile|register[12].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~9 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N10
cycloneive_lcell_comb \my_regfile|write0|and_loop[14].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[14].and0~0_combout  = (\my_processor|or1~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_imem|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\my_processor|or1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[14].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[14].and0~0 .lut_mask = 16'h2000;
defparam \my_regfile|write0|and_loop[14].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N8
cycloneive_lcell_comb \my_regfile|write0|and_loop[14].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[14].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[14].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[14].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[14].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[14].and0 .lut_mask = 16'h0C00;
defparam \my_regfile|write0|and_loop[14].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N9
dffeas \my_regfile|register[14].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \my_regfile|d1|d2|and6 (
// Equation(s):
// \my_regfile|d1|d2|and6~combout  = (\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[2]~1_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & \my_regfile|d1|d0|and1~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|d1|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and6 .lut_mask = 16'h0800;
defparam \my_regfile|d1|d2|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N28
cycloneive_lcell_comb \my_regfile|write0|and_loop[13].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[13].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_processor|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_processor|or1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[13].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[13].and0~0 .lut_mask = 16'h4000;
defparam \my_regfile|write0|and_loop[13].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N22
cycloneive_lcell_comb \my_regfile|write0|and_loop[13].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[13].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[13].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[13].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[13].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[13].and0 .lut_mask = 16'h0C00;
defparam \my_regfile|write0|and_loop[13].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N15
dffeas \my_regfile|register[13].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \my_regfile|d1|d2|and5~4 (
// Equation(s):
// \my_regfile|d1|d2|and5~4_combout  = (!\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[2]~1_combout  & \my_processor|ctrl_readRegB[0]~2_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and5~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and5~4 .lut_mask = 16'h4400;
defparam \my_regfile|d1|d2|and5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \my_regfile|d1|d2|and5 (
// Equation(s):
// \my_regfile|d1|d2|and5~combout  = (!\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|ctrl_readRegB[3]~3_combout  & \my_regfile|d1|d2|and5~4_combout ))

	.dataa(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d2|and5~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and5 .lut_mask = 16'h4400;
defparam \my_regfile|d1|d2|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~10 (
// Equation(s):
// \my_regfile|data_readRegB[0]~10_combout  = (\my_regfile|register[14].df|dffe_array[0].df|q~q  & (((\my_regfile|register[13].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # (!\my_regfile|register[14].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d1|d2|and6~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~10 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \my_regfile|d1|d2|and7 (
// Equation(s):
// \my_regfile|d1|d2|and7~combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|d1|d0|and1~0_combout  & \my_processor|ctrl_readRegB[1]~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|d1|d0|and1~0_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d1|d2|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N6
cycloneive_lcell_comb \my_regfile|write0|and_loop[8].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[8].and0~0_combout  = (\my_processor|or1~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & !\my_imem|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\my_processor|or1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[8].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[8].and0~0 .lut_mask = 16'h0002;
defparam \my_regfile|write0|and_loop[8].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
cycloneive_lcell_comb \my_regfile|write0|and_loop[16].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[16].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_regfile|write0|and_loop[8].and0~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [25]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_regfile|write0|and_loop[8].and0~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[16].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[16].and0 .lut_mask = 16'h00C0;
defparam \my_regfile|write0|and_loop[16].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N15
dffeas \my_regfile|register[16].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N0
cycloneive_lcell_comb \my_regfile|write0|and_loop[15].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[15].and0~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_processor|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_processor|or1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[15].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[15].and0~0 .lut_mask = 16'h8000;
defparam \my_regfile|write0|and_loop[15].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N4
cycloneive_lcell_comb \my_regfile|write0|and_loop[15].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[15].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_regfile|write0|and_loop[15].and0~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [25]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_regfile|write0|and_loop[15].and0~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[15].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[15].and0 .lut_mask = 16'h3000;
defparam \my_regfile|write0|and_loop[15].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N9
dffeas \my_regfile|register[15].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N30
cycloneive_lcell_comb \my_regfile|d1|d3|and0 (
// Equation(s):
// \my_regfile|d1|d3|and0~combout  = (!\my_processor|ctrl_readRegB[1]~0_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & (!\my_processor|ctrl_readRegB[2]~1_combout  & \my_regfile|d1|d0|and1~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|d1|d0|and1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and0 .lut_mask = 16'h0100;
defparam \my_regfile|d1|d3|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~11 (
// Equation(s):
// \my_regfile|data_readRegB[0]~11_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[0].df|q~q  & ((\my_regfile|register[16].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~11 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \my_regfile|d1|d2|and1 (
// Equation(s):
// \my_regfile|d1|d2|and1~combout  = (\my_regfile|d1|d0|and1~0_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & (!\my_processor|ctrl_readRegB[2]~1_combout  & !\my_processor|ctrl_readRegB[1]~0_combout )))

	.dataa(\my_regfile|d1|d0|and1~0_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and1 .lut_mask = 16'h0008;
defparam \my_regfile|d1|d2|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N16
cycloneive_lcell_comb \my_regfile|write0|and_loop[10].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[10].and0~0_combout  = (\my_processor|or1~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_imem|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\my_processor|or1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[10].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[10].and0~0 .lut_mask = 16'h0200;
defparam \my_regfile|write0|and_loop[10].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N28
cycloneive_lcell_comb \my_regfile|write0|and_loop[10].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[10].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_regfile|write0|and_loop[10].and0~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [25]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(gnd),
	.datac(\my_regfile|write0|and_loop[10].and0~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[10].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[10].and0 .lut_mask = 16'h5000;
defparam \my_regfile|write0|and_loop[10].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N15
dffeas \my_regfile|register[10].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N20
cycloneive_lcell_comb \my_regfile|write0|and_loop[9].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[9].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_processor|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_processor|or1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[9].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[9].and0~0 .lut_mask = 16'h0400;
defparam \my_regfile|write0|and_loop[9].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N4
cycloneive_lcell_comb \my_regfile|write0|and_loop[9].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[9].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[9].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[9].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[9].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[9].and0 .lut_mask = 16'h0C00;
defparam \my_regfile|write0|and_loop[9].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N29
dffeas \my_regfile|register[9].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \my_regfile|d1|d2|and2 (
// Equation(s):
// \my_regfile|d1|d2|and2~combout  = (\my_regfile|d1|d0|and1~0_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & (!\my_processor|ctrl_readRegB[2]~1_combout  & \my_processor|ctrl_readRegB[1]~0_combout )))

	.dataa(\my_regfile|d1|d0|and1~0_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and2 .lut_mask = 16'h0200;
defparam \my_regfile|d1|d2|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~8 (
// Equation(s):
// \my_regfile|data_readRegB[0]~8_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[0].df|q~q  & ((\my_regfile|register[10].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~8 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~12 (
// Equation(s):
// \my_regfile|data_readRegB[0]~12_combout  = (\my_regfile|data_readRegB[0]~9_combout  & (\my_regfile|data_readRegB[0]~10_combout  & (\my_regfile|data_readRegB[0]~11_combout  & \my_regfile|data_readRegB[0]~8_combout )))

	.dataa(\my_regfile|data_readRegB[0]~9_combout ),
	.datab(\my_regfile|data_readRegB[0]~10_combout ),
	.datac(\my_regfile|data_readRegB[0]~11_combout ),
	.datad(\my_regfile|data_readRegB[0]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~12 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N12
cycloneive_lcell_comb \my_regfile|write0|and_loop[25].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[25].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[9].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[9].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[25].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[25].and0 .lut_mask = 16'hC000;
defparam \my_regfile|write0|and_loop[25].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N29
dffeas \my_regfile|register[25].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \my_regfile|d1|d4|and1 (
// Equation(s):
// \my_regfile|d1|d4|and1~combout  = (!\my_processor|ctrl_readRegB[2]~1_combout  & (!\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & \my_regfile|d1|d0|and1~4_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|d1|d0|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and1 .lut_mask = 16'h1000;
defparam \my_regfile|d1|d4|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N26
cycloneive_lcell_comb \my_regfile|write0|and_loop[26].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[26].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[10].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[10].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[26].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[26].and0 .lut_mask = 16'hC000;
defparam \my_regfile|write0|and_loop[26].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N31
dffeas \my_regfile|register[26].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \my_regfile|d1|d4|and2 (
// Equation(s):
// \my_regfile|d1|d4|and2~combout  = (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[1]~0_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & \my_regfile|d1|d0|and1~4_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|d1|d0|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and2 .lut_mask = 16'h0400;
defparam \my_regfile|d1|d4|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~19 (
// Equation(s):
// \my_regfile|data_readRegB[0]~19_combout  = (\my_regfile|register[25].df|dffe_array[0].df|q~q  & (((\my_regfile|register[26].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # (!\my_regfile|register[25].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~19 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N12
cycloneive_lcell_comb \my_regfile|write0|and_loop[27].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[27].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[11].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[11].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[27].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[27].and0 .lut_mask = 16'h8800;
defparam \my_regfile|write0|and_loop[27].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N31
dffeas \my_regfile|register[27].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \my_regfile|d1|d4|and4 (
// Equation(s):
// \my_regfile|d1|d4|and4~combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (!\my_processor|ctrl_readRegB[1]~0_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & \my_regfile|d1|d0|and1~4_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|d1|d0|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and4 .lut_mask = 16'h0200;
defparam \my_regfile|d1|d4|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N30
cycloneive_lcell_comb \my_regfile|write0|and_loop[28].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[28].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[12].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[12].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[28].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[28].and0 .lut_mask = 16'h8800;
defparam \my_regfile|write0|and_loop[28].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N21
dffeas \my_regfile|register[28].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \my_regfile|d1|d4|and3 (
// Equation(s):
// \my_regfile|d1|d4|and3~combout  = (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & \my_regfile|d1|d0|and1~4_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|d1|d0|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and3 .lut_mask = 16'h4000;
defparam \my_regfile|d1|d4|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~20 (
// Equation(s):
// \my_regfile|data_readRegB[0]~20_combout  = (\my_regfile|register[27].df|dffe_array[0].df|q~q  & (((\my_regfile|register[28].df|dffe_array[0].df|q~q )) # (!\my_regfile|d1|d4|and4~combout ))) # (!\my_regfile|register[27].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~20 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N28
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[0].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[0].df|q~feeder_combout  = \my_processor|data_writeReg[0]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[0].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[0].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[29].df|dffe_array[0].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
cycloneive_lcell_comb \my_regfile|write0|and_loop[29].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[29].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[13].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[13].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[29].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[29].and0 .lut_mask = 16'h8800;
defparam \my_regfile|write0|and_loop[29].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N29
dffeas \my_regfile|register[29].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[0].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~738 (
// Equation(s):
// \my_regfile|data_readRegB[0]~738_combout  = (((\my_regfile|register[29].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d2|and5~4_combout )) # (!\my_processor|ctrl_readRegB[3]~3_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|d1|d2|and5~4_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~738_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~738 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegB[0]~738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \my_regfile|d1|d4|and7 (
// Equation(s):
// \my_regfile|d1|d4|and7~combout  = (\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & \my_regfile|d1|d0|and1~4_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|d1|d0|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d1|d4|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N6
cycloneive_lcell_comb \my_regfile|write0|and_loop[30].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[30].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[14].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[14].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[30].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[30].and0 .lut_mask = 16'h8800;
defparam \my_regfile|write0|and_loop[30].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N19
dffeas \my_regfile|register[30].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \my_regfile|d1|d4|and6 (
// Equation(s):
// \my_regfile|d1|d4|and6~combout  = (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[1]~0_combout  & \my_regfile|d1|d0|and1~4_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datad(\my_regfile|d1|d0|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and6 .lut_mask = 16'h4000;
defparam \my_regfile|d1|d4|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
cycloneive_lcell_comb \my_regfile|write0|and_loop[31].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[31].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_regfile|write0|and_loop[15].and0~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [25]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_regfile|write0|and_loop[15].and0~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[31].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[31].and0 .lut_mask = 16'hC000;
defparam \my_regfile|write0|and_loop[31].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N13
dffeas \my_regfile|register[31].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~21 (
// Equation(s):
// \my_regfile|data_readRegB[0]~21_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[0].df|q~q  & ((\my_regfile|register[30].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|register[31].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~21 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~22 (
// Equation(s):
// \my_regfile|data_readRegB[0]~22_combout  = (\my_regfile|data_readRegB[0]~19_combout  & (\my_regfile|data_readRegB[0]~20_combout  & (\my_regfile|data_readRegB[0]~738_combout  & \my_regfile|data_readRegB[0]~21_combout )))

	.dataa(\my_regfile|data_readRegB[0]~19_combout ),
	.datab(\my_regfile|data_readRegB[0]~20_combout ),
	.datac(\my_regfile|data_readRegB[0]~738_combout ),
	.datad(\my_regfile|data_readRegB[0]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~22 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \my_regfile|d1|d4|and0 (
// Equation(s):
// \my_regfile|d1|d4|and0~combout  = (!\my_processor|ctrl_readRegB[0]~2_combout  & (!\my_processor|ctrl_readRegB[2]~1_combout  & (!\my_processor|ctrl_readRegB[1]~0_combout  & \my_regfile|d1|d0|and1~4_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datad(\my_regfile|d1|d0|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and0 .lut_mask = 16'h0100;
defparam \my_regfile|d1|d4|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
cycloneive_lcell_comb \my_regfile|write0|and_loop[24].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[24].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_regfile|write0|and_loop[8].and0~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [25]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_regfile|write0|and_loop[8].and0~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[24].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[24].and0 .lut_mask = 16'hC000;
defparam \my_regfile|write0|and_loop[24].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N13
dffeas \my_regfile|register[24].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N2
cycloneive_lcell_comb \my_regfile|d1|d3|and7 (
// Equation(s):
// \my_regfile|d1|d3|and7~combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & \my_regfile|d1|d0|and1~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|d1|d0|and1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d1|d3|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N0
cycloneive_lcell_comb \my_regfile|register[23].df|dffe_array[0].df|q~feeder (
// Equation(s):
// \my_regfile|register[23].df|dffe_array[0].df|q~feeder_combout  = \my_processor|data_writeReg[0]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[23].df|dffe_array[0].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[0].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[23].df|dffe_array[0].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
cycloneive_lcell_comb \my_regfile|write0|and_loop[23].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[23].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_regfile|write0|and_loop[15].and0~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [25]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_regfile|write0|and_loop[15].and0~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[23].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[23].and0 .lut_mask = 16'h00C0;
defparam \my_regfile|write0|and_loop[23].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N1
dffeas \my_regfile|register[23].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].df|dffe_array[0].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~17 (
// Equation(s):
// \my_regfile|data_readRegB[0]~17_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[0].df|q~q  & ((\my_regfile|register[23].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d1|d3|and7~combout ),
	.datad(\my_regfile|register[23].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~17 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegB[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N6
cycloneive_lcell_comb \my_regfile|d1|d3|and1 (
// Equation(s):
// \my_regfile|d1|d3|and1~combout  = (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|d1|d0|and1~3_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & !\my_processor|ctrl_readRegB[1]~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|d1|d0|and1~3_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and1 .lut_mask = 16'h0040;
defparam \my_regfile|d1|d3|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N14
cycloneive_lcell_comb \my_regfile|write0|and_loop[17].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[17].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[9].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[9].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[17].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[17].and0 .lut_mask = 16'h3000;
defparam \my_regfile|write0|and_loop[17].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N29
dffeas \my_regfile|register[17].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
cycloneive_lcell_comb \my_regfile|write0|and_loop[18].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[18].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_regfile|write0|and_loop[10].and0~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [25]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(gnd),
	.datac(\my_regfile|write0|and_loop[10].and0~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[18].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[18].and0 .lut_mask = 16'h00A0;
defparam \my_regfile|write0|and_loop[18].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N15
dffeas \my_regfile|register[18].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
cycloneive_lcell_comb \my_regfile|d1|d3|and2 (
// Equation(s):
// \my_regfile|d1|d3|and2~combout  = (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[1]~0_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & \my_regfile|d1|d0|and1~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|d1|d0|and1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and2 .lut_mask = 16'h0400;
defparam \my_regfile|d1|d3|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~14 (
// Equation(s):
// \my_regfile|data_readRegB[0]~14_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[0].df|q~q  & ((\my_regfile|register[18].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~14 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N4
cycloneive_lcell_comb \my_regfile|d1|d3|and6 (
// Equation(s):
// \my_regfile|d1|d3|and6~combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[1]~0_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & \my_regfile|d1|d0|and1~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|d1|d0|and1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and6 .lut_mask = 16'h0800;
defparam \my_regfile|d1|d3|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N8
cycloneive_lcell_comb \my_regfile|write0|and_loop[21].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[21].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[13].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[13].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[21].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[21].and0 .lut_mask = 16'h2200;
defparam \my_regfile|write0|and_loop[21].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N21
dffeas \my_regfile|register[21].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N22
cycloneive_lcell_comb \my_regfile|write0|and_loop[22].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[22].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[14].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[14].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[22].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[22].and0 .lut_mask = 16'h2200;
defparam \my_regfile|write0|and_loop[22].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N15
dffeas \my_regfile|register[22].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \my_regfile|d1|d3|and5 (
// Equation(s):
// \my_regfile|d1|d3|and5~combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & (!\my_processor|ctrl_readRegB[1]~0_combout  & \my_regfile|d1|d0|and1~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datad(\my_regfile|d1|d0|and1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and5 .lut_mask = 16'h0800;
defparam \my_regfile|d1|d3|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~16 (
// Equation(s):
// \my_regfile|data_readRegB[0]~16_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[0].df|q~q  & ((\my_regfile|register[21].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~16 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \my_regfile|d1|d3|and3 (
// Equation(s):
// \my_regfile|d1|d3|and3~combout  = (\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & (!\my_processor|ctrl_readRegB[2]~1_combout  & \my_regfile|d1|d0|and1~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|d1|d0|and1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and3 .lut_mask = 16'h0800;
defparam \my_regfile|d1|d3|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
cycloneive_lcell_comb \my_regfile|write0|and_loop[19].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[19].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[11].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[11].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[19].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[19].and0 .lut_mask = 16'h2200;
defparam \my_regfile|write0|and_loop[19].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N17
dffeas \my_regfile|register[19].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
cycloneive_lcell_comb \my_regfile|write0|and_loop[20].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[20].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[12].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[12].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[20].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[20].and0 .lut_mask = 16'h2200;
defparam \my_regfile|write0|and_loop[20].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N19
dffeas \my_regfile|register[20].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N0
cycloneive_lcell_comb \my_regfile|d1|d3|and4 (
// Equation(s):
// \my_regfile|d1|d3|and4~combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & (!\my_processor|ctrl_readRegB[1]~0_combout  & \my_regfile|d1|d0|and1~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datad(\my_regfile|d1|d0|and1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and4 .lut_mask = 16'h0200;
defparam \my_regfile|d1|d3|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~15 (
// Equation(s):
// \my_regfile|data_readRegB[0]~15_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[0].df|q~q  & ((\my_regfile|register[20].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~15 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~18 (
// Equation(s):
// \my_regfile|data_readRegB[0]~18_combout  = (\my_regfile|data_readRegB[0]~17_combout  & (\my_regfile|data_readRegB[0]~14_combout  & (\my_regfile|data_readRegB[0]~16_combout  & \my_regfile|data_readRegB[0]~15_combout )))

	.dataa(\my_regfile|data_readRegB[0]~17_combout ),
	.datab(\my_regfile|data_readRegB[0]~14_combout ),
	.datac(\my_regfile|data_readRegB[0]~16_combout ),
	.datad(\my_regfile|data_readRegB[0]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~18 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \my_processor|aluinput~1 (
// Equation(s):
// \my_processor|aluinput~1_combout  = (\my_processor|cmp3|ad4~0_combout  & (\my_regfile|data_readRegB[0]~22_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_regfile|data_readRegB[0]~18_combout )))

	.dataa(\my_processor|cmp3|ad4~0_combout ),
	.datab(\my_regfile|data_readRegB[0]~22_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_regfile|data_readRegB[0]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput~1 .lut_mask = 16'h0800;
defparam \my_processor|aluinput~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \my_regfile|d1|d1|and2 (
// Equation(s):
// \my_regfile|d1|d1|and2~combout  = (\my_processor|ctrl_readRegB[1]~0_combout  & (!\my_regfile|d1|d0|and0~combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & !\my_processor|ctrl_readRegB[2]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_regfile|d1|d0|and0~combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and2 .lut_mask = 16'h0002;
defparam \my_regfile|d1|d1|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N18
cycloneive_lcell_comb \my_regfile|write0|and_loop[1].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[1].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[9].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[9].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[1].and0~0 .lut_mask = 16'h0300;
defparam \my_regfile|write0|and_loop[1].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N1
dffeas \my_regfile|register[1].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \my_regfile|d1|d1|and1 (
// Equation(s):
// \my_regfile|d1|d1|and1~combout  = (!\my_processor|ctrl_readRegB[1]~0_combout  & (!\my_regfile|d1|d0|and0~combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & !\my_processor|ctrl_readRegB[2]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_regfile|d1|d0|and0~combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and1 .lut_mask = 16'h0010;
defparam \my_regfile|d1|d1|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~2 (
// Equation(s):
// \my_regfile|data_readRegB[0]~2_combout  = (\my_regfile|register[2].df|dffe_array[0].df|q~q  & (((\my_regfile|register[1].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # (!\my_regfile|register[2].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~2 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \my_regfile|d1|d1|and3 (
// Equation(s):
// \my_regfile|d1|d1|and3~combout  = (!\my_regfile|d1|d0|and0~combout  & (\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & !\my_processor|ctrl_readRegB[2]~1_combout )))

	.dataa(\my_regfile|d1|d0|and0~combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and3 .lut_mask = 16'h0040;
defparam \my_regfile|d1|d1|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \my_regfile|d1|d1|and0 (
// Equation(s):
// \my_regfile|d1|d1|and0~combout  = (!\my_processor|ctrl_readRegB[1]~0_combout  & (!\my_regfile|d1|d0|and0~combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & !\my_processor|ctrl_readRegB[2]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_regfile|d1|d0|and0~combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and0 .lut_mask = 16'h0001;
defparam \my_regfile|d1|d1|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
cycloneive_lcell_comb \my_regfile|write0|and_loop[3].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[3].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[11].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[11].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[3].and0~0 .lut_mask = 16'h1100;
defparam \my_regfile|write0|and_loop[3].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N5
dffeas \my_regfile|register[3].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
cycloneive_lcell_comb \my_regfile|write0|and_loop[4].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[4].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[12].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[12].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[4].and0~0 .lut_mask = 16'h1100;
defparam \my_regfile|write0|and_loop[4].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N21
dffeas \my_regfile|register[4].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \my_regfile|d1|d1|and4~0 (
// Equation(s):
// \my_regfile|d1|d1|and4~0_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (!\my_processor|ctrl_readRegB[3]~3_combout  & !\my_processor|ctrl_readRegB[4]~4_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and4~0 .lut_mask = 16'h000C;
defparam \my_regfile|d1|d1|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~3 (
// Equation(s):
// \my_regfile|data_readRegB[0]~3_combout  = (\my_processor|ctrl_readRegB[1]~0_combout ) # ((\my_regfile|register[4].df|dffe_array[0].df|q~q ) # ((\my_processor|ctrl_readRegB[0]~2_combout ) # (!\my_regfile|d1|d1|and4~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_regfile|register[4].df|dffe_array[0].df|q~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|d1|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~3 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegB[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~4 (
// Equation(s):
// \my_regfile|data_readRegB[0]~4_combout  = (!\my_regfile|d1|d1|and0~combout  & (\my_regfile|data_readRegB[0]~3_combout  & ((\my_regfile|register[3].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d1|and3~combout ))))

	.dataa(\my_regfile|d1|d1|and3~combout ),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|data_readRegB[0]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~4 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegB[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
cycloneive_lcell_comb \my_regfile|write0|and_loop[6].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[6].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[14].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[14].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[6].and0~0 .lut_mask = 16'h1100;
defparam \my_regfile|write0|and_loop[6].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N7
dffeas \my_regfile|register[6].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N2
cycloneive_lcell_comb \my_regfile|d1|d1|and5 (
// Equation(s):
// \my_regfile|d1|d1|and5~combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|d1|d1|and4~0_combout  & !\my_processor|ctrl_readRegB[1]~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|d1|d1|and4~0_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and5 .lut_mask = 16'h00C0;
defparam \my_regfile|d1|d1|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
cycloneive_lcell_comb \my_regfile|write0|and_loop[5].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[5].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[13].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[13].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[5].and0~0 .lut_mask = 16'h1100;
defparam \my_regfile|write0|and_loop[5].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N21
dffeas \my_regfile|register[5].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \my_regfile|d1|d1|and6 (
// Equation(s):
// \my_regfile|d1|d1|and6~combout  = (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|d1|d1|and4~0_combout  & \my_processor|ctrl_readRegB[1]~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|d1|d1|and4~0_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and6 .lut_mask = 16'h3000;
defparam \my_regfile|d1|d1|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~5 (
// Equation(s):
// \my_regfile|data_readRegB[0]~5_combout  = (\my_regfile|register[6].df|dffe_array[0].df|q~q  & (((\my_regfile|register[5].df|dffe_array[0].df|q~q )) # (!\my_regfile|d1|d1|and5~combout ))) # (!\my_regfile|register[6].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~5 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \my_regfile|d1|d2|and0 (
// Equation(s):
// \my_regfile|d1|d2|and0~combout  = (!\my_processor|ctrl_readRegB[2]~1_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & (!\my_processor|ctrl_readRegB[1]~0_combout  & \my_regfile|d1|d0|and1~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datad(\my_regfile|d1|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and0 .lut_mask = 16'h0100;
defparam \my_regfile|d1|d2|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
cycloneive_lcell_comb \my_regfile|write0|and_loop[8].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[8].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_regfile|write0|and_loop[8].and0~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [25]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_regfile|write0|and_loop[8].and0~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[8].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[8].and0 .lut_mask = 16'h3000;
defparam \my_regfile|write0|and_loop[8].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N31
dffeas \my_regfile|register[8].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
cycloneive_lcell_comb \my_regfile|write0|and_loop[7].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[7].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_regfile|write0|and_loop[15].and0~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [25]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_regfile|write0|and_loop[15].and0~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[7].and0~0 .lut_mask = 16'h0030;
defparam \my_regfile|write0|and_loop[7].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N5
dffeas \my_regfile|register[7].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \my_regfile|d1|d1|and7 (
// Equation(s):
// \my_regfile|d1|d1|and7~combout  = (\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & \my_regfile|d1|d1|and4~0_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|d1|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and7 .lut_mask = 16'hA000;
defparam \my_regfile|d1|d1|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~6 (
// Equation(s):
// \my_regfile|data_readRegB[0]~6_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[0].df|q~q  & ((\my_regfile|register[7].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # (!\my_regfile|d1|d2|and0~combout 
//  & (((\my_regfile|register[7].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~6 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~7 (
// Equation(s):
// \my_regfile|data_readRegB[0]~7_combout  = (\my_regfile|data_readRegB[0]~2_combout  & (\my_regfile|data_readRegB[0]~4_combout  & (\my_regfile|data_readRegB[0]~5_combout  & \my_regfile|data_readRegB[0]~6_combout )))

	.dataa(\my_regfile|data_readRegB[0]~2_combout ),
	.datab(\my_regfile|data_readRegB[0]~4_combout ),
	.datac(\my_regfile|data_readRegB[0]~5_combout ),
	.datad(\my_regfile|data_readRegB[0]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~7 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \my_processor|aluinput~2 (
// Equation(s):
// \my_processor|aluinput~2_combout  = (\my_processor|aluinput~0_combout ) # ((\my_regfile|data_readRegB[0]~12_combout  & (\my_processor|aluinput~1_combout  & \my_regfile|data_readRegB[0]~7_combout )))

	.dataa(\my_processor|aluinput~0_combout ),
	.datab(\my_regfile|data_readRegB[0]~12_combout ),
	.datac(\my_processor|aluinput~1_combout ),
	.datad(\my_regfile|data_readRegB[0]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput~2 .lut_mask = 16'hEAAA;
defparam \my_processor|aluinput~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \my_processor|my_alu|Add0~0 (
// Equation(s):
// \my_processor|my_alu|Add0~0_combout  = (\my_processor|aluinput~2_combout  & (\my_regfile|data_readRegA[0]~41_combout  $ (VCC))) # (!\my_processor|aluinput~2_combout  & (\my_regfile|data_readRegA[0]~41_combout  & VCC))
// \my_processor|my_alu|Add0~1  = CARRY((\my_processor|aluinput~2_combout  & \my_regfile|data_readRegA[0]~41_combout ))

	.dataa(\my_processor|aluinput~2_combout ),
	.datab(\my_regfile|data_readRegA[0]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|my_alu|Add0~0_combout ),
	.cout(\my_processor|my_alu|Add0~1 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~0 .lut_mask = 16'h6688;
defparam \my_processor|my_alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector31~4 (
// Equation(s):
// \my_processor|my_alu|Selector31~4_combout  = (\my_processor|my_alu|Add0~0_combout  & ((\my_processor|my_alu|Selector31~16_combout ) # ((!\my_processor|alu_opcode[2]~8_combout  & \my_processor|alu_opcode[1]~7_combout ))))

	.dataa(\my_processor|my_alu|Selector31~16_combout ),
	.datab(\my_processor|alu_opcode[2]~8_combout ),
	.datac(\my_processor|alu_opcode[1]~7_combout ),
	.datad(\my_processor|my_alu|Add0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~4 .lut_mask = 16'hBA00;
defparam \my_processor|my_alu|Selector31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \my_processor|my_alu|Add1~0 (
// Equation(s):
// \my_processor|my_alu|Add1~0_combout  = (\my_processor|aluinput~2_combout  & (\my_regfile|data_readRegA[0]~41_combout  $ (VCC))) # (!\my_processor|aluinput~2_combout  & ((\my_regfile|data_readRegA[0]~41_combout ) # (GND)))
// \my_processor|my_alu|Add1~1  = CARRY((\my_regfile|data_readRegA[0]~41_combout ) # (!\my_processor|aluinput~2_combout ))

	.dataa(\my_processor|aluinput~2_combout ),
	.datab(\my_regfile|data_readRegA[0]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|my_alu|Add1~0_combout ),
	.cout(\my_processor|my_alu|Add1~1 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~0 .lut_mask = 16'h66DD;
defparam \my_processor|my_alu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneive_lcell_comb \my_processor|alu_opcode[0]~9 (
// Equation(s):
// \my_processor|alu_opcode[0]~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & (\my_processor|cmp1|ad4~0_combout  $ (((!\my_imem|altsyncram_component|auto_generated|q_a [30]) # (!\my_processor|cmp3|ad4~0_combout )))))

	.dataa(\my_processor|cmp3|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|cmp1|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_opcode[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_opcode[0]~9 .lut_mask = 16'h804C;
defparam \my_processor|alu_opcode[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector31~5 (
// Equation(s):
// \my_processor|my_alu|Selector31~5_combout  = (\my_processor|alu_opcode[0]~9_combout  & ((\my_processor|my_alu|Add1~0_combout ) # ((\my_processor|alu_opcode[1]~7_combout )))) # (!\my_processor|alu_opcode[0]~9_combout  & 
// (((!\my_processor|alu_opcode[1]~7_combout  & \my_processor|my_alu|Add0~0_combout ))))

	.dataa(\my_processor|my_alu|Add1~0_combout ),
	.datab(\my_processor|alu_opcode[0]~9_combout ),
	.datac(\my_processor|alu_opcode[1]~7_combout ),
	.datad(\my_processor|my_alu|Add0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~5 .lut_mask = 16'hCBC8;
defparam \my_processor|my_alu|Selector31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector31~6 (
// Equation(s):
// \my_processor|my_alu|Selector31~6_combout  = (\my_processor|aluinput~2_combout  & ((\my_processor|my_alu|Selector31~5_combout ) # ((\my_regfile|data_readRegA[0]~41_combout  & \my_processor|alu_opcode[1]~7_combout )))) # (!\my_processor|aluinput~2_combout  
// & (\my_processor|my_alu|Selector31~5_combout  & ((\my_regfile|data_readRegA[0]~41_combout ) # (!\my_processor|alu_opcode[1]~7_combout ))))

	.dataa(\my_processor|aluinput~2_combout ),
	.datab(\my_regfile|data_readRegA[0]~41_combout ),
	.datac(\my_processor|alu_opcode[1]~7_combout ),
	.datad(\my_processor|my_alu|Selector31~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~6 .lut_mask = 16'hEF80;
defparam \my_processor|my_alu|Selector31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector31~11 (
// Equation(s):
// \my_processor|my_alu|Selector31~11_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & !\my_imem|altsyncram_component|auto_generated|q_a [11])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~11 .lut_mask = 16'h0055;
defparam \my_processor|my_alu|Selector31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000910000;
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~4 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9]) # ((\my_imem|altsyncram_component|auto_generated|q_a [8]) # (\my_imem|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~4 .lut_mask = 16'hFEFE;
defparam \my_processor|my_alu|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneive_lcell_comb \my_regfile|d0|d0|and2~0 (
// Equation(s):
// \my_regfile|d0|d0|and2~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & \my_imem|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|d0|d0|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d0|and2~0 .lut_mask = 16'h0F00;
defparam \my_regfile|d0|d0|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \my_regfile|d0|d2|and3 (
// Equation(s):
// \my_regfile|d0|d2|and3~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and2~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and3 .lut_mask = 16'h4000;
defparam \my_regfile|d0|d2|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \my_regfile|d0|d2|and4 (
// Equation(s):
// \my_regfile|d0|d2|and4~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and2~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and4 .lut_mask = 16'h0200;
defparam \my_regfile|d0|d2|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector29~3 (
// Equation(s):
// \my_processor|my_alu|Selector29~3_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [3] & ((\my_imem|altsyncram_component|auto_generated|q_a [4]))) # (!\my_imem|altsyncram_component|auto_generated|q_a [3] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [2] & !\my_imem|altsyncram_component|auto_generated|q_a [4]))) # (!\my_processor|my_alu|Selector29~2_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_processor|my_alu|Selector29~2_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~3 .lut_mask = 16'hBB37;
defparam \my_processor|my_alu|Selector29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector29~16 (
// Equation(s):
// \my_processor|my_alu|Selector29~16_combout  = (\my_processor|my_alu|Selector29~3_combout ) # (\my_processor|cmp1|ad4~0_combout  $ (((\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_processor|cmp3|ad4~0_combout ))))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|cmp3|ad4~0_combout ),
	.datad(\my_processor|my_alu|Selector29~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~16 .lut_mask = 16'hFF6A;
defparam \my_processor|my_alu|Selector29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector29~14 (
// Equation(s):
// \my_processor|my_alu|Selector29~14_combout  = (\my_processor|alu_opcode[0]~9_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [4] & (!\my_processor|my_alu|Selector29~16_combout  & \my_processor|alu_opcode[1]~7_combout )))

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|my_alu|Selector29~16_combout ),
	.datad(\my_processor|alu_opcode[1]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~14 .lut_mask = 16'h0200;
defparam \my_processor|my_alu|Selector29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \my_regfile|d0|d2|and7 (
// Equation(s):
// \my_regfile|d0|d2|and7~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and2~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d0|d2|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N0
cycloneive_lcell_comb \my_regfile|d0|d0|and2~1 (
// Equation(s):
// \my_regfile|d0|d0|and2~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & !\my_imem|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|d0|d0|and2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d0|and2~1 .lut_mask = 16'h00F0;
defparam \my_regfile|d0|d0|and2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb \my_regfile|d0|d3|and0 (
// Equation(s):
// \my_regfile|d0|d3|and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & \my_regfile|d0|d0|and2~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d0|and2~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and0 .lut_mask = 16'h0100;
defparam \my_regfile|d0|d3|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N24
cycloneive_lcell_comb \my_processor|alu_opcode[2]~6 (
// Equation(s):
// \my_processor|alu_opcode[2]~6_combout  = \my_processor|cmp1|ad4~0_combout  $ (((\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_processor|cmp3|ad4~0_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|cmp3|ad4~0_combout ),
	.datad(\my_processor|cmp1|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_opcode[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_opcode[2]~6 .lut_mask = 16'h3FC0;
defparam \my_processor|alu_opcode[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector29~12 (
// Equation(s):
// \my_processor|my_alu|Selector29~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & (!\my_processor|alu_opcode[2]~6_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_processor|alu_opcode[2]~6_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~12 .lut_mask = 16'h0022;
defparam \my_processor|my_alu|Selector29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \my_regfile|d0|d3|and7 (
// Equation(s):
// \my_regfile|d0|d3|and7~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & \my_regfile|d0|d0|and2~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d0|and2~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d0|d3|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \my_regfile|d0|d0|and2~2 (
// Equation(s):
// \my_regfile|d0|d0|and2~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & \my_imem|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|d0|d0|and2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d0|and2~2 .lut_mask = 16'hCC00;
defparam \my_regfile|d0|d0|and2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \my_regfile|d0|d4|and0 (
// Equation(s):
// \my_regfile|d0|d4|and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|d0|d0|and2~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and0 .lut_mask = 16'h0100;
defparam \my_regfile|d0|d4|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \my_processor|my_alu|Add0~2 (
// Equation(s):
// \my_processor|my_alu|Add0~2_combout  = (\my_regfile|data_readRegA[1]~63_combout  & (!\my_processor|my_alu|Add0~1 )) # (!\my_regfile|data_readRegA[1]~63_combout  & ((\my_processor|my_alu|Add0~1 ) # (GND)))
// \my_processor|my_alu|Add0~3  = CARRY((!\my_processor|my_alu|Add0~1 ) # (!\my_regfile|data_readRegA[1]~63_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[1]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~1 ),
	.combout(\my_processor|my_alu|Add0~2_combout ),
	.cout(\my_processor|my_alu|Add0~3 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~2 .lut_mask = 16'h3C3F;
defparam \my_processor|my_alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector30~0 (
// Equation(s):
// \my_processor|my_alu|Selector30~0_combout  = (\my_processor|my_alu|Selector31~16_combout ) # ((!\my_processor|alu_opcode[1]~7_combout  & (!\my_processor|alu_opcode[0]~9_combout  & \my_processor|alu_opcode[2]~8_combout )))

	.dataa(\my_processor|alu_opcode[1]~7_combout ),
	.datab(\my_processor|my_alu|Selector31~16_combout ),
	.datac(\my_processor|alu_opcode[0]~9_combout ),
	.datad(\my_processor|alu_opcode[2]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~0 .lut_mask = 16'hCDCC;
defparam \my_processor|my_alu|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector30~12 (
// Equation(s):
// \my_processor|my_alu|Selector30~12_combout  = (\my_processor|my_alu|Add0~2_combout  & \my_processor|my_alu|Selector30~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|my_alu|Add0~2_combout ),
	.datad(\my_processor|my_alu|Selector30~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~12 .lut_mask = 16'hF000;
defparam \my_processor|my_alu|Selector30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \my_processor|my_alu|Add1~2 (
// Equation(s):
// \my_processor|my_alu|Add1~2_combout  = (\my_regfile|data_readRegA[1]~63_combout  & (\my_processor|my_alu|Add1~1  & VCC)) # (!\my_regfile|data_readRegA[1]~63_combout  & (!\my_processor|my_alu|Add1~1 ))
// \my_processor|my_alu|Add1~3  = CARRY((!\my_regfile|data_readRegA[1]~63_combout  & !\my_processor|my_alu|Add1~1 ))

	.dataa(\my_regfile|data_readRegA[1]~63_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~1 ),
	.combout(\my_processor|my_alu|Add1~2_combout ),
	.cout(\my_processor|my_alu|Add1~3 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~2 .lut_mask = 16'hA505;
defparam \my_processor|my_alu|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector30~9 (
// Equation(s):
// \my_processor|my_alu|Selector30~9_combout  = (\my_processor|alu_opcode[1]~7_combout  & (\my_regfile|data_readRegA[1]~63_combout )) # (!\my_processor|alu_opcode[1]~7_combout  & ((\my_processor|my_alu|Add1~2_combout )))

	.dataa(\my_processor|alu_opcode[1]~7_combout ),
	.datab(\my_regfile|data_readRegA[1]~63_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|Add1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~9 .lut_mask = 16'hDD88;
defparam \my_processor|my_alu|Selector30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~42 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~42_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & !\my_imem|altsyncram_component|auto_generated|q_a [10])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~42 .lut_mask = 16'h0033;
defparam \my_processor|my_alu|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~7 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[0]~41_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[1]~63_combout ))

	.dataa(\my_regfile|data_readRegA[1]~63_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[0]~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~7 .lut_mask = 16'hE2E2;
defparam \my_processor|my_alu|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector30~2 (
// Equation(s):
// \my_processor|my_alu|Selector30~2_combout  = (\my_processor|my_alu|ShiftRight0~42_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_processor|alu_opcode[0]~9_combout  & \my_processor|my_alu|ShiftLeft0~7_combout )))

	.dataa(\my_processor|my_alu|ShiftRight0~42_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|alu_opcode[0]~9_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~2 .lut_mask = 16'h0200;
defparam \my_processor|my_alu|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \my_regfile|d0|d1|and7 (
// Equation(s):
// \my_regfile|d0|d1|and7~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_regfile|d1|d0|and0~1_combout  & \my_imem|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|d1|d0|and0~1_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and7 .lut_mask = 16'h0800;
defparam \my_regfile|d0|d1|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector22~0 (
// Equation(s):
// \my_processor|my_alu|Selector22~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [4] & (!\my_processor|my_alu|Selector29~3_combout  & !\my_processor|alu_opcode[2]~6_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|my_alu|Selector29~3_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_opcode[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector22~0 .lut_mask = 16'h0011;
defparam \my_processor|my_alu|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector22~1 (
// Equation(s):
// \my_processor|my_alu|Selector22~1_combout  = (\my_processor|my_alu|Selector29~3_combout ) # ((\my_processor|alu_opcode[2]~6_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [4] & \my_imem|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|my_alu|Selector29~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_processor|alu_opcode[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector22~1 .lut_mask = 16'hFFDC;
defparam \my_processor|my_alu|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector22~2 (
// Equation(s):
// \my_processor|my_alu|Selector22~2_combout  = (\my_processor|my_alu|Selector22~0_combout  & ((\my_processor|alu_opcode[0]~9_combout ) # (!\my_processor|my_alu|Selector22~1_combout )))

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(\my_processor|my_alu|Selector22~0_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|Selector22~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector22~2 .lut_mask = 16'h88CC;
defparam \my_processor|my_alu|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \my_regfile|d0|d2|and6 (
// Equation(s):
// \my_regfile|d0|d2|and6~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and2~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and6 .lut_mask = 16'h2000;
defparam \my_regfile|d0|d2|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \my_regfile|d0|d3|and1 (
// Equation(s):
// \my_regfile|d0|d3|and1~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & \my_regfile|d0|d0|and2~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d0|and2~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and1 .lut_mask = 16'h0400;
defparam \my_regfile|d0|d3|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
cycloneive_lcell_comb \my_regfile|d0|d3|and2 (
// Equation(s):
// \my_regfile|d0|d3|and2~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & \my_regfile|d0|d0|and2~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d0|and2~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and2 .lut_mask = 16'h0200;
defparam \my_regfile|d0|d3|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \my_regfile|d0|d2|and1 (
// Equation(s):
// \my_regfile|d0|d2|and1~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and2~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and1 .lut_mask = 16'h0400;
defparam \my_regfile|d0|d2|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \my_regfile|d0|d2|and2~0 (
// Equation(s):
// \my_regfile|d0|d2|and2~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & \my_imem|altsyncram_component|auto_generated|q_a [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and2~0 .lut_mask = 16'h0F00;
defparam \my_regfile|d0|d2|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \my_regfile|d0|d2|and2 (
// Equation(s):
// \my_regfile|d0|d2|and2~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & \my_regfile|d0|d2|and2~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and2 .lut_mask = 16'h0200;
defparam \my_regfile|d0|d2|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector22~3 (
// Equation(s):
// \my_processor|my_alu|Selector22~3_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (\my_processor|alu_opcode[2]~6_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [2])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|alu_opcode[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector22~3 .lut_mask = 16'hFFF3;
defparam \my_processor|my_alu|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \my_regfile|d0|d4|and3 (
// Equation(s):
// \my_regfile|d0|d4|and3~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|d0|d0|and2~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and3 .lut_mask = 16'h2000;
defparam \my_regfile|d0|d4|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \my_regfile|d0|d4|and4 (
// Equation(s):
// \my_regfile|d0|d4|and4~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|d0|d0|and2~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and4 .lut_mask = 16'h0400;
defparam \my_regfile|d0|d4|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
cycloneive_lcell_comb \my_regfile|d0|d3|and6 (
// Equation(s):
// \my_regfile|d0|d3|and6~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|d0|d0|and2~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and2~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and6 .lut_mask = 16'h0800;
defparam \my_regfile|d0|d3|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \my_regfile|d0|d1|and1~0 (
// Equation(s):
// \my_regfile|d0|d1|and1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_imem|altsyncram_component|auto_generated|q_a [17])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and1~0 .lut_mask = 16'h3300;
defparam \my_regfile|d0|d1|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \my_processor|my_alu|Add0~6 (
// Equation(s):
// \my_processor|my_alu|Add0~6_combout  = (\my_regfile|data_readRegA[3]~85_combout  & (!\my_processor|my_alu|Add0~5 )) # (!\my_regfile|data_readRegA[3]~85_combout  & ((\my_processor|my_alu|Add0~5 ) # (GND)))
// \my_processor|my_alu|Add0~7  = CARRY((!\my_processor|my_alu|Add0~5 ) # (!\my_regfile|data_readRegA[3]~85_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[3]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~5 ),
	.combout(\my_processor|my_alu|Add0~6_combout ),
	.cout(\my_processor|my_alu|Add0~7 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~6 .lut_mask = 16'h3C3F;
defparam \my_processor|my_alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \my_processor|my_alu|Add0~8 (
// Equation(s):
// \my_processor|my_alu|Add0~8_combout  = (\my_regfile|data_readRegA[4]~193_combout  & (\my_processor|my_alu|Add0~7  $ (GND))) # (!\my_regfile|data_readRegA[4]~193_combout  & (!\my_processor|my_alu|Add0~7  & VCC))
// \my_processor|my_alu|Add0~9  = CARRY((\my_regfile|data_readRegA[4]~193_combout  & !\my_processor|my_alu|Add0~7 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[4]~193_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~7 ),
	.combout(\my_processor|my_alu|Add0~8_combout ),
	.cout(\my_processor|my_alu|Add0~9 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~8 .lut_mask = 16'hC30C;
defparam \my_processor|my_alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector25~1 (
// Equation(s):
// \my_processor|my_alu|Selector25~1_combout  = (!\my_processor|alu_opcode[2]~6_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [4] & (\my_imem|altsyncram_component|auto_generated|q_a [2])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [4] & ((\my_imem|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_processor|alu_opcode[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector25~1 .lut_mask = 16'h00D8;
defparam \my_processor|my_alu|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector27~2 (
// Equation(s):
// \my_processor|my_alu|Selector27~2_combout  = (\my_processor|alu_opcode[0]~9_combout  & \my_regfile|data_readRegA[4]~193_combout )

	.dataa(gnd),
	.datab(\my_processor|alu_opcode[0]~9_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[4]~193_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector27~2 .lut_mask = 16'hCC00;
defparam \my_processor|my_alu|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \my_processor|my_alu|Add1~4 (
// Equation(s):
// \my_processor|my_alu|Add1~4_combout  = (\my_regfile|data_readRegA[2]~106_combout  & ((GND) # (!\my_processor|my_alu|Add1~3 ))) # (!\my_regfile|data_readRegA[2]~106_combout  & (\my_processor|my_alu|Add1~3  $ (GND)))
// \my_processor|my_alu|Add1~5  = CARRY((\my_regfile|data_readRegA[2]~106_combout ) # (!\my_processor|my_alu|Add1~3 ))

	.dataa(\my_regfile|data_readRegA[2]~106_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~3 ),
	.combout(\my_processor|my_alu|Add1~4_combout ),
	.cout(\my_processor|my_alu|Add1~5 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~4 .lut_mask = 16'h5AAF;
defparam \my_processor|my_alu|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \my_processor|my_alu|Add1~6 (
// Equation(s):
// \my_processor|my_alu|Add1~6_combout  = (\my_regfile|data_readRegA[3]~85_combout  & (\my_processor|my_alu|Add1~5  & VCC)) # (!\my_regfile|data_readRegA[3]~85_combout  & (!\my_processor|my_alu|Add1~5 ))
// \my_processor|my_alu|Add1~7  = CARRY((!\my_regfile|data_readRegA[3]~85_combout  & !\my_processor|my_alu|Add1~5 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[3]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~5 ),
	.combout(\my_processor|my_alu|Add1~6_combout ),
	.cout(\my_processor|my_alu|Add1~7 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~6 .lut_mask = 16'hC303;
defparam \my_processor|my_alu|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \my_processor|my_alu|Add1~8 (
// Equation(s):
// \my_processor|my_alu|Add1~8_combout  = (\my_regfile|data_readRegA[4]~193_combout  & ((GND) # (!\my_processor|my_alu|Add1~7 ))) # (!\my_regfile|data_readRegA[4]~193_combout  & (\my_processor|my_alu|Add1~7  $ (GND)))
// \my_processor|my_alu|Add1~9  = CARRY((\my_regfile|data_readRegA[4]~193_combout ) # (!\my_processor|my_alu|Add1~7 ))

	.dataa(\my_regfile|data_readRegA[4]~193_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~7 ),
	.combout(\my_processor|my_alu|Add1~8_combout ),
	.cout(\my_processor|my_alu|Add1~9 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~8 .lut_mask = 16'h5AAF;
defparam \my_processor|my_alu|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector27~3 (
// Equation(s):
// \my_processor|my_alu|Selector27~3_combout  = (\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|my_alu|Selector25~1_combout  & (\my_processor|my_alu|Selector27~2_combout )) # (!\my_processor|my_alu|Selector25~1_combout  & 
// ((\my_processor|my_alu|Add1~8_combout ))))) # (!\my_processor|alu_opcode[2]~8_combout  & (\my_processor|my_alu|Selector25~1_combout ))

	.dataa(\my_processor|alu_opcode[2]~8_combout ),
	.datab(\my_processor|my_alu|Selector25~1_combout ),
	.datac(\my_processor|my_alu|Selector27~2_combout ),
	.datad(\my_processor|my_alu|Add1~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector27~3 .lut_mask = 16'hE6C4;
defparam \my_processor|my_alu|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector25~2 (
// Equation(s):
// \my_processor|my_alu|Selector25~2_combout  = (!\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|my_alu|Selector25~1_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [11])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|alu_opcode[2]~8_combout ),
	.datad(\my_processor|my_alu|Selector25~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector25~2 .lut_mask = 16'h0F03;
defparam \my_processor|my_alu|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~5 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~5_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_imem|altsyncram_component|auto_generated|q_a [7])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~5 .lut_mask = 16'h0055;
defparam \my_processor|my_alu|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~13 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[1]~63_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[3]~85_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[3]~85_combout ),
	.datad(\my_regfile|data_readRegA[1]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~13 .lut_mask = 16'hA820;
defparam \my_processor|my_alu|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~9 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_imem|altsyncram_component|auto_generated|q_a [7])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~9 .lut_mask = 16'h00CC;
defparam \my_processor|my_alu|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~14 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~14_combout  = (\my_processor|my_alu|ShiftLeft0~5_combout  & ((\my_regfile|data_readRegA[4]~193_combout ) # ((\my_processor|my_alu|ShiftLeft0~9_combout  & \my_regfile|data_readRegA[2]~106_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~5_combout  & (\my_processor|my_alu|ShiftLeft0~9_combout  & ((\my_regfile|data_readRegA[2]~106_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_regfile|data_readRegA[4]~193_combout ),
	.datad(\my_regfile|data_readRegA[2]~106_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~14 .lut_mask = 16'hECA0;
defparam \my_processor|my_alu|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~15 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~15_combout  = (\my_processor|my_alu|ShiftLeft0~13_combout ) # (\my_processor|my_alu|ShiftLeft0~14_combout )

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~15 .lut_mask = 16'hFFCC;
defparam \my_processor|my_alu|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~16 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_regfile|data_readRegA[0]~41_combout  & (\my_processor|my_alu|ShiftLeft0~5_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (((\my_processor|my_alu|ShiftLeft0~15_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~41_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~16 .lut_mask = 16'hB380;
defparam \my_processor|my_alu|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~17 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~17_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftLeft0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~17 .lut_mask = 16'h0F00;
defparam \my_processor|my_alu|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \my_regfile|d0|d4|and2 (
// Equation(s):
// \my_regfile|d0|d4|and2~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|d0|d0|and2~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and2 .lut_mask = 16'h0200;
defparam \my_regfile|d0|d4|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N14
cycloneive_lcell_comb \my_processor|data_writeReg[16]~167 (
// Equation(s):
// \my_processor|data_writeReg[16]~167_combout  = (\my_processor|cmp1|ad4~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_processor|my_alu|Selector29~3_combout ) # (\my_processor|alu_opcode[2]~6_combout )))) # 
// (!\my_processor|cmp1|ad4~0_combout  & ((\my_processor|my_alu|Selector29~3_combout ) # ((\my_processor|alu_opcode[2]~6_combout ))))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_processor|my_alu|Selector29~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|alu_opcode[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~167 .lut_mask = 16'h5F4C;
defparam \my_processor|data_writeReg[16]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \my_processor|data_writeReg[24]~100 (
// Equation(s):
// \my_processor|data_writeReg[24]~100_combout  = (!\my_processor|my_alu|Selector29~16_combout  & (\my_processor|data_writeReg[16]~27_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [4]) # (!\my_processor|alu_opcode[1]~7_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|my_alu|Selector29~16_combout ),
	.datac(\my_processor|data_writeReg[16]~27_combout ),
	.datad(\my_processor|alu_opcode[1]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~100 .lut_mask = 16'h2030;
defparam \my_processor|data_writeReg[24]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
cycloneive_lcell_comb \my_processor|data_writeReg[24]~102 (
// Equation(s):
// \my_processor|data_writeReg[24]~102_combout  = (\my_processor|data_writeReg[16]~27_combout  & (!\my_processor|my_alu|Selector29~16_combout  & (\my_processor|alu_opcode[0]~9_combout  & \my_processor|my_alu|Selector29~12_combout )))

	.dataa(\my_processor|data_writeReg[16]~27_combout ),
	.datab(\my_processor|my_alu|Selector29~16_combout ),
	.datac(\my_processor|alu_opcode[0]~9_combout ),
	.datad(\my_processor|my_alu|Selector29~12_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~102 .lut_mask = 16'h2000;
defparam \my_processor|data_writeReg[24]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N2
cycloneive_lcell_comb \my_processor|data_writeReg[25]~104 (
// Equation(s):
// \my_processor|data_writeReg[25]~104_combout  = (\my_processor|data_writeReg[24]~102_combout  & \my_regfile|data_readRegA[25]~322_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[24]~102_combout ),
	.datad(\my_regfile|data_readRegA[25]~322_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~104 .lut_mask = 16'hF000;
defparam \my_processor|data_writeReg[25]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \my_processor|my_alu|Add0~38 (
// Equation(s):
// \my_processor|my_alu|Add0~38_combout  = (\my_regfile|data_readRegA[19]~473_combout  & (!\my_processor|my_alu|Add0~37 )) # (!\my_regfile|data_readRegA[19]~473_combout  & ((\my_processor|my_alu|Add0~37 ) # (GND)))
// \my_processor|my_alu|Add0~39  = CARRY((!\my_processor|my_alu|Add0~37 ) # (!\my_regfile|data_readRegA[19]~473_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[19]~473_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~37 ),
	.combout(\my_processor|my_alu|Add0~38_combout ),
	.cout(\my_processor|my_alu|Add0~39 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~38 .lut_mask = 16'h3C3F;
defparam \my_processor|my_alu|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \my_processor|my_alu|Add0~40 (
// Equation(s):
// \my_processor|my_alu|Add0~40_combout  = (\my_regfile|data_readRegA[20]~451_combout  & (\my_processor|my_alu|Add0~39  $ (GND))) # (!\my_regfile|data_readRegA[20]~451_combout  & (!\my_processor|my_alu|Add0~39  & VCC))
// \my_processor|my_alu|Add0~41  = CARRY((\my_regfile|data_readRegA[20]~451_combout  & !\my_processor|my_alu|Add0~39 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[20]~451_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~39 ),
	.combout(\my_processor|my_alu|Add0~40_combout ),
	.cout(\my_processor|my_alu|Add0~41 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~40 .lut_mask = 16'hC30C;
defparam \my_processor|my_alu|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \my_processor|data_writeReg[30]~147 (
// Equation(s):
// \my_processor|data_writeReg[30]~147_combout  = (\my_processor|my_alu|Selector31~16_combout ) # ((\my_processor|alu_opcode[1]~7_combout  & ((!\my_processor|alu_opcode[2]~8_combout ))) # (!\my_processor|alu_opcode[1]~7_combout  & 
// (!\my_processor|alu_opcode[0]~9_combout  & \my_processor|alu_opcode[2]~8_combout )))

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(\my_processor|alu_opcode[1]~7_combout ),
	.datac(\my_processor|alu_opcode[2]~8_combout ),
	.datad(\my_processor|my_alu|Selector31~16_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~147 .lut_mask = 16'hFF1C;
defparam \my_processor|data_writeReg[30]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \my_processor|data_writeReg[30]~143 (
// Equation(s):
// \my_processor|data_writeReg[30]~143_combout  = (!\my_processor|alu_opcode[2]~8_combout  & (!\my_processor|alu_opcode[1]~7_combout  & (\my_processor|data_writeReg[16]~27_combout  & !\my_processor|my_alu|Selector31~16_combout )))

	.dataa(\my_processor|alu_opcode[2]~8_combout ),
	.datab(\my_processor|alu_opcode[1]~7_combout ),
	.datac(\my_processor|data_writeReg[16]~27_combout ),
	.datad(\my_processor|my_alu|Selector31~16_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~143 .lut_mask = 16'h0010;
defparam \my_processor|data_writeReg[30]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~113 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~113_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~113 .lut_mask = 16'h0001;
defparam \my_processor|my_alu|ShiftLeft0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N14
cycloneive_lcell_comb \my_processor|my_alu|Selector1~5 (
// Equation(s):
// \my_processor|my_alu|Selector1~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_regfile|data_readRegA[31]~214_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// ((\my_processor|my_alu|ShiftLeft0~113_combout  & (\my_regfile|data_readRegA[30]~256_combout )) # (!\my_processor|my_alu|ShiftLeft0~113_combout  & ((\my_regfile|data_readRegA[31]~214_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_regfile|data_readRegA[30]~256_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~113_combout ),
	.datad(\my_regfile|data_readRegA[31]~214_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~5 .lut_mask = 16'hEF40;
defparam \my_processor|my_alu|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~92 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[19]~473_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[21]~408_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[19]~473_combout ),
	.datad(\my_regfile|data_readRegA[21]~408_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~92 .lut_mask = 16'hA280;
defparam \my_processor|my_alu|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~93 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~93_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[20]~451_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[22]~429_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[20]~451_combout ),
	.datad(\my_regfile|data_readRegA[22]~429_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~93 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~94 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~94_combout  = (\my_processor|my_alu|ShiftLeft0~92_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|my_alu|ShiftLeft0~93_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~92_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~93_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~94 .lut_mask = 16'hF5F0;
defparam \my_processor|my_alu|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~80 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_imem|altsyncram_component|auto_generated|q_a [7])) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[17]~495_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[18]~517_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[18]~517_combout ),
	.datad(\my_regfile|data_readRegA[17]~495_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~80 .lut_mask = 16'hDC98;
defparam \my_processor|my_alu|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~81 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|my_alu|ShiftLeft0~80_combout  & (\my_regfile|data_readRegA[15]~560_combout )) # (!\my_processor|my_alu|ShiftLeft0~80_combout  & 
// ((\my_regfile|data_readRegA[16]~539_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|my_alu|ShiftLeft0~80_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|my_alu|ShiftLeft0~80_combout ),
	.datac(\my_regfile|data_readRegA[15]~560_combout ),
	.datad(\my_regfile|data_readRegA[16]~539_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~81 .lut_mask = 16'hE6C4;
defparam \my_processor|my_alu|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~95 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~95_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~81_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~94_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~94_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~95 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~105 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~105_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[23]~387_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[24]~365_combout )))))

	.dataa(\my_regfile|data_readRegA[23]~387_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[24]~365_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~105 .lut_mask = 16'h88C0;
defparam \my_processor|my_alu|ShiftLeft0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~106 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~106_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[25]~322_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[26]~344_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[25]~322_combout ),
	.datad(\my_regfile|data_readRegA[26]~344_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~106 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~107 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~107_combout  = (\my_processor|my_alu|ShiftLeft0~105_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~106_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|my_alu|ShiftLeft0~105_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~106_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~107 .lut_mask = 16'hF3F0;
defparam \my_processor|my_alu|ShiftLeft0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector1~0 (
// Equation(s):
// \my_processor|my_alu|Selector1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[29]~235_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[30]~256_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[29]~235_combout ),
	.datad(\my_regfile|data_readRegA[30]~256_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~0 .lut_mask = 16'h5140;
defparam \my_processor|my_alu|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~111 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~111_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[27]~300_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[28]~278_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[27]~300_combout ),
	.datad(\my_regfile|data_readRegA[28]~278_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~111 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector1~1 (
// Equation(s):
// \my_processor|my_alu|Selector1~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|Selector1~0_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~111_combout ))))

	.dataa(\my_processor|my_alu|Selector1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftLeft0~111_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~1 .lut_mask = 16'h0E0A;
defparam \my_processor|my_alu|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector1~2 (
// Equation(s):
// \my_processor|my_alu|Selector1~2_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|Selector1~1_combout ) # ((\my_processor|my_alu|ShiftLeft0~107_combout  & \my_imem|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|my_alu|ShiftLeft0~107_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|Selector1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~2 .lut_mask = 16'h5540;
defparam \my_processor|my_alu|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector1~3 (
// Equation(s):
// \my_processor|my_alu|Selector1~3_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|my_alu|Selector1~2_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftLeft0~95_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|ShiftLeft0~95_combout ),
	.datad(\my_processor|my_alu|Selector1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~3 .lut_mask = 16'h3320;
defparam \my_processor|my_alu|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~61 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~61_combout  = (\my_processor|my_alu|ShiftLeft0~9_combout  & ((\my_regfile|data_readRegA[12]~625_combout ) # ((\my_processor|my_alu|ShiftLeft0~5_combout  & \my_regfile|data_readRegA[14]~604_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~9_combout  & (((\my_processor|my_alu|ShiftLeft0~5_combout  & \my_regfile|data_readRegA[14]~604_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datab(\my_regfile|data_readRegA[12]~625_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datad(\my_regfile|data_readRegA[14]~604_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~61 .lut_mask = 16'hF888;
defparam \my_processor|my_alu|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~43 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~43_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[7]~127_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[9]~669_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[7]~127_combout ),
	.datad(\my_regfile|data_readRegA[9]~669_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~43 .lut_mask = 16'hA280;
defparam \my_processor|my_alu|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~44 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~44_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_regfile|data_readRegA[8]~713_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[8]~713_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~44 .lut_mask = 16'h3000;
defparam \my_processor|my_alu|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~45 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~45_combout  = (\my_processor|my_alu|ShiftLeft0~43_combout ) # ((\my_processor|my_alu|ShiftLeft0~44_combout ) # ((\my_processor|my_alu|ShiftLeft0~5_combout  & \my_regfile|data_readRegA[10]~691_combout )))

	.dataa(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~43_combout ),
	.datac(\my_regfile|data_readRegA[10]~691_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~45 .lut_mask = 16'hFFEC;
defparam \my_processor|my_alu|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~60 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[11]~647_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[13]~582_combout ))))

	.dataa(\my_regfile|data_readRegA[13]~582_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[11]~647_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~60 .lut_mask = 16'hE020;
defparam \my_processor|my_alu|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~62 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftLeft0~45_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|ShiftLeft0~61_combout ) # ((\my_processor|my_alu|ShiftLeft0~60_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~61_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~45_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~62 .lut_mask = 16'hF3E2;
defparam \my_processor|my_alu|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~8 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~8_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[1]~63_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & ((\my_regfile|data_readRegA[2]~106_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[1]~63_combout ),
	.datad(\my_regfile|data_readRegA[2]~106_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~8 .lut_mask = 16'h5140;
defparam \my_processor|my_alu|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~114 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~114_combout  = (\my_processor|my_alu|ShiftLeft0~8_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_regfile|data_readRegA[0]~41_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[0]~41_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~114 .lut_mask = 16'hFF20;
defparam \my_processor|my_alu|ShiftLeft0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~24 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~24_combout  = (\my_processor|my_alu|ShiftLeft0~5_combout  & ((\my_regfile|data_readRegA[6]~149_combout ) # ((\my_processor|my_alu|ShiftLeft0~9_combout  & \my_regfile|data_readRegA[4]~193_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~5_combout  & (\my_processor|my_alu|ShiftLeft0~9_combout  & (\my_regfile|data_readRegA[4]~193_combout )))

	.dataa(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_regfile|data_readRegA[4]~193_combout ),
	.datad(\my_regfile|data_readRegA[6]~149_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~24 .lut_mask = 16'hEAC0;
defparam \my_processor|my_alu|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~23 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[3]~85_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & ((\my_regfile|data_readRegA[5]~171_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[3]~85_combout ),
	.datad(\my_regfile|data_readRegA[5]~171_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~23 .lut_mask = 16'hA280;
defparam \my_processor|my_alu|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~25 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~25_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~114_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftLeft0~24_combout 
// ) # (\my_processor|my_alu|ShiftLeft0~23_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~114_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~24_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~25 .lut_mask = 16'hDDD8;
defparam \my_processor|my_alu|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~63 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftLeft0~25_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftLeft0~62_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~62_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~63 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector1~4 (
// Equation(s):
// \my_processor|my_alu|Selector1~4_combout  = (!\my_processor|alu_opcode[0]~9_combout  & ((\my_processor|my_alu|Selector1~3_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|my_alu|ShiftLeft0~63_combout ))))

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|Selector1~3_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~4 .lut_mask = 16'h5450;
defparam \my_processor|my_alu|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \my_processor|data_writeReg[30]~144 (
// Equation(s):
// \my_processor|data_writeReg[30]~144_combout  = (\my_processor|data_writeReg[30]~143_combout  & ((\my_processor|my_alu|Selector1~4_combout ) # ((\my_processor|my_alu|Selector1~5_combout  & \my_processor|alu_opcode[0]~9_combout ))))

	.dataa(\my_processor|data_writeReg[30]~143_combout ),
	.datab(\my_processor|my_alu|Selector1~5_combout ),
	.datac(\my_processor|alu_opcode[0]~9_combout ),
	.datad(\my_processor|my_alu|Selector1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~144 .lut_mask = 16'hAA80;
defparam \my_processor|data_writeReg[30]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \my_processor|my_alu|Add1~30 (
// Equation(s):
// \my_processor|my_alu|Add1~30_combout  = (\my_regfile|data_readRegA[15]~560_combout  & (\my_processor|my_alu|Add1~29  & VCC)) # (!\my_regfile|data_readRegA[15]~560_combout  & (!\my_processor|my_alu|Add1~29 ))
// \my_processor|my_alu|Add1~31  = CARRY((!\my_regfile|data_readRegA[15]~560_combout  & !\my_processor|my_alu|Add1~29 ))

	.dataa(\my_regfile|data_readRegA[15]~560_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~29 ),
	.combout(\my_processor|my_alu|Add1~30_combout ),
	.cout(\my_processor|my_alu|Add1~31 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~30 .lut_mask = 16'hA505;
defparam \my_processor|my_alu|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \my_processor|my_alu|Add1~32 (
// Equation(s):
// \my_processor|my_alu|Add1~32_combout  = (\my_regfile|data_readRegA[16]~539_combout  & ((GND) # (!\my_processor|my_alu|Add1~31 ))) # (!\my_regfile|data_readRegA[16]~539_combout  & (\my_processor|my_alu|Add1~31  $ (GND)))
// \my_processor|my_alu|Add1~33  = CARRY((\my_regfile|data_readRegA[16]~539_combout ) # (!\my_processor|my_alu|Add1~31 ))

	.dataa(\my_regfile|data_readRegA[16]~539_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~31 ),
	.combout(\my_processor|my_alu|Add1~32_combout ),
	.cout(\my_processor|my_alu|Add1~33 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~32 .lut_mask = 16'h5AAF;
defparam \my_processor|my_alu|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \my_processor|my_alu|Add1~34 (
// Equation(s):
// \my_processor|my_alu|Add1~34_combout  = (\my_regfile|data_readRegA[17]~495_combout  & (\my_processor|my_alu|Add1~33  & VCC)) # (!\my_regfile|data_readRegA[17]~495_combout  & (!\my_processor|my_alu|Add1~33 ))
// \my_processor|my_alu|Add1~35  = CARRY((!\my_regfile|data_readRegA[17]~495_combout  & !\my_processor|my_alu|Add1~33 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[17]~495_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~33 ),
	.combout(\my_processor|my_alu|Add1~34_combout ),
	.cout(\my_processor|my_alu|Add1~35 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~34 .lut_mask = 16'hC303;
defparam \my_processor|my_alu|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \my_processor|my_alu|Add1~36 (
// Equation(s):
// \my_processor|my_alu|Add1~36_combout  = (\my_regfile|data_readRegA[18]~517_combout  & ((GND) # (!\my_processor|my_alu|Add1~35 ))) # (!\my_regfile|data_readRegA[18]~517_combout  & (\my_processor|my_alu|Add1~35  $ (GND)))
// \my_processor|my_alu|Add1~37  = CARRY((\my_regfile|data_readRegA[18]~517_combout ) # (!\my_processor|my_alu|Add1~35 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[18]~517_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~35 ),
	.combout(\my_processor|my_alu|Add1~36_combout ),
	.cout(\my_processor|my_alu|Add1~37 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~36 .lut_mask = 16'h3CCF;
defparam \my_processor|my_alu|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \my_processor|my_alu|Add1~38 (
// Equation(s):
// \my_processor|my_alu|Add1~38_combout  = (\my_regfile|data_readRegA[19]~473_combout  & (\my_processor|my_alu|Add1~37  & VCC)) # (!\my_regfile|data_readRegA[19]~473_combout  & (!\my_processor|my_alu|Add1~37 ))
// \my_processor|my_alu|Add1~39  = CARRY((!\my_regfile|data_readRegA[19]~473_combout  & !\my_processor|my_alu|Add1~37 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[19]~473_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~37 ),
	.combout(\my_processor|my_alu|Add1~38_combout ),
	.cout(\my_processor|my_alu|Add1~39 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~38 .lut_mask = 16'hC303;
defparam \my_processor|my_alu|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \my_processor|my_alu|Add1~40 (
// Equation(s):
// \my_processor|my_alu|Add1~40_combout  = (\my_regfile|data_readRegA[20]~451_combout  & ((GND) # (!\my_processor|my_alu|Add1~39 ))) # (!\my_regfile|data_readRegA[20]~451_combout  & (\my_processor|my_alu|Add1~39  $ (GND)))
// \my_processor|my_alu|Add1~41  = CARRY((\my_regfile|data_readRegA[20]~451_combout ) # (!\my_processor|my_alu|Add1~39 ))

	.dataa(\my_regfile|data_readRegA[20]~451_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~39 ),
	.combout(\my_processor|my_alu|Add1~40_combout ),
	.cout(\my_processor|my_alu|Add1~41 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~40 .lut_mask = 16'h5AAF;
defparam \my_processor|my_alu|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \my_processor|my_alu|Add1~42 (
// Equation(s):
// \my_processor|my_alu|Add1~42_combout  = (\my_regfile|data_readRegA[21]~408_combout  & (\my_processor|my_alu|Add1~41  & VCC)) # (!\my_regfile|data_readRegA[21]~408_combout  & (!\my_processor|my_alu|Add1~41 ))
// \my_processor|my_alu|Add1~43  = CARRY((!\my_regfile|data_readRegA[21]~408_combout  & !\my_processor|my_alu|Add1~41 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[21]~408_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~41 ),
	.combout(\my_processor|my_alu|Add1~42_combout ),
	.cout(\my_processor|my_alu|Add1~43 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~42 .lut_mask = 16'hC303;
defparam \my_processor|my_alu|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \my_processor|my_alu|Add1~44 (
// Equation(s):
// \my_processor|my_alu|Add1~44_combout  = (\my_regfile|data_readRegA[22]~429_combout  & ((GND) # (!\my_processor|my_alu|Add1~43 ))) # (!\my_regfile|data_readRegA[22]~429_combout  & (\my_processor|my_alu|Add1~43  $ (GND)))
// \my_processor|my_alu|Add1~45  = CARRY((\my_regfile|data_readRegA[22]~429_combout ) # (!\my_processor|my_alu|Add1~43 ))

	.dataa(\my_regfile|data_readRegA[22]~429_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~43 ),
	.combout(\my_processor|my_alu|Add1~44_combout ),
	.cout(\my_processor|my_alu|Add1~45 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~44 .lut_mask = 16'h5AAF;
defparam \my_processor|my_alu|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \my_processor|my_alu|Add1~46 (
// Equation(s):
// \my_processor|my_alu|Add1~46_combout  = (\my_regfile|data_readRegA[23]~387_combout  & (\my_processor|my_alu|Add1~45  & VCC)) # (!\my_regfile|data_readRegA[23]~387_combout  & (!\my_processor|my_alu|Add1~45 ))
// \my_processor|my_alu|Add1~47  = CARRY((!\my_regfile|data_readRegA[23]~387_combout  & !\my_processor|my_alu|Add1~45 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[23]~387_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~45 ),
	.combout(\my_processor|my_alu|Add1~46_combout ),
	.cout(\my_processor|my_alu|Add1~47 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~46 .lut_mask = 16'hC303;
defparam \my_processor|my_alu|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \my_processor|my_alu|Add1~48 (
// Equation(s):
// \my_processor|my_alu|Add1~48_combout  = (\my_regfile|data_readRegA[24]~365_combout  & ((GND) # (!\my_processor|my_alu|Add1~47 ))) # (!\my_regfile|data_readRegA[24]~365_combout  & (\my_processor|my_alu|Add1~47  $ (GND)))
// \my_processor|my_alu|Add1~49  = CARRY((\my_regfile|data_readRegA[24]~365_combout ) # (!\my_processor|my_alu|Add1~47 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[24]~365_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~47 ),
	.combout(\my_processor|my_alu|Add1~48_combout ),
	.cout(\my_processor|my_alu|Add1~49 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~48 .lut_mask = 16'h3CCF;
defparam \my_processor|my_alu|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \my_processor|my_alu|Add1~50 (
// Equation(s):
// \my_processor|my_alu|Add1~50_combout  = (\my_regfile|data_readRegA[25]~322_combout  & (\my_processor|my_alu|Add1~49  & VCC)) # (!\my_regfile|data_readRegA[25]~322_combout  & (!\my_processor|my_alu|Add1~49 ))
// \my_processor|my_alu|Add1~51  = CARRY((!\my_regfile|data_readRegA[25]~322_combout  & !\my_processor|my_alu|Add1~49 ))

	.dataa(\my_regfile|data_readRegA[25]~322_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~49 ),
	.combout(\my_processor|my_alu|Add1~50_combout ),
	.cout(\my_processor|my_alu|Add1~51 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~50 .lut_mask = 16'hA505;
defparam \my_processor|my_alu|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \my_processor|my_alu|Add1~52 (
// Equation(s):
// \my_processor|my_alu|Add1~52_combout  = (\my_regfile|data_readRegA[26]~344_combout  & ((GND) # (!\my_processor|my_alu|Add1~51 ))) # (!\my_regfile|data_readRegA[26]~344_combout  & (\my_processor|my_alu|Add1~51  $ (GND)))
// \my_processor|my_alu|Add1~53  = CARRY((\my_regfile|data_readRegA[26]~344_combout ) # (!\my_processor|my_alu|Add1~51 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[26]~344_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~51 ),
	.combout(\my_processor|my_alu|Add1~52_combout ),
	.cout(\my_processor|my_alu|Add1~53 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~52 .lut_mask = 16'h3CCF;
defparam \my_processor|my_alu|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \my_processor|my_alu|Add1~54 (
// Equation(s):
// \my_processor|my_alu|Add1~54_combout  = (\my_regfile|data_readRegA[27]~300_combout  & (\my_processor|my_alu|Add1~53  & VCC)) # (!\my_regfile|data_readRegA[27]~300_combout  & (!\my_processor|my_alu|Add1~53 ))
// \my_processor|my_alu|Add1~55  = CARRY((!\my_regfile|data_readRegA[27]~300_combout  & !\my_processor|my_alu|Add1~53 ))

	.dataa(\my_regfile|data_readRegA[27]~300_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~53 ),
	.combout(\my_processor|my_alu|Add1~54_combout ),
	.cout(\my_processor|my_alu|Add1~55 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~54 .lut_mask = 16'hA505;
defparam \my_processor|my_alu|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \my_processor|my_alu|Add1~56 (
// Equation(s):
// \my_processor|my_alu|Add1~56_combout  = (\my_regfile|data_readRegA[28]~278_combout  & ((GND) # (!\my_processor|my_alu|Add1~55 ))) # (!\my_regfile|data_readRegA[28]~278_combout  & (\my_processor|my_alu|Add1~55  $ (GND)))
// \my_processor|my_alu|Add1~57  = CARRY((\my_regfile|data_readRegA[28]~278_combout ) # (!\my_processor|my_alu|Add1~55 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[28]~278_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~55 ),
	.combout(\my_processor|my_alu|Add1~56_combout ),
	.cout(\my_processor|my_alu|Add1~57 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~56 .lut_mask = 16'h3CCF;
defparam \my_processor|my_alu|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \my_processor|my_alu|Add1~58 (
// Equation(s):
// \my_processor|my_alu|Add1~58_combout  = (\my_regfile|data_readRegA[29]~235_combout  & (\my_processor|my_alu|Add1~57  & VCC)) # (!\my_regfile|data_readRegA[29]~235_combout  & (!\my_processor|my_alu|Add1~57 ))
// \my_processor|my_alu|Add1~59  = CARRY((!\my_regfile|data_readRegA[29]~235_combout  & !\my_processor|my_alu|Add1~57 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[29]~235_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~57 ),
	.combout(\my_processor|my_alu|Add1~58_combout ),
	.cout(\my_processor|my_alu|Add1~59 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~58 .lut_mask = 16'hC303;
defparam \my_processor|my_alu|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \my_processor|my_alu|Add1~60 (
// Equation(s):
// \my_processor|my_alu|Add1~60_combout  = (\my_regfile|data_readRegA[30]~256_combout  & ((GND) # (!\my_processor|my_alu|Add1~59 ))) # (!\my_regfile|data_readRegA[30]~256_combout  & (\my_processor|my_alu|Add1~59  $ (GND)))
// \my_processor|my_alu|Add1~61  = CARRY((\my_regfile|data_readRegA[30]~256_combout ) # (!\my_processor|my_alu|Add1~59 ))

	.dataa(\my_regfile|data_readRegA[30]~256_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~59 ),
	.combout(\my_processor|my_alu|Add1~60_combout ),
	.cout(\my_processor|my_alu|Add1~61 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~60 .lut_mask = 16'h5AAF;
defparam \my_processor|my_alu|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \my_processor|data_writeReg[30]~145 (
// Equation(s):
// \my_processor|data_writeReg[30]~145_combout  = (\my_processor|alu_opcode[2]~8_combout  & (\my_processor|alu_opcode[0]~9_combout  & (\my_processor|data_writeReg[16]~27_combout  & !\my_processor|my_alu|Selector31~16_combout )))

	.dataa(\my_processor|alu_opcode[2]~8_combout ),
	.datab(\my_processor|alu_opcode[0]~9_combout ),
	.datac(\my_processor|data_writeReg[16]~27_combout ),
	.datad(\my_processor|my_alu|Selector31~16_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~145 .lut_mask = 16'h0080;
defparam \my_processor|data_writeReg[30]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \my_processor|data_writeReg[30]~146 (
// Equation(s):
// \my_processor|data_writeReg[30]~146_combout  = (\my_processor|data_writeReg[30]~145_combout  & ((\my_processor|alu_opcode[1]~7_combout  & (\my_regfile|data_readRegA[30]~256_combout )) # (!\my_processor|alu_opcode[1]~7_combout  & 
// ((\my_processor|my_alu|Add1~60_combout )))))

	.dataa(\my_processor|alu_opcode[1]~7_combout ),
	.datab(\my_regfile|data_readRegA[30]~256_combout ),
	.datac(\my_processor|my_alu|Add1~60_combout ),
	.datad(\my_processor|data_writeReg[30]~145_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~146 .lut_mask = 16'hD800;
defparam \my_processor|data_writeReg[30]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \my_processor|my_alu|Add0~58 (
// Equation(s):
// \my_processor|my_alu|Add0~58_combout  = (\my_regfile|data_readRegA[29]~235_combout  & (!\my_processor|my_alu|Add0~57 )) # (!\my_regfile|data_readRegA[29]~235_combout  & ((\my_processor|my_alu|Add0~57 ) # (GND)))
// \my_processor|my_alu|Add0~59  = CARRY((!\my_processor|my_alu|Add0~57 ) # (!\my_regfile|data_readRegA[29]~235_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[29]~235_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~57 ),
	.combout(\my_processor|my_alu|Add0~58_combout ),
	.cout(\my_processor|my_alu|Add0~59 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~58 .lut_mask = 16'h3C3F;
defparam \my_processor|my_alu|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \my_processor|my_alu|Add0~60 (
// Equation(s):
// \my_processor|my_alu|Add0~60_combout  = (\my_regfile|data_readRegA[30]~256_combout  & (\my_processor|my_alu|Add0~59  $ (GND))) # (!\my_regfile|data_readRegA[30]~256_combout  & (!\my_processor|my_alu|Add0~59  & VCC))
// \my_processor|my_alu|Add0~61  = CARRY((\my_regfile|data_readRegA[30]~256_combout  & !\my_processor|my_alu|Add0~59 ))

	.dataa(\my_regfile|data_readRegA[30]~256_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~59 ),
	.combout(\my_processor|my_alu|Add0~60_combout ),
	.cout(\my_processor|my_alu|Add0~61 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~60 .lut_mask = 16'hA50A;
defparam \my_processor|my_alu|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \my_processor|data_writeReg[30]~148 (
// Equation(s):
// \my_processor|data_writeReg[30]~148_combout  = (\my_processor|my_alu|Add0~60_combout  & ((!\my_processor|cmp1|ad4~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|cmp1|ad4~0_combout ),
	.datad(\my_processor|my_alu|Add0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~148 .lut_mask = 16'h3F00;
defparam \my_processor|data_writeReg[30]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \my_processor|data_writeReg[30]~149 (
// Equation(s):
// \my_processor|data_writeReg[30]~149_combout  = (\my_processor|data_writeReg[30]~144_combout ) # ((\my_processor|data_writeReg[30]~146_combout ) # ((\my_processor|data_writeReg[30]~147_combout  & \my_processor|data_writeReg[30]~148_combout )))

	.dataa(\my_processor|data_writeReg[30]~147_combout ),
	.datab(\my_processor|data_writeReg[30]~144_combout ),
	.datac(\my_processor|data_writeReg[30]~146_combout ),
	.datad(\my_processor|data_writeReg[30]~148_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~149 .lut_mask = 16'hFEFC;
defparam \my_processor|data_writeReg[30]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N5
dffeas \my_regfile|register[24].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N24
cycloneive_lcell_comb \my_regfile|register[23].df|dffe_array[30].df|q~feeder (
// Equation(s):
// \my_regfile|register[23].df|dffe_array[30].df|q~feeder_combout  = \my_processor|data_writeReg[30]~149_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~149_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[23].df|dffe_array[30].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[30].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[23].df|dffe_array[30].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N25
dffeas \my_regfile|register[23].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].df|dffe_array[30].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~250 (
// Equation(s):
// \my_regfile|data_readRegA[30]~250_combout  = (\my_regfile|register[24].df|dffe_array[30].df|q~q  & ((\my_regfile|register[23].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d0|d3|and7~combout )))) # (!\my_regfile|register[24].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|register[23].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|d0|d3|and7~combout ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~250 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[30]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N15
dffeas \my_regfile|register[17].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N21
dffeas \my_regfile|register[18].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~247 (
// Equation(s):
// \my_regfile|data_readRegA[30]~247_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[30].df|q~q  & ((\my_regfile|register[18].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~247 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[30]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N14
cycloneive_lcell_comb \my_regfile|d0|d3|and3 (
// Equation(s):
// \my_regfile|d0|d3|and3~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & \my_regfile|d0|d0|and2~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d0|and2~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and3 .lut_mask = 16'h0800;
defparam \my_regfile|d0|d3|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N26
cycloneive_lcell_comb \my_regfile|d0|d3|and4 (
// Equation(s):
// \my_regfile|d0|d3|and4~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & \my_regfile|d0|d0|and2~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d0|and2~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and4 .lut_mask = 16'h1000;
defparam \my_regfile|d0|d3|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N8
cycloneive_lcell_comb \my_regfile|register[19].df|dffe_array[30].df|q~feeder (
// Equation(s):
// \my_regfile|register[19].df|dffe_array[30].df|q~feeder_combout  = \my_processor|data_writeReg[30]~149_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~149_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[19].df|dffe_array[30].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[30].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[19].df|dffe_array[30].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N9
dffeas \my_regfile|register[19].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].df|dffe_array[30].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N7
dffeas \my_regfile|register[20].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~248 (
// Equation(s):
// \my_regfile|data_readRegA[30]~248_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[30].df|q~q  & ((\my_regfile|register[20].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[30].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~248 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[30]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
cycloneive_lcell_comb \my_regfile|d0|d3|and5 (
// Equation(s):
// \my_regfile|d0|d3|and5~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and2~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and2~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and5 .lut_mask = 16'h0800;
defparam \my_regfile|d0|d3|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N3
dffeas \my_regfile|register[21].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N5
dffeas \my_regfile|register[22].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~249 (
// Equation(s):
// \my_regfile|data_readRegA[30]~249_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[30].df|q~q  & ((\my_regfile|register[22].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~249 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[30]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~251 (
// Equation(s):
// \my_regfile|data_readRegA[30]~251_combout  = (\my_regfile|data_readRegA[30]~250_combout  & (\my_regfile|data_readRegA[30]~247_combout  & (\my_regfile|data_readRegA[30]~248_combout  & \my_regfile|data_readRegA[30]~249_combout )))

	.dataa(\my_regfile|data_readRegA[30]~250_combout ),
	.datab(\my_regfile|data_readRegA[30]~247_combout ),
	.datac(\my_regfile|data_readRegA[30]~248_combout ),
	.datad(\my_regfile|data_readRegA[30]~249_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~251 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N13
dffeas \my_regfile|register[9].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N31
dffeas \my_regfile|register[10].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~242 (
// Equation(s):
// \my_regfile|data_readRegA[30]~242_combout  = (\my_regfile|register[9].df|dffe_array[30].df|q~q  & (((\my_regfile|register[10].df|dffe_array[30].df|q~q )) # (!\my_regfile|d0|d2|and2~combout ))) # (!\my_regfile|register[9].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~242 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[30]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \my_regfile|register[15].df|dffe_array[30].df|q~feeder (
// Equation(s):
// \my_regfile|register[15].df|dffe_array[30].df|q~feeder_combout  = \my_processor|data_writeReg[30]~149_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~149_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[15].df|dffe_array[30].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[30].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[15].df|dffe_array[30].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N25
dffeas \my_regfile|register[15].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[15].df|dffe_array[30].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N5
dffeas \my_regfile|register[16].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~245 (
// Equation(s):
// \my_regfile|data_readRegA[30]~245_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[30].df|q~q  & ((\my_regfile|register[15].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|d0|d2|and7~combout ),
	.datad(\my_regfile|register[16].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~245 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[30]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \my_regfile|d0|d2|and5 (
// Equation(s):
// \my_regfile|d0|d2|and5~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and2~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and5 .lut_mask = 16'h0800;
defparam \my_regfile|d0|d2|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N21
dffeas \my_regfile|register[13].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N7
dffeas \my_regfile|register[14].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~244 (
// Equation(s):
// \my_regfile|data_readRegA[30]~244_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[30].df|q~q  & ((\my_regfile|register[14].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~244 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[30]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N27
dffeas \my_regfile|register[11].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N29
dffeas \my_regfile|register[12].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~243 (
// Equation(s):
// \my_regfile|data_readRegA[30]~243_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[30].df|q~q  & ((\my_regfile|register[12].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~243 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[30]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~246 (
// Equation(s):
// \my_regfile|data_readRegA[30]~246_combout  = (\my_regfile|data_readRegA[30]~242_combout  & (\my_regfile|data_readRegA[30]~245_combout  & (\my_regfile|data_readRegA[30]~244_combout  & \my_regfile|data_readRegA[30]~243_combout )))

	.dataa(\my_regfile|data_readRegA[30]~242_combout ),
	.datab(\my_regfile|data_readRegA[30]~245_combout ),
	.datac(\my_regfile|data_readRegA[30]~244_combout ),
	.datad(\my_regfile|data_readRegA[30]~243_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~246 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \my_regfile|d0|d1|and0 (
// Equation(s):
// \my_regfile|d0|d1|and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_regfile|d1|d0|and0~1_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & !\my_imem|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d1|d0|and0~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and0 .lut_mask = 16'h0001;
defparam \my_regfile|d0|d1|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \my_regfile|d0|d1|and3 (
// Equation(s):
// \my_regfile|d0|d1|and3~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_regfile|d1|d0|and0~1_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|d1|d0|and0~1_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and3 .lut_mask = 16'h0008;
defparam \my_regfile|d0|d1|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N13
dffeas \my_regfile|register[3].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N9
dffeas \my_regfile|register[4].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \my_regfile|d0|d1|and0~4 (
// Equation(s):
// \my_regfile|d0|d1|and0~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [17] & !\my_imem|altsyncram_component|auto_generated|q_a [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and0~4 .lut_mask = 16'h000F;
defparam \my_regfile|d0|d1|and0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~237 (
// Equation(s):
// \my_regfile|data_readRegA[30]~237_combout  = ((\my_regfile|d1|d0|and0~1_combout ) # ((\my_regfile|register[4].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d1|d0|and0~1_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~237 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[30]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~238 (
// Equation(s):
// \my_regfile|data_readRegA[30]~238_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[30]~237_combout  & ((\my_regfile|register[3].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|data_readRegA[30]~237_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~238 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[30]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N11
dffeas \my_regfile|register[5].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[30].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[30].df|q~feeder_combout  = \my_processor|data_writeReg[30]~149_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[30]~149_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[30].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[30].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[6].df|dffe_array[30].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N25
dffeas \my_regfile|register[6].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[30].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \my_regfile|d0|d1|and6 (
// Equation(s):
// \my_regfile|d0|d1|and6~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_regfile|d1|d0|and0~1_combout  & \my_imem|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|d1|d0|and0~1_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and6 .lut_mask = 16'h0400;
defparam \my_regfile|d0|d1|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \my_regfile|d0|d1|and5 (
// Equation(s):
// \my_regfile|d0|d1|and5~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_regfile|d1|d0|and0~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [17] & !\my_imem|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d1|d0|and0~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and5 .lut_mask = 16'h0020;
defparam \my_regfile|d0|d1|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~239 (
// Equation(s):
// \my_regfile|data_readRegA[30]~239_combout  = (\my_regfile|register[5].df|dffe_array[30].df|q~q  & ((\my_regfile|register[6].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d0|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|register[6].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|d0|d1|and6~combout ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~239 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[30]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N3
dffeas \my_regfile|register[1].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N2
cycloneive_lcell_comb \my_regfile|write0|and_loop[2].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[2].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[10].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[10].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[2].and0~0 .lut_mask = 16'h0300;
defparam \my_regfile|write0|and_loop[2].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N17
dffeas \my_regfile|register[2].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~236 (
// Equation(s):
// \my_regfile|data_readRegA[30]~236_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[30].df|q~q  & ((\my_regfile|register[1].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~236 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[30]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N19
dffeas \my_regfile|register[7].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N21
dffeas \my_regfile|register[8].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \my_regfile|d0|d2|and0 (
// Equation(s):
// \my_regfile|d0|d2|and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and2~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and0 .lut_mask = 16'h0100;
defparam \my_regfile|d0|d2|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~240 (
// Equation(s):
// \my_regfile|data_readRegA[30]~240_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[30].df|q~q  & ((\my_regfile|register[8].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~240 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[30]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~241 (
// Equation(s):
// \my_regfile|data_readRegA[30]~241_combout  = (\my_regfile|data_readRegA[30]~238_combout  & (\my_regfile|data_readRegA[30]~239_combout  & (\my_regfile|data_readRegA[30]~236_combout  & \my_regfile|data_readRegA[30]~240_combout )))

	.dataa(\my_regfile|data_readRegA[30]~238_combout ),
	.datab(\my_regfile|data_readRegA[30]~239_combout ),
	.datac(\my_regfile|data_readRegA[30]~236_combout ),
	.datad(\my_regfile|data_readRegA[30]~240_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~241 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N23
dffeas \my_regfile|register[29].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \my_regfile|d0|d2|and5~0 (
// Equation(s):
// \my_regfile|d0|d2|and5~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and5~0 .lut_mask = 16'h0C00;
defparam \my_regfile|d0|d2|and5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~750 (
// Equation(s):
// \my_regfile|data_readRegA[30]~750_combout  = (((\my_regfile|register[29].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [20])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|register[29].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~750_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~750 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[30]~750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \my_regfile|d0|d4|and6 (
// Equation(s):
// \my_regfile|d0|d4|and6~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|d0|d0|and2~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and6 .lut_mask = 16'h0800;
defparam \my_regfile|d0|d4|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneive_lcell_comb \my_regfile|d0|d4|and7 (
// Equation(s):
// \my_regfile|d0|d4|and7~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|d0|d0|and2~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d0|d4|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N13
dffeas \my_regfile|register[30].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N19
dffeas \my_regfile|register[31].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~254 (
// Equation(s):
// \my_regfile|data_readRegA[30]~254_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[30].df|q~q  & ((\my_regfile|register[31].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[30].df|q~q )) # (!\my_regfile|d0|d4|and7~combout )))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~254 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[30]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N13
dffeas \my_regfile|register[25].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \my_regfile|d0|d4|and1 (
// Equation(s):
// \my_regfile|d0|d4|and1~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|d0|d0|and2~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and1 .lut_mask = 16'h1000;
defparam \my_regfile|d0|d4|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N19
dffeas \my_regfile|register[26].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~252 (
// Equation(s):
// \my_regfile|data_readRegA[30]~252_combout  = (\my_regfile|register[25].df|dffe_array[30].df|q~q  & (((\my_regfile|register[26].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # (!\my_regfile|register[25].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|d0|d4|and2~combout ),
	.datad(\my_regfile|register[26].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~252 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[30]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N7
dffeas \my_regfile|register[27].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N5
dffeas \my_regfile|register[28].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~253 (
// Equation(s):
// \my_regfile|data_readRegA[30]~253_combout  = (\my_regfile|register[27].df|dffe_array[30].df|q~q  & (((\my_regfile|register[28].df|dffe_array[30].df|q~q )) # (!\my_regfile|d0|d4|and4~combout ))) # (!\my_regfile|register[27].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d0|d4|and4~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~253 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[30]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~255 (
// Equation(s):
// \my_regfile|data_readRegA[30]~255_combout  = (\my_regfile|data_readRegA[30]~750_combout  & (\my_regfile|data_readRegA[30]~254_combout  & (\my_regfile|data_readRegA[30]~252_combout  & \my_regfile|data_readRegA[30]~253_combout )))

	.dataa(\my_regfile|data_readRegA[30]~750_combout ),
	.datab(\my_regfile|data_readRegA[30]~254_combout ),
	.datac(\my_regfile|data_readRegA[30]~252_combout ),
	.datad(\my_regfile|data_readRegA[30]~253_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~255 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~256 (
// Equation(s):
// \my_regfile|data_readRegA[30]~256_combout  = (\my_regfile|data_readRegA[30]~251_combout  & (\my_regfile|data_readRegA[30]~246_combout  & (\my_regfile|data_readRegA[30]~241_combout  & \my_regfile|data_readRegA[30]~255_combout )))

	.dataa(\my_regfile|data_readRegA[30]~251_combout ),
	.datab(\my_regfile|data_readRegA[30]~246_combout ),
	.datac(\my_regfile|data_readRegA[30]~241_combout ),
	.datad(\my_regfile|data_readRegA[30]~255_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~256 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \my_processor|my_alu|Add0~62 (
// Equation(s):
// \my_processor|my_alu|Add0~62_combout  = \my_processor|my_alu|Add0~61  $ (\my_regfile|data_readRegA[31]~214_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~214_combout ),
	.cin(\my_processor|my_alu|Add0~61 ),
	.combout(\my_processor|my_alu|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Add0~62 .lut_mask = 16'h0FF0;
defparam \my_processor|my_alu|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N4
cycloneive_lcell_comb \my_processor|my_alu|Selector0~0 (
// Equation(s):
// \my_processor|my_alu|Selector0~0_combout  = (\my_processor|alu_opcode[2]~6_combout ) # (\my_imem|altsyncram_component|auto_generated|q_a [4] $ (!\my_imem|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_processor|alu_opcode[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~0 .lut_mask = 16'hFFA5;
defparam \my_processor|my_alu|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \my_processor|data_writeReg[31]~153 (
// Equation(s):
// \my_processor|data_writeReg[31]~153_combout  = (\my_processor|my_alu|Selector0~0_combout  & (((\my_processor|alu_opcode[0]~9_combout  & !\my_processor|alu_opcode[1]~7_combout )))) # (!\my_processor|my_alu|Selector0~0_combout  & 
// ((\my_processor|alu_opcode[0]~9_combout  & (\my_regfile|data_readRegA[31]~214_combout )) # (!\my_processor|alu_opcode[0]~9_combout  & ((!\my_processor|alu_opcode[1]~7_combout )))))

	.dataa(\my_processor|my_alu|Selector0~0_combout ),
	.datab(\my_regfile|data_readRegA[31]~214_combout ),
	.datac(\my_processor|alu_opcode[0]~9_combout ),
	.datad(\my_processor|alu_opcode[1]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~153 .lut_mask = 16'h40E5;
defparam \my_processor|data_writeReg[31]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~11 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~11_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[2]~106_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[3]~85_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[3]~85_combout ),
	.datad(\my_regfile|data_readRegA[2]~106_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~11 .lut_mask = 16'h3210;
defparam \my_processor|my_alu|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~65 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~65_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~11_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~7_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|my_alu|ShiftLeft0~11_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~65 .lut_mask = 16'hE0C0;
defparam \my_processor|my_alu|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~29 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~29_combout  = (\my_processor|my_alu|ShiftLeft0~5_combout  & ((\my_regfile|data_readRegA[7]~127_combout ) # ((\my_regfile|data_readRegA[5]~171_combout  & \my_processor|my_alu|ShiftLeft0~9_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~5_combout  & (((\my_regfile|data_readRegA[5]~171_combout  & \my_processor|my_alu|ShiftLeft0~9_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datab(\my_regfile|data_readRegA[7]~127_combout ),
	.datac(\my_regfile|data_readRegA[5]~171_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~29 .lut_mask = 16'hF888;
defparam \my_processor|my_alu|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~28 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~28_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[4]~193_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[6]~149_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[4]~193_combout ),
	.datad(\my_regfile|data_readRegA[6]~149_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~28 .lut_mask = 16'hC480;
defparam \my_processor|my_alu|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~64 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~64_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftLeft0~29_combout ) # (\my_processor|my_alu|ShiftLeft0~28_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~29_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~64 .lut_mask = 16'h5040;
defparam \my_processor|my_alu|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~66 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[12]~625_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[14]~604_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[14]~604_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[12]~625_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~66 .lut_mask = 16'hE040;
defparam \my_processor|my_alu|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~67 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~67_combout  = (\my_processor|my_alu|ShiftLeft0~5_combout  & ((\my_regfile|data_readRegA[15]~560_combout ) # ((\my_processor|my_alu|ShiftLeft0~9_combout  & \my_regfile|data_readRegA[13]~582_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~5_combout  & (\my_processor|my_alu|ShiftLeft0~9_combout  & ((\my_regfile|data_readRegA[13]~582_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_regfile|data_readRegA[15]~560_combout ),
	.datad(\my_regfile|data_readRegA[13]~582_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~67 .lut_mask = 16'hECA0;
defparam \my_processor|my_alu|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~68 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~68_combout  = (\my_processor|my_alu|ShiftLeft0~66_combout ) # (\my_processor|my_alu|ShiftLeft0~67_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~66_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~68 .lut_mask = 16'hFFF0;
defparam \my_processor|my_alu|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~49 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~49_combout  = (\my_processor|my_alu|ShiftLeft0~5_combout  & ((\my_regfile|data_readRegA[11]~647_combout ) # ((\my_regfile|data_readRegA[9]~669_combout  & \my_processor|my_alu|ShiftLeft0~9_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~5_combout  & (\my_regfile|data_readRegA[9]~669_combout  & ((\my_processor|my_alu|ShiftLeft0~9_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datab(\my_regfile|data_readRegA[9]~669_combout ),
	.datac(\my_regfile|data_readRegA[11]~647_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~49 .lut_mask = 16'hECA0;
defparam \my_processor|my_alu|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~48 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~48_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[8]~713_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[10]~691_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[8]~713_combout ),
	.datad(\my_regfile|data_readRegA[10]~691_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~48 .lut_mask = 16'hC480;
defparam \my_processor|my_alu|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~69 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftLeft0~49_combout ) # (\my_processor|my_alu|ShiftLeft0~48_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & (\my_processor|my_alu|ShiftLeft0~68_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~68_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~49_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~69 .lut_mask = 16'hEEE4;
defparam \my_processor|my_alu|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~70 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~70_combout  = (\my_processor|my_alu|ShiftLeft0~64_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftLeft0~65_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [10] & ((\my_processor|my_alu|ShiftLeft0~69_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|my_alu|ShiftLeft0~65_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~64_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~69_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~70 .lut_mask = 16'hFDF8;
defparam \my_processor|my_alu|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~84 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~84_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[17]~495_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[19]~473_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[19]~473_combout ),
	.datad(\my_regfile|data_readRegA[17]~495_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~84 .lut_mask = 16'h5410;
defparam \my_processor|my_alu|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~83 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~83_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[16]~539_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[18]~517_combout )))))

	.dataa(\my_regfile|data_readRegA[16]~539_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[18]~517_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~83 .lut_mask = 16'hB080;
defparam \my_processor|my_alu|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~96 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~96_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[21]~408_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[23]~387_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[23]~387_combout ),
	.datad(\my_regfile|data_readRegA[21]~408_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~96 .lut_mask = 16'h5410;
defparam \my_processor|my_alu|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~97 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~97_combout  = (\my_processor|my_alu|ShiftLeft0~96_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|my_alu|ShiftLeft0~93_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~96_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~93_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~97 .lut_mask = 16'hFAF0;
defparam \my_processor|my_alu|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~98 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~98_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~84_combout ) # ((\my_processor|my_alu|ShiftLeft0~83_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & (((\my_processor|my_alu|ShiftLeft0~97_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~84_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~83_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~97_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~98 .lut_mask = 16'hFDA8;
defparam \my_processor|my_alu|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~112 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~112_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[28]~278_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[29]~235_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[29]~235_combout ),
	.datad(\my_regfile|data_readRegA[28]~278_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~112 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector0~1 (
// Equation(s):
// \my_processor|my_alu|Selector0~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[30]~256_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[31]~214_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[30]~256_combout ),
	.datad(\my_regfile|data_readRegA[31]~214_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~1 .lut_mask = 16'h5140;
defparam \my_processor|my_alu|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector0~2 (
// Equation(s):
// \my_processor|my_alu|Selector0~2_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|Selector0~1_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~112_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~112_combout ),
	.datad(\my_processor|my_alu|Selector0~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~2 .lut_mask = 16'h3320;
defparam \my_processor|my_alu|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~108 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~108_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[24]~365_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[25]~322_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[25]~322_combout ),
	.datad(\my_regfile|data_readRegA[24]~365_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~108 .lut_mask = 16'hA820;
defparam \my_processor|my_alu|ShiftLeft0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~109 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~109_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[26]~344_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[27]~300_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[27]~300_combout ),
	.datad(\my_regfile|data_readRegA[26]~344_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~109 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~110 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~110_combout  = (\my_processor|my_alu|ShiftLeft0~108_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~109_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~108_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~109_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~110 .lut_mask = 16'hF5F0;
defparam \my_processor|my_alu|ShiftLeft0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \my_processor|data_writeReg[31]~150 (
// Equation(s):
// \my_processor|data_writeReg[31]~150_combout  = (\my_processor|my_alu|Selector0~2_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|my_alu|ShiftLeft0~110_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|Selector0~2_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~110_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~150 .lut_mask = 16'hFAF0;
defparam \my_processor|data_writeReg[31]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \my_processor|data_writeReg[31]~151 (
// Equation(s):
// \my_processor|data_writeReg[31]~151_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftLeft0~98_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|data_writeReg[31]~150_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~98_combout ),
	.datad(\my_processor|data_writeReg[31]~150_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~151 .lut_mask = 16'hF5A0;
defparam \my_processor|data_writeReg[31]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \my_processor|data_writeReg[31]~156 (
// Equation(s):
// \my_processor|data_writeReg[31]~156_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_processor|my_alu|ShiftLeft0~70_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// ((\my_processor|data_writeReg[31]~151_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|ShiftLeft0~70_combout ),
	.datad(\my_processor|data_writeReg[31]~151_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~156 .lut_mask = 16'hF3C0;
defparam \my_processor|data_writeReg[31]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \my_processor|data_writeReg[31]~157 (
// Equation(s):
// \my_processor|data_writeReg[31]~157_combout  = (!\my_processor|my_alu|Selector31~16_combout  & (\my_processor|data_writeReg[31]~153_combout  & ((\my_processor|alu_opcode[0]~9_combout ) # (\my_processor|data_writeReg[31]~156_combout ))))

	.dataa(\my_processor|my_alu|Selector31~16_combout ),
	.datab(\my_processor|alu_opcode[0]~9_combout ),
	.datac(\my_processor|data_writeReg[31]~153_combout ),
	.datad(\my_processor|data_writeReg[31]~156_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~157 .lut_mask = 16'h5040;
defparam \my_processor|data_writeReg[31]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \my_processor|my_alu|Add1~62 (
// Equation(s):
// \my_processor|my_alu|Add1~62_combout  = \my_processor|my_alu|Add1~61  $ (!\my_regfile|data_readRegA[31]~214_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~214_combout ),
	.cin(\my_processor|my_alu|Add1~61 ),
	.combout(\my_processor|my_alu|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Add1~62 .lut_mask = 16'hF00F;
defparam \my_processor|my_alu|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \my_processor|data_writeReg[31]~152 (
// Equation(s):
// \my_processor|data_writeReg[31]~152_combout  = (\my_processor|alu_opcode[0]~9_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_processor|my_alu|ShiftLeft0~70_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// ((\my_processor|data_writeReg[31]~151_combout ))))

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|ShiftLeft0~70_combout ),
	.datad(\my_processor|data_writeReg[31]~151_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~152 .lut_mask = 16'hFBEA;
defparam \my_processor|data_writeReg[31]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \my_processor|data_writeReg[31]~154 (
// Equation(s):
// \my_processor|data_writeReg[31]~154_combout  = (\my_processor|data_writeReg[31]~153_combout  & \my_processor|data_writeReg[31]~152_combout )

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[31]~153_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~152_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~154 .lut_mask = 16'hCC00;
defparam \my_processor|data_writeReg[31]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \my_processor|data_writeReg[31]~155 (
// Equation(s):
// \my_processor|data_writeReg[31]~155_combout  = (\my_processor|my_alu|Selector31~16_combout ) # ((\my_processor|my_alu|Selector0~0_combout  & ((\my_processor|my_alu|Add1~62_combout ) # (!\my_processor|data_writeReg[31]~154_combout ))) # 
// (!\my_processor|my_alu|Selector0~0_combout  & ((\my_processor|data_writeReg[31]~154_combout ))))

	.dataa(\my_processor|my_alu|Selector0~0_combout ),
	.datab(\my_processor|my_alu|Selector31~16_combout ),
	.datac(\my_processor|my_alu|Add1~62_combout ),
	.datad(\my_processor|data_writeReg[31]~154_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~155 .lut_mask = 16'hFDEE;
defparam \my_processor|data_writeReg[31]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \my_processor|data_writeReg[31]~158 (
// Equation(s):
// \my_processor|data_writeReg[31]~158_combout  = (\my_processor|data_writeReg[16]~27_combout  & (\my_processor|data_writeReg[31]~155_combout  & ((\my_processor|my_alu|Add0~62_combout ) # (\my_processor|data_writeReg[31]~157_combout ))))

	.dataa(\my_processor|data_writeReg[16]~27_combout ),
	.datab(\my_processor|my_alu|Add0~62_combout ),
	.datac(\my_processor|data_writeReg[31]~157_combout ),
	.datad(\my_processor|data_writeReg[31]~155_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~158 .lut_mask = 16'hA800;
defparam \my_processor|data_writeReg[31]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N5
dffeas \my_regfile|register[2].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N11
dffeas \my_regfile|register[1].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~194 (
// Equation(s):
// \my_regfile|data_readRegA[31]~194_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[31].df|q~q  & ((\my_regfile|register[1].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~194 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[31]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N23
dffeas \my_regfile|register[5].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N25
dffeas \my_regfile|register[6].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~197 (
// Equation(s):
// \my_regfile|data_readRegA[31]~197_combout  = (\my_regfile|register[5].df|dffe_array[31].df|q~q  & (((\my_regfile|register[6].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|d0|d1|and6~combout ),
	.datad(\my_regfile|register[6].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~197 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[31]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N9
dffeas \my_regfile|register[8].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N11
dffeas \my_regfile|register[7].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~198 (
// Equation(s):
// \my_regfile|data_readRegA[31]~198_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[31].df|q~q  & ((\my_regfile|register[8].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d2|and0~combout )))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[7].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~198 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[31]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N15
dffeas \my_regfile|register[3].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N3
dffeas \my_regfile|register[4].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~195 (
// Equation(s):
// \my_regfile|data_readRegA[31]~195_combout  = (\my_regfile|d1|d0|and0~1_combout ) # (((\my_regfile|register[4].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d1|d0|and0~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d0|d1|and0~4_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~195 .lut_mask = 16'hFFBF;
defparam \my_regfile|data_readRegA[31]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~196 (
// Equation(s):
// \my_regfile|data_readRegA[31]~196_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[31]~195_combout  & ((\my_regfile|register[3].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|data_readRegA[31]~195_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~196 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[31]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~199 (
// Equation(s):
// \my_regfile|data_readRegA[31]~199_combout  = (\my_regfile|data_readRegA[31]~194_combout  & (\my_regfile|data_readRegA[31]~197_combout  & (\my_regfile|data_readRegA[31]~198_combout  & \my_regfile|data_readRegA[31]~196_combout )))

	.dataa(\my_regfile|data_readRegA[31]~194_combout ),
	.datab(\my_regfile|data_readRegA[31]~197_combout ),
	.datac(\my_regfile|data_readRegA[31]~198_combout ),
	.datad(\my_regfile|data_readRegA[31]~196_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~199 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
cycloneive_lcell_comb \my_regfile|register[23].df|dffe_array[31].df|q~feeder (
// Equation(s):
// \my_regfile|register[23].df|dffe_array[31].df|q~feeder_combout  = \my_processor|data_writeReg[31]~158_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~158_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[23].df|dffe_array[31].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[31].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[23].df|dffe_array[31].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N13
dffeas \my_regfile|register[23].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].df|dffe_array[31].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N15
dffeas \my_regfile|register[24].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~208 (
// Equation(s):
// \my_regfile|data_readRegA[31]~208_combout  = (\my_regfile|register[23].df|dffe_array[31].df|q~q  & ((\my_regfile|register[24].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d0|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|register[24].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|d0|d3|and7~combout ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~208 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[31]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N29
dffeas \my_regfile|register[18].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N3
dffeas \my_regfile|register[17].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~205 (
// Equation(s):
// \my_regfile|data_readRegA[31]~205_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[31].df|q~q  & ((\my_regfile|register[18].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~205 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[31]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N5
dffeas \my_regfile|register[20].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N2
cycloneive_lcell_comb \my_regfile|register[19].df|dffe_array[31].df|q~feeder (
// Equation(s):
// \my_regfile|register[19].df|dffe_array[31].df|q~feeder_combout  = \my_processor|data_writeReg[31]~158_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~158_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[19].df|dffe_array[31].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[31].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[19].df|dffe_array[31].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N3
dffeas \my_regfile|register[19].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].df|dffe_array[31].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~206 (
// Equation(s):
// \my_regfile|data_readRegA[31]~206_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[31].df|q~q  & ((\my_regfile|register[20].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~206 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[31]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N27
dffeas \my_regfile|register[21].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N29
dffeas \my_regfile|register[22].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~207 (
// Equation(s):
// \my_regfile|data_readRegA[31]~207_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[31].df|q~q  & ((\my_regfile|register[22].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~207 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[31]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~209 (
// Equation(s):
// \my_regfile|data_readRegA[31]~209_combout  = (\my_regfile|data_readRegA[31]~208_combout  & (\my_regfile|data_readRegA[31]~205_combout  & (\my_regfile|data_readRegA[31]~206_combout  & \my_regfile|data_readRegA[31]~207_combout )))

	.dataa(\my_regfile|data_readRegA[31]~208_combout ),
	.datab(\my_regfile|data_readRegA[31]~205_combout ),
	.datac(\my_regfile|data_readRegA[31]~206_combout ),
	.datad(\my_regfile|data_readRegA[31]~207_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~209 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N13
dffeas \my_regfile|register[13].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N1
dffeas \my_regfile|register[14].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~202 (
// Equation(s):
// \my_regfile|data_readRegA[31]~202_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[31].df|q~q  & ((\my_regfile|register[13].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~202 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[31]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \my_regfile|register[15].df|dffe_array[31].df|q~feeder (
// Equation(s):
// \my_regfile|register[15].df|dffe_array[31].df|q~feeder_combout  = \my_processor|data_writeReg[31]~158_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~158_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[15].df|dffe_array[31].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[31].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[15].df|dffe_array[31].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N31
dffeas \my_regfile|register[15].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[15].df|dffe_array[31].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N25
dffeas \my_regfile|register[16].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~203 (
// Equation(s):
// \my_regfile|data_readRegA[31]~203_combout  = (\my_regfile|register[15].df|dffe_array[31].df|q~q  & (((\my_regfile|register[16].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|d0|d3|and0~combout ),
	.datad(\my_regfile|register[16].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~203 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[31]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N25
dffeas \my_regfile|register[9].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N11
dffeas \my_regfile|register[10].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~200 (
// Equation(s):
// \my_regfile|data_readRegA[31]~200_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[31].df|q~q  & ((\my_regfile|register[9].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~200 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[31]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N23
dffeas \my_regfile|register[11].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N28
cycloneive_lcell_comb \my_regfile|register[12].df|dffe_array[31].df|q~feeder (
// Equation(s):
// \my_regfile|register[12].df|dffe_array[31].df|q~feeder_combout  = \my_processor|data_writeReg[31]~158_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~158_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[12].df|dffe_array[31].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[31].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[12].df|dffe_array[31].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N29
dffeas \my_regfile|register[12].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].df|dffe_array[31].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~201 (
// Equation(s):
// \my_regfile|data_readRegA[31]~201_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[31].df|q~q  & ((\my_regfile|register[12].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d2|and4~combout )))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~201 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[31]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~204 (
// Equation(s):
// \my_regfile|data_readRegA[31]~204_combout  = (\my_regfile|data_readRegA[31]~202_combout  & (\my_regfile|data_readRegA[31]~203_combout  & (\my_regfile|data_readRegA[31]~200_combout  & \my_regfile|data_readRegA[31]~201_combout )))

	.dataa(\my_regfile|data_readRegA[31]~202_combout ),
	.datab(\my_regfile|data_readRegA[31]~203_combout ),
	.datac(\my_regfile|data_readRegA[31]~200_combout ),
	.datad(\my_regfile|data_readRegA[31]~201_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~204 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N17
dffeas \my_regfile|register[29].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~748 (
// Equation(s):
// \my_regfile|data_readRegA[31]~748_combout  = (((\my_regfile|register[29].df|dffe_array[31].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [20])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|d0|d2|and5~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|register[29].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~748_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~748 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[31]~748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N15
dffeas \my_regfile|register[27].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N21
dffeas \my_regfile|register[28].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~211 (
// Equation(s):
// \my_regfile|data_readRegA[31]~211_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[31].df|q~q  & ((\my_regfile|register[28].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~211 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[31]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N31
dffeas \my_regfile|register[25].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N9
dffeas \my_regfile|register[26].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~210 (
// Equation(s):
// \my_regfile|data_readRegA[31]~210_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[31].df|q~q  & ((\my_regfile|register[25].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d4|and1~combout )))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~210 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[31]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N27
dffeas \my_regfile|register[30].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N25
dffeas \my_regfile|register[31].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~212 (
// Equation(s):
// \my_regfile|data_readRegA[31]~212_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[31].df|q~q  & ((\my_regfile|register[31].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d4|and7~combout )))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~212 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[31]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~213 (
// Equation(s):
// \my_regfile|data_readRegA[31]~213_combout  = (\my_regfile|data_readRegA[31]~748_combout  & (\my_regfile|data_readRegA[31]~211_combout  & (\my_regfile|data_readRegA[31]~210_combout  & \my_regfile|data_readRegA[31]~212_combout )))

	.dataa(\my_regfile|data_readRegA[31]~748_combout ),
	.datab(\my_regfile|data_readRegA[31]~211_combout ),
	.datac(\my_regfile|data_readRegA[31]~210_combout ),
	.datad(\my_regfile|data_readRegA[31]~212_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~213 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~214 (
// Equation(s):
// \my_regfile|data_readRegA[31]~214_combout  = (\my_regfile|data_readRegA[31]~199_combout  & (\my_regfile|data_readRegA[31]~209_combout  & (\my_regfile|data_readRegA[31]~204_combout  & \my_regfile|data_readRegA[31]~213_combout )))

	.dataa(\my_regfile|data_readRegA[31]~199_combout ),
	.datab(\my_regfile|data_readRegA[31]~209_combout ),
	.datac(\my_regfile|data_readRegA[31]~204_combout ),
	.datad(\my_regfile|data_readRegA[31]~213_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~214 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \my_processor|data_writeReg[16]~52 (
// Equation(s):
// \my_processor|data_writeReg[16]~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((!\my_processor|alu_opcode[2]~6_combout  & \my_imem|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\my_processor|alu_opcode[2]~6_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~52 .lut_mask = 16'hDDCC;
defparam \my_processor|data_writeReg[16]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N2
cycloneive_lcell_comb \my_processor|data_writeReg[16]~53 (
// Equation(s):
// \my_processor|data_writeReg[16]~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_imem|altsyncram_component|auto_generated|q_a [2] & !\my_processor|alu_opcode[2]~6_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [11]))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_imem|altsyncram_component|auto_generated|q_a [2] & ((!\my_processor|alu_opcode[2]~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|alu_opcode[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~53 .lut_mask = 16'h0ACE;
defparam \my_processor|data_writeReg[16]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~52 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[9]~669_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[11]~647_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[11]~647_combout ),
	.datad(\my_regfile|data_readRegA[9]~669_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~52 .lut_mask = 16'hC840;
defparam \my_processor|my_alu|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~53 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~53_combout  = (\my_processor|my_alu|ShiftLeft0~5_combout  & ((\my_regfile|data_readRegA[12]~625_combout ) # ((\my_processor|my_alu|ShiftLeft0~9_combout  & \my_regfile|data_readRegA[10]~691_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~5_combout  & (\my_processor|my_alu|ShiftLeft0~9_combout  & ((\my_regfile|data_readRegA[10]~691_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_regfile|data_readRegA[12]~625_combout ),
	.datad(\my_regfile|data_readRegA[10]~691_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~53 .lut_mask = 16'hECA0;
defparam \my_processor|my_alu|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~32 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~32_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[5]~171_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[7]~127_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[5]~171_combout ),
	.datad(\my_regfile|data_readRegA[7]~127_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~32 .lut_mask = 16'hC480;
defparam \my_processor|my_alu|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~33 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~33_combout  = (\my_processor|my_alu|ShiftLeft0~5_combout  & ((\my_regfile|data_readRegA[8]~713_combout ) # ((\my_processor|my_alu|ShiftLeft0~9_combout  & \my_regfile|data_readRegA[6]~149_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~5_combout  & (\my_processor|my_alu|ShiftLeft0~9_combout  & ((\my_regfile|data_readRegA[6]~149_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_regfile|data_readRegA[8]~713_combout ),
	.datad(\my_regfile|data_readRegA[6]~149_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~33 .lut_mask = 16'hECA0;
defparam \my_processor|my_alu|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~34 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~34_combout  = (\my_processor|my_alu|ShiftLeft0~32_combout ) # (\my_processor|my_alu|ShiftLeft0~33_combout )

	.dataa(\my_processor|my_alu|ShiftLeft0~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~34 .lut_mask = 16'hFFAA;
defparam \my_processor|my_alu|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~54 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftLeft0~34_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|ShiftLeft0~52_combout ) # ((\my_processor|my_alu|ShiftLeft0~53_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~52_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~53_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~54 .lut_mask = 16'hFE32;
defparam \my_processor|my_alu|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~86 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[17]~495_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[19]~473_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[17]~495_combout ),
	.datad(\my_regfile|data_readRegA[19]~473_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~86 .lut_mask = 16'hC480;
defparam \my_processor|my_alu|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~87 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~87_combout  = (\my_processor|my_alu|ShiftLeft0~9_combout  & ((\my_regfile|data_readRegA[18]~517_combout ) # ((\my_processor|my_alu|ShiftLeft0~5_combout  & \my_regfile|data_readRegA[20]~451_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~9_combout  & (\my_processor|my_alu|ShiftLeft0~5_combout  & ((\my_regfile|data_readRegA[20]~451_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datac(\my_regfile|data_readRegA[18]~517_combout ),
	.datad(\my_regfile|data_readRegA[20]~451_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~87 .lut_mask = 16'hECA0;
defparam \my_processor|my_alu|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~72 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~72_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[13]~582_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[15]~560_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[15]~560_combout ),
	.datad(\my_regfile|data_readRegA[13]~582_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~72 .lut_mask = 16'hC840;
defparam \my_processor|my_alu|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~73 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_regfile|data_readRegA[14]~604_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[14]~604_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~73 .lut_mask = 16'h2200;
defparam \my_processor|my_alu|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~74 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~74_combout  = (\my_processor|my_alu|ShiftLeft0~72_combout ) # ((\my_processor|my_alu|ShiftLeft0~73_combout ) # ((\my_processor|my_alu|ShiftLeft0~5_combout  & \my_regfile|data_readRegA[16]~539_combout )))

	.dataa(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~72_combout ),
	.datac(\my_regfile|data_readRegA[16]~539_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~74 .lut_mask = 16'hFFEC;
defparam \my_processor|my_alu|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~88 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftLeft0~74_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|ShiftLeft0~86_combout ) # ((\my_processor|my_alu|ShiftLeft0~87_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~86_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~87_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~88 .lut_mask = 16'hFE32;
defparam \my_processor|my_alu|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \my_processor|data_writeReg[20]~76 (
// Equation(s):
// \my_processor|data_writeReg[20]~76_combout  = (\my_processor|data_writeReg[16]~52_combout  & (\my_processor|data_writeReg[16]~53_combout )) # (!\my_processor|data_writeReg[16]~52_combout  & ((\my_processor|data_writeReg[16]~53_combout  & 
// (\my_processor|my_alu|ShiftLeft0~54_combout )) # (!\my_processor|data_writeReg[16]~53_combout  & ((\my_processor|my_alu|ShiftLeft0~88_combout )))))

	.dataa(\my_processor|data_writeReg[16]~52_combout ),
	.datab(\my_processor|data_writeReg[16]~53_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~54_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~88_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~76 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[20]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \my_processor|data_writeReg[20]~77 (
// Equation(s):
// \my_processor|data_writeReg[20]~77_combout  = (\my_processor|data_writeReg[16]~52_combout  & ((\my_processor|data_writeReg[20]~76_combout  & ((\my_processor|my_alu|ShiftRight0~85_combout ))) # (!\my_processor|data_writeReg[20]~76_combout  & 
// (\my_processor|my_alu|ShiftLeft0~17_combout )))) # (!\my_processor|data_writeReg[16]~52_combout  & (((\my_processor|data_writeReg[20]~76_combout ))))

	.dataa(\my_processor|data_writeReg[16]~52_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~17_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~85_combout ),
	.datad(\my_processor|data_writeReg[20]~76_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~77 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[20]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \my_processor|data_writeReg[16]~56 (
// Equation(s):
// \my_processor|data_writeReg[16]~56_combout  = (\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|alu_opcode[0]~9_combout ) # (!\my_processor|alu_opcode[1]~7_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_opcode[2]~8_combout ),
	.datac(\my_processor|alu_opcode[1]~7_combout ),
	.datad(\my_processor|alu_opcode[0]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~56 .lut_mask = 16'hCC0C;
defparam \my_processor|data_writeReg[16]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \my_processor|data_writeReg[16]~57 (
// Equation(s):
// \my_processor|data_writeReg[16]~57_combout  = (\my_processor|alu_opcode[2]~8_combout  & (\my_processor|alu_opcode[1]~7_combout )) # (!\my_processor|alu_opcode[2]~8_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// \my_processor|alu_opcode[0]~9_combout ))))

	.dataa(\my_processor|alu_opcode[1]~7_combout ),
	.datab(\my_processor|alu_opcode[2]~8_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|alu_opcode[0]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~57 .lut_mask = 16'hB888;
defparam \my_processor|data_writeReg[16]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \my_processor|data_writeReg[20]~78 (
// Equation(s):
// \my_processor|data_writeReg[20]~78_combout  = (\my_processor|data_writeReg[16]~56_combout  & ((\my_processor|data_writeReg[16]~57_combout  & (\my_regfile|data_readRegA[20]~451_combout )) # (!\my_processor|data_writeReg[16]~57_combout  & 
// ((\my_processor|my_alu|Add1~40_combout ))))) # (!\my_processor|data_writeReg[16]~56_combout  & (((!\my_processor|data_writeReg[16]~57_combout ))))

	.dataa(\my_processor|data_writeReg[16]~56_combout ),
	.datab(\my_regfile|data_readRegA[20]~451_combout ),
	.datac(\my_processor|data_writeReg[16]~57_combout ),
	.datad(\my_processor|my_alu|Add1~40_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~78 .lut_mask = 16'h8F85;
defparam \my_processor|data_writeReg[20]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \my_processor|data_writeReg[20]~79 (
// Equation(s):
// \my_processor|data_writeReg[20]~79_combout  = (\my_processor|alu_opcode[2]~8_combout  & (((\my_processor|data_writeReg[20]~78_combout )))) # (!\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|data_writeReg[20]~78_combout  & 
// ((\my_processor|data_writeReg[20]~77_combout ))) # (!\my_processor|data_writeReg[20]~78_combout  & (\my_regfile|data_readRegA[31]~214_combout ))))

	.dataa(\my_processor|alu_opcode[2]~8_combout ),
	.datab(\my_regfile|data_readRegA[31]~214_combout ),
	.datac(\my_processor|data_writeReg[20]~77_combout ),
	.datad(\my_processor|data_writeReg[20]~78_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~79 .lut_mask = 16'hFA44;
defparam \my_processor|data_writeReg[20]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \my_processor|data_writeReg[20]~80 (
// Equation(s):
// \my_processor|data_writeReg[20]~80_combout  = (\my_processor|data_writeReg[16]~27_combout  & ((\my_processor|my_alu|Selector29~16_combout  & (\my_processor|my_alu|Add0~40_combout )) # (!\my_processor|my_alu|Selector29~16_combout  & 
// ((\my_processor|data_writeReg[20]~79_combout )))))

	.dataa(\my_processor|my_alu|Selector29~16_combout ),
	.datab(\my_processor|data_writeReg[16]~27_combout ),
	.datac(\my_processor|my_alu|Add0~40_combout ),
	.datad(\my_processor|data_writeReg[20]~79_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~80 .lut_mask = 16'hC480;
defparam \my_processor|data_writeReg[20]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N31
dffeas \my_regfile|register[9].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N13
dffeas \my_regfile|register[10].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~436 (
// Equation(s):
// \my_regfile|data_readRegA[20]~436_combout  = (\my_regfile|register[9].df|dffe_array[20].df|q~q  & (((\my_regfile|register[10].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~436 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[20]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N25
dffeas \my_regfile|register[15].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N19
dffeas \my_regfile|register[16].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~439 (
// Equation(s):
// \my_regfile|data_readRegA[20]~439_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[20].df|q~q  & ((\my_regfile|register[15].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~439 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[20]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N11
dffeas \my_regfile|register[13].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneive_lcell_comb \my_regfile|register[14].df|dffe_array[20].df|q~feeder (
// Equation(s):
// \my_regfile|register[14].df|dffe_array[20].df|q~feeder_combout  = \my_processor|data_writeReg[20]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~80_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[14].df|dffe_array[20].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[20].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[14].df|dffe_array[20].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N5
dffeas \my_regfile|register[14].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[14].df|dffe_array[20].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~438 (
// Equation(s):
// \my_regfile|data_readRegA[20]~438_combout  = (\my_regfile|register[13].df|dffe_array[20].df|q~q  & ((\my_regfile|register[14].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d0|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|register[14].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|d0|d2|and5~combout ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~438 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[20]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N23
dffeas \my_regfile|register[11].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N21
dffeas \my_regfile|register[12].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~437 (
// Equation(s):
// \my_regfile|data_readRegA[20]~437_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[20].df|q~q  & ((\my_regfile|register[12].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~437 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[20]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~440 (
// Equation(s):
// \my_regfile|data_readRegA[20]~440_combout  = (\my_regfile|data_readRegA[20]~436_combout  & (\my_regfile|data_readRegA[20]~439_combout  & (\my_regfile|data_readRegA[20]~438_combout  & \my_regfile|data_readRegA[20]~437_combout )))

	.dataa(\my_regfile|data_readRegA[20]~436_combout ),
	.datab(\my_regfile|data_readRegA[20]~439_combout ),
	.datac(\my_regfile|data_readRegA[20]~438_combout ),
	.datad(\my_regfile|data_readRegA[20]~437_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~440 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N27
dffeas \my_regfile|register[17].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N21
dffeas \my_regfile|register[18].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~441 (
// Equation(s):
// \my_regfile|data_readRegA[20]~441_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[20].df|q~q  & ((\my_regfile|register[18].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~441 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[20]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N23
dffeas \my_regfile|register[19].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N9
dffeas \my_regfile|register[20].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~442 (
// Equation(s):
// \my_regfile|data_readRegA[20]~442_combout  = (\my_regfile|register[19].df|dffe_array[20].df|q~q  & (((\my_regfile|register[20].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~442 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[20]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N17
dffeas \my_regfile|register[22].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N7
dffeas \my_regfile|register[21].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~443 (
// Equation(s):
// \my_regfile|data_readRegA[20]~443_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[20].df|q~q  & ((\my_regfile|register[22].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d3|and6~combout )))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~443 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[20]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N11
dffeas \my_regfile|register[23].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N13
dffeas \my_regfile|register[24].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~444 (
// Equation(s):
// \my_regfile|data_readRegA[20]~444_combout  = (\my_regfile|register[23].df|dffe_array[20].df|q~q  & (((\my_regfile|register[24].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~444 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[20]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~445 (
// Equation(s):
// \my_regfile|data_readRegA[20]~445_combout  = (\my_regfile|data_readRegA[20]~441_combout  & (\my_regfile|data_readRegA[20]~442_combout  & (\my_regfile|data_readRegA[20]~443_combout  & \my_regfile|data_readRegA[20]~444_combout )))

	.dataa(\my_regfile|data_readRegA[20]~441_combout ),
	.datab(\my_regfile|data_readRegA[20]~442_combout ),
	.datac(\my_regfile|data_readRegA[20]~443_combout ),
	.datad(\my_regfile|data_readRegA[20]~444_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~445 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N31
dffeas \my_regfile|register[26].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N13
dffeas \my_regfile|register[25].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~446 (
// Equation(s):
// \my_regfile|data_readRegA[20]~446_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[20].df|q~q  & ((\my_regfile|register[26].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d4|and2~combout )))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~446 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[20]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N29
dffeas \my_regfile|register[27].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N23
dffeas \my_regfile|register[28].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~447 (
// Equation(s):
// \my_regfile|data_readRegA[20]~447_combout  = (\my_regfile|d0|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[20].df|q~q  & ((\my_regfile|register[27].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d4|and3~combout )))) # 
// (!\my_regfile|d0|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and4~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~447 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[20]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N11
dffeas \my_regfile|register[29].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~448 (
// Equation(s):
// \my_regfile|data_readRegA[20]~448_combout  = (((\my_regfile|register[29].df|dffe_array[20].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [20])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|d0|d2|and5~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|register[29].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~448 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[20]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N27
dffeas \my_regfile|register[31].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N31
dffeas \my_regfile|register[30].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[20]~80_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~449 (
// Equation(s):
// \my_regfile|data_readRegA[20]~449_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[20].df|q~q  & ((\my_regfile|register[30].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|d0|d4|and6~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~449 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[20]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~450 (
// Equation(s):
// \my_regfile|data_readRegA[20]~450_combout  = (\my_regfile|data_readRegA[20]~446_combout  & (\my_regfile|data_readRegA[20]~447_combout  & (\my_regfile|data_readRegA[20]~448_combout  & \my_regfile|data_readRegA[20]~449_combout )))

	.dataa(\my_regfile|data_readRegA[20]~446_combout ),
	.datab(\my_regfile|data_readRegA[20]~447_combout ),
	.datac(\my_regfile|data_readRegA[20]~448_combout ),
	.datad(\my_regfile|data_readRegA[20]~449_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~450 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
cycloneive_lcell_comb \my_regfile|register[1].df|dffe_array[20].df|q~feeder (
// Equation(s):
// \my_regfile|register[1].df|dffe_array[20].df|q~feeder_combout  = \my_processor|data_writeReg[20]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[20]~80_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[1].df|dffe_array[20].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[20].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[1].df|dffe_array[20].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N23
dffeas \my_regfile|register[1].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[1].df|dffe_array[20].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N5
dffeas \my_regfile|register[2].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~430 (
// Equation(s):
// \my_regfile|data_readRegA[20]~430_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[20].df|q~q  & ((\my_regfile|register[2].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d1|and2~combout )))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~430 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[20]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N13
dffeas \my_regfile|register[7].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N27
dffeas \my_regfile|register[8].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~434 (
// Equation(s):
// \my_regfile|data_readRegA[20]~434_combout  = (\my_regfile|register[7].df|dffe_array[20].df|q~q  & (((\my_regfile|register[8].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~434 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[20]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N11
dffeas \my_regfile|register[6].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N17
dffeas \my_regfile|register[5].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~433 (
// Equation(s):
// \my_regfile|data_readRegA[20]~433_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[20].df|q~q  & ((\my_regfile|register[5].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d1|and5~combout )))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~433 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[20]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N1
dffeas \my_regfile|register[3].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N13
dffeas \my_regfile|register[4].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~431 (
// Equation(s):
// \my_regfile|data_readRegA[20]~431_combout  = (\my_regfile|register[4].df|dffe_array[20].df|q~q ) # ((\my_regfile|d1|d0|and0~1_combout ) # ((!\my_regfile|d0|d1|and0~4_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\my_regfile|register[4].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d1|d0|and0~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~431 .lut_mask = 16'hEFFF;
defparam \my_regfile|data_readRegA[20]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~432 (
// Equation(s):
// \my_regfile|data_readRegA[20]~432_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[20]~431_combout  & ((\my_regfile|register[3].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|register[3].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|d0|d1|and0~combout ),
	.datad(\my_regfile|data_readRegA[20]~431_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~432 .lut_mask = 16'h0B00;
defparam \my_regfile|data_readRegA[20]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~435 (
// Equation(s):
// \my_regfile|data_readRegA[20]~435_combout  = (\my_regfile|data_readRegA[20]~430_combout  & (\my_regfile|data_readRegA[20]~434_combout  & (\my_regfile|data_readRegA[20]~433_combout  & \my_regfile|data_readRegA[20]~432_combout )))

	.dataa(\my_regfile|data_readRegA[20]~430_combout ),
	.datab(\my_regfile|data_readRegA[20]~434_combout ),
	.datac(\my_regfile|data_readRegA[20]~433_combout ),
	.datad(\my_regfile|data_readRegA[20]~432_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~435 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~451 (
// Equation(s):
// \my_regfile|data_readRegA[20]~451_combout  = (\my_regfile|data_readRegA[20]~440_combout  & (\my_regfile|data_readRegA[20]~445_combout  & (\my_regfile|data_readRegA[20]~450_combout  & \my_regfile|data_readRegA[20]~435_combout )))

	.dataa(\my_regfile|data_readRegA[20]~440_combout ),
	.datab(\my_regfile|data_readRegA[20]~445_combout ),
	.datac(\my_regfile|data_readRegA[20]~450_combout ),
	.datad(\my_regfile|data_readRegA[20]~435_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~451 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \my_processor|my_alu|Add0~42 (
// Equation(s):
// \my_processor|my_alu|Add0~42_combout  = (\my_regfile|data_readRegA[21]~408_combout  & (!\my_processor|my_alu|Add0~41 )) # (!\my_regfile|data_readRegA[21]~408_combout  & ((\my_processor|my_alu|Add0~41 ) # (GND)))
// \my_processor|my_alu|Add0~43  = CARRY((!\my_processor|my_alu|Add0~41 ) # (!\my_regfile|data_readRegA[21]~408_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[21]~408_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~41 ),
	.combout(\my_processor|my_alu|Add0~42_combout ),
	.cout(\my_processor|my_alu|Add0~43 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~42 .lut_mask = 16'h3C3F;
defparam \my_processor|my_alu|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~39 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~39_combout  = (\my_processor|my_alu|ShiftLeft0~5_combout  & ((\my_regfile|data_readRegA[9]~669_combout ) # ((\my_processor|my_alu|ShiftLeft0~9_combout  & \my_regfile|data_readRegA[7]~127_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~5_combout  & (\my_processor|my_alu|ShiftLeft0~9_combout  & ((\my_regfile|data_readRegA[7]~127_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_regfile|data_readRegA[9]~669_combout ),
	.datad(\my_regfile|data_readRegA[7]~127_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~39 .lut_mask = 16'hECA0;
defparam \my_processor|my_alu|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~38 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[6]~149_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[8]~713_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[6]~149_combout ),
	.datad(\my_regfile|data_readRegA[8]~713_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~38 .lut_mask = 16'hA280;
defparam \my_processor|my_alu|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~40 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~40_combout  = (\my_processor|my_alu|ShiftLeft0~39_combout ) # (\my_processor|my_alu|ShiftLeft0~38_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~39_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~40 .lut_mask = 16'hFFF0;
defparam \my_processor|my_alu|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~56 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~56_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[10]~691_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[12]~625_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[12]~625_combout ),
	.datad(\my_regfile|data_readRegA[10]~691_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~56 .lut_mask = 16'hC840;
defparam \my_processor|my_alu|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~57 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~57_combout  = (\my_processor|my_alu|ShiftLeft0~5_combout  & ((\my_regfile|data_readRegA[13]~582_combout ) # ((\my_processor|my_alu|ShiftLeft0~9_combout  & \my_regfile|data_readRegA[11]~647_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~5_combout  & (\my_processor|my_alu|ShiftLeft0~9_combout  & (\my_regfile|data_readRegA[11]~647_combout )))

	.dataa(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_regfile|data_readRegA[11]~647_combout ),
	.datad(\my_regfile|data_readRegA[13]~582_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~57 .lut_mask = 16'hEAC0;
defparam \my_processor|my_alu|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~58 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~40_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftLeft0~56_combout ) 
// # (\my_processor|my_alu|ShiftLeft0~57_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~40_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~56_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~58 .lut_mask = 16'hDDD8;
defparam \my_processor|my_alu|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~90 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~90_combout  = (\my_processor|my_alu|ShiftLeft0~9_combout  & ((\my_regfile|data_readRegA[19]~473_combout ) # ((\my_regfile|data_readRegA[21]~408_combout  & \my_processor|my_alu|ShiftLeft0~5_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~9_combout  & (\my_regfile|data_readRegA[21]~408_combout  & (\my_processor|my_alu|ShiftLeft0~5_combout )))

	.dataa(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datab(\my_regfile|data_readRegA[21]~408_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datad(\my_regfile|data_readRegA[19]~473_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~90 .lut_mask = 16'hEAC0;
defparam \my_processor|my_alu|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~6 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~6 .lut_mask = 16'h00AA;
defparam \my_processor|my_alu|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~76 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_regfile|data_readRegA[14]~604_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[14]~604_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~76 .lut_mask = 16'hC000;
defparam \my_processor|my_alu|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~77 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~77_combout  = (\my_regfile|data_readRegA[15]~560_combout  & ((\my_processor|my_alu|ShiftLeft0~9_combout ) # ((\my_processor|my_alu|ShiftLeft0~5_combout  & \my_regfile|data_readRegA[17]~495_combout )))) # 
// (!\my_regfile|data_readRegA[15]~560_combout  & (((\my_processor|my_alu|ShiftLeft0~5_combout  & \my_regfile|data_readRegA[17]~495_combout ))))

	.dataa(\my_regfile|data_readRegA[15]~560_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datad(\my_regfile|data_readRegA[17]~495_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~77 .lut_mask = 16'hF888;
defparam \my_processor|my_alu|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~78 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~78_combout  = (\my_processor|my_alu|ShiftLeft0~76_combout ) # ((\my_processor|my_alu|ShiftLeft0~77_combout ) # ((\my_processor|my_alu|ShiftLeft0~6_combout  & \my_regfile|data_readRegA[16]~539_combout )))

	.dataa(\my_processor|my_alu|ShiftLeft0~6_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~76_combout ),
	.datac(\my_regfile|data_readRegA[16]~539_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~78 .lut_mask = 16'hFFEC;
defparam \my_processor|my_alu|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~89 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~89_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[18]~517_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[20]~451_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[18]~517_combout ),
	.datad(\my_regfile|data_readRegA[20]~451_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~89 .lut_mask = 16'hC480;
defparam \my_processor|my_alu|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~91 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~91_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftLeft0~78_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|ShiftLeft0~90_combout ) # ((\my_processor|my_alu|ShiftLeft0~89_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~90_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~78_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~89_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~91 .lut_mask = 16'hF5E4;
defparam \my_processor|my_alu|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~18 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[2]~106_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[4]~193_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[2]~106_combout ),
	.datad(\my_regfile|data_readRegA[4]~193_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~18 .lut_mask = 16'hA280;
defparam \my_processor|my_alu|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~19 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~19_combout  = (\my_processor|my_alu|ShiftLeft0~5_combout  & ((\my_regfile|data_readRegA[5]~171_combout ) # ((\my_processor|my_alu|ShiftLeft0~9_combout  & \my_regfile|data_readRegA[3]~85_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~5_combout  & (\my_processor|my_alu|ShiftLeft0~9_combout  & (\my_regfile|data_readRegA[3]~85_combout )))

	.dataa(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_regfile|data_readRegA[3]~85_combout ),
	.datad(\my_regfile|data_readRegA[5]~171_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~19 .lut_mask = 16'hEAC0;
defparam \my_processor|my_alu|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~20 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~20_combout  = (\my_processor|my_alu|ShiftLeft0~18_combout ) # (\my_processor|my_alu|ShiftLeft0~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~18_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~20 .lut_mask = 16'hFFF0;
defparam \my_processor|my_alu|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~21 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~21_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|my_alu|ShiftLeft0~7_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftLeft0~20_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|my_alu|ShiftLeft0~20_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~21 .lut_mask = 16'h7250;
defparam \my_processor|my_alu|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~22 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~22_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftLeft0~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~22 .lut_mask = 16'h0F00;
defparam \my_processor|my_alu|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \my_processor|data_writeReg[21]~81 (
// Equation(s):
// \my_processor|data_writeReg[21]~81_combout  = (\my_processor|data_writeReg[16]~52_combout  & ((\my_processor|data_writeReg[16]~53_combout ) # ((\my_processor|my_alu|ShiftLeft0~22_combout )))) # (!\my_processor|data_writeReg[16]~52_combout  & 
// (!\my_processor|data_writeReg[16]~53_combout  & (\my_processor|my_alu|ShiftLeft0~91_combout )))

	.dataa(\my_processor|data_writeReg[16]~52_combout ),
	.datab(\my_processor|data_writeReg[16]~53_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~91_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~81 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[21]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~32 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~32_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[30]~256_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[29]~235_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[29]~235_combout ),
	.datad(\my_regfile|data_readRegA[30]~256_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~32 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~87 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~87_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_regfile|data_readRegA[31]~214_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_regfile|data_readRegA[31]~214_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~32_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~32_combout ),
	.datad(\my_regfile|data_readRegA[31]~214_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~87 .lut_mask = 16'hFE10;
defparam \my_processor|my_alu|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~37 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~37_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[24]~365_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[22]~429_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[22]~429_combout ),
	.datad(\my_regfile|data_readRegA[24]~365_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~37 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~17 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[23]~387_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[21]~408_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[23]~387_combout ),
	.datad(\my_regfile|data_readRegA[21]~408_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~17 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~38 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~37_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~17_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~37_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~38 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~104 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~104_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_regfile|data_readRegA[25]~322_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[25]~322_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~104 .lut_mask = 16'h1100;
defparam \my_processor|my_alu|ShiftRight0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~34 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[28]~278_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[27]~300_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[28]~278_combout ),
	.datad(\my_regfile|data_readRegA[27]~300_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~34 .lut_mask = 16'hA280;
defparam \my_processor|my_alu|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~35 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~35_combout  = (\my_processor|my_alu|ShiftRight0~104_combout ) # ((\my_processor|my_alu|ShiftRight0~34_combout ) # ((\my_processor|my_alu|ShiftLeft0~6_combout  & \my_regfile|data_readRegA[26]~344_combout )))

	.dataa(\my_processor|my_alu|ShiftRight0~104_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~6_combout ),
	.datac(\my_regfile|data_readRegA[26]~344_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~35 .lut_mask = 16'hFFEA;
defparam \my_processor|my_alu|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~88 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~35_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~38_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~38_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~88 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~89 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~89_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftRight0~87_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|my_alu|ShiftRight0~88_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~87_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~88_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~89 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \my_processor|data_writeReg[21]~82 (
// Equation(s):
// \my_processor|data_writeReg[21]~82_combout  = (\my_processor|data_writeReg[16]~53_combout  & ((\my_processor|data_writeReg[21]~81_combout  & ((\my_processor|my_alu|ShiftRight0~89_combout ))) # (!\my_processor|data_writeReg[21]~81_combout  & 
// (\my_processor|my_alu|ShiftLeft0~58_combout )))) # (!\my_processor|data_writeReg[16]~53_combout  & (((\my_processor|data_writeReg[21]~81_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~58_combout ),
	.datab(\my_processor|data_writeReg[16]~53_combout ),
	.datac(\my_processor|data_writeReg[21]~81_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~89_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~82 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[21]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \my_processor|data_writeReg[21]~83 (
// Equation(s):
// \my_processor|data_writeReg[21]~83_combout  = (\my_processor|data_writeReg[16]~57_combout  & (\my_regfile|data_readRegA[21]~408_combout  & (\my_processor|data_writeReg[16]~56_combout ))) # (!\my_processor|data_writeReg[16]~57_combout  & 
// (((\my_processor|my_alu|Add1~42_combout ) # (!\my_processor|data_writeReg[16]~56_combout ))))

	.dataa(\my_processor|data_writeReg[16]~57_combout ),
	.datab(\my_regfile|data_readRegA[21]~408_combout ),
	.datac(\my_processor|data_writeReg[16]~56_combout ),
	.datad(\my_processor|my_alu|Add1~42_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~83 .lut_mask = 16'hD585;
defparam \my_processor|data_writeReg[21]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \my_processor|data_writeReg[21]~84 (
// Equation(s):
// \my_processor|data_writeReg[21]~84_combout  = (\my_processor|alu_opcode[2]~8_combout  & (((\my_processor|data_writeReg[21]~83_combout )))) # (!\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|data_writeReg[21]~83_combout  & 
// ((\my_processor|data_writeReg[21]~82_combout ))) # (!\my_processor|data_writeReg[21]~83_combout  & (\my_regfile|data_readRegA[31]~214_combout ))))

	.dataa(\my_processor|alu_opcode[2]~8_combout ),
	.datab(\my_regfile|data_readRegA[31]~214_combout ),
	.datac(\my_processor|data_writeReg[21]~82_combout ),
	.datad(\my_processor|data_writeReg[21]~83_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~84 .lut_mask = 16'hFA44;
defparam \my_processor|data_writeReg[21]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \my_processor|data_writeReg[21]~85 (
// Equation(s):
// \my_processor|data_writeReg[21]~85_combout  = (\my_processor|data_writeReg[16]~27_combout  & ((\my_processor|my_alu|Selector29~16_combout  & (\my_processor|my_alu|Add0~42_combout )) # (!\my_processor|my_alu|Selector29~16_combout  & 
// ((\my_processor|data_writeReg[21]~84_combout )))))

	.dataa(\my_processor|data_writeReg[16]~27_combout ),
	.datab(\my_processor|my_alu|Add0~42_combout ),
	.datac(\my_processor|my_alu|Selector29~16_combout ),
	.datad(\my_processor|data_writeReg[21]~84_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~85 .lut_mask = 16'h8A80;
defparam \my_processor|data_writeReg[21]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
cycloneive_lcell_comb \my_regfile|register[2].df|dffe_array[21].df|q~feeder (
// Equation(s):
// \my_regfile|register[2].df|dffe_array[21].df|q~feeder_combout  = \my_processor|data_writeReg[21]~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[21]~85_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[2].df|dffe_array[21].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[21].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[2].df|dffe_array[21].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N15
dffeas \my_regfile|register[2].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].df|dffe_array[21].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N9
dffeas \my_regfile|register[1].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~388 (
// Equation(s):
// \my_regfile|data_readRegA[21]~388_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[21].df|q~q  & ((\my_regfile|register[1].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~388 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[21]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N5
dffeas \my_regfile|register[6].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N3
dffeas \my_regfile|register[5].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~391 (
// Equation(s):
// \my_regfile|data_readRegA[21]~391_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[21].df|q~q  & ((\my_regfile|register[5].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[21].df|q~q )) # (!\my_regfile|d0|d1|and5~combout )))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~391 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[21]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N9
dffeas \my_regfile|register[3].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N7
dffeas \my_regfile|register[4].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~389 (
// Equation(s):
// \my_regfile|data_readRegA[21]~389_combout  = ((\my_regfile|d1|d0|and0~1_combout ) # ((\my_regfile|register[4].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d1|d0|and0~1_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~389 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[21]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~390 (
// Equation(s):
// \my_regfile|data_readRegA[21]~390_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[21]~389_combout  & ((\my_regfile|register[3].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|data_readRegA[21]~389_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~390 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[21]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N29
dffeas \my_regfile|register[8].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N27
dffeas \my_regfile|register[7].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~392 (
// Equation(s):
// \my_regfile|data_readRegA[21]~392_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[21].df|q~q  & ((\my_regfile|register[8].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~392 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[21]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~393 (
// Equation(s):
// \my_regfile|data_readRegA[21]~393_combout  = (\my_regfile|data_readRegA[21]~388_combout  & (\my_regfile|data_readRegA[21]~391_combout  & (\my_regfile|data_readRegA[21]~390_combout  & \my_regfile|data_readRegA[21]~392_combout )))

	.dataa(\my_regfile|data_readRegA[21]~388_combout ),
	.datab(\my_regfile|data_readRegA[21]~391_combout ),
	.datac(\my_regfile|data_readRegA[21]~390_combout ),
	.datad(\my_regfile|data_readRegA[21]~392_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~393 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N23
dffeas \my_regfile|register[27].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N13
dffeas \my_regfile|register[28].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~405 (
// Equation(s):
// \my_regfile|data_readRegA[21]~405_combout  = (\my_regfile|register[27].df|dffe_array[21].df|q~q  & (((\my_regfile|register[28].df|dffe_array[21].df|q~q )) # (!\my_regfile|d0|d4|and4~combout ))) # (!\my_regfile|register[27].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d0|d4|and4~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~405 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[21]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N1
dffeas \my_regfile|register[29].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~752 (
// Equation(s):
// \my_regfile|data_readRegA[21]~752_combout  = (((\my_regfile|register[29].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [20])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|d0|d2|and5~0_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~752_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~752 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[21]~752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N29
dffeas \my_regfile|register[31].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N23
dffeas \my_regfile|register[30].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~406 (
// Equation(s):
// \my_regfile|data_readRegA[21]~406_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[21].df|q~q  & ((\my_regfile|register[31].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[21].df|q~q )) # (!\my_regfile|d0|d4|and7~combout )))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~406 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[21]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N15
dffeas \my_regfile|register[26].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N25
dffeas \my_regfile|register[25].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~404 (
// Equation(s):
// \my_regfile|data_readRegA[21]~404_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[21].df|q~q  & ((\my_regfile|register[25].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|d0|d4|and1~combout ),
	.datad(\my_regfile|register[25].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~404 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[21]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~407 (
// Equation(s):
// \my_regfile|data_readRegA[21]~407_combout  = (\my_regfile|data_readRegA[21]~405_combout  & (\my_regfile|data_readRegA[21]~752_combout  & (\my_regfile|data_readRegA[21]~406_combout  & \my_regfile|data_readRegA[21]~404_combout )))

	.dataa(\my_regfile|data_readRegA[21]~405_combout ),
	.datab(\my_regfile|data_readRegA[21]~752_combout ),
	.datac(\my_regfile|data_readRegA[21]~406_combout ),
	.datad(\my_regfile|data_readRegA[21]~404_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~407 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N7
dffeas \my_regfile|register[23].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N1
dffeas \my_regfile|register[24].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~402 (
// Equation(s):
// \my_regfile|data_readRegA[21]~402_combout  = (\my_regfile|register[23].df|dffe_array[21].df|q~q  & (((\my_regfile|register[24].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~402 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[21]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N9
dffeas \my_regfile|register[18].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N23
dffeas \my_regfile|register[17].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~399 (
// Equation(s):
// \my_regfile|data_readRegA[21]~399_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[21].df|q~q  & ((\my_regfile|register[18].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[21].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~399 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[21]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N11
dffeas \my_regfile|register[20].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N13
dffeas \my_regfile|register[19].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~400 (
// Equation(s):
// \my_regfile|data_readRegA[21]~400_combout  = (\my_regfile|register[20].df|dffe_array[21].df|q~q  & (((\my_regfile|register[19].df|dffe_array[21].df|q~q )) # (!\my_regfile|d0|d3|and3~combout ))) # (!\my_regfile|register[20].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|d0|d3|and4~combout ),
	.datad(\my_regfile|register[19].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~400 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegA[21]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N29
dffeas \my_regfile|register[21].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N11
dffeas \my_regfile|register[22].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~401 (
// Equation(s):
// \my_regfile|data_readRegA[21]~401_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[21].df|q~q  & ((\my_regfile|register[22].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|d0|d3|and6~combout ),
	.datad(\my_regfile|register[22].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~401 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[21]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~403 (
// Equation(s):
// \my_regfile|data_readRegA[21]~403_combout  = (\my_regfile|data_readRegA[21]~402_combout  & (\my_regfile|data_readRegA[21]~399_combout  & (\my_regfile|data_readRegA[21]~400_combout  & \my_regfile|data_readRegA[21]~401_combout )))

	.dataa(\my_regfile|data_readRegA[21]~402_combout ),
	.datab(\my_regfile|data_readRegA[21]~399_combout ),
	.datac(\my_regfile|data_readRegA[21]~400_combout ),
	.datad(\my_regfile|data_readRegA[21]~401_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~403 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N3
dffeas \my_regfile|register[15].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N11
dffeas \my_regfile|register[16].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~397 (
// Equation(s):
// \my_regfile|data_readRegA[21]~397_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[21].df|q~q  & ((\my_regfile|register[15].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[21].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~397 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[21]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N21
dffeas \my_regfile|register[13].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N23
dffeas \my_regfile|register[14].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~396 (
// Equation(s):
// \my_regfile|data_readRegA[21]~396_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[21].df|q~q  & ((\my_regfile|register[13].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[21].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~396 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[21]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N15
dffeas \my_regfile|register[9].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N25
dffeas \my_regfile|register[10].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~394 (
// Equation(s):
// \my_regfile|data_readRegA[21]~394_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[21].df|q~q  & ((\my_regfile|register[9].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~394 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[21]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N7
dffeas \my_regfile|register[11].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N13
dffeas \my_regfile|register[12].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~395 (
// Equation(s):
// \my_regfile|data_readRegA[21]~395_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[21].df|q~q  & ((\my_regfile|register[12].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~395 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[21]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~398 (
// Equation(s):
// \my_regfile|data_readRegA[21]~398_combout  = (\my_regfile|data_readRegA[21]~397_combout  & (\my_regfile|data_readRegA[21]~396_combout  & (\my_regfile|data_readRegA[21]~394_combout  & \my_regfile|data_readRegA[21]~395_combout )))

	.dataa(\my_regfile|data_readRegA[21]~397_combout ),
	.datab(\my_regfile|data_readRegA[21]~396_combout ),
	.datac(\my_regfile|data_readRegA[21]~394_combout ),
	.datad(\my_regfile|data_readRegA[21]~395_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~398 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~408 (
// Equation(s):
// \my_regfile|data_readRegA[21]~408_combout  = (\my_regfile|data_readRegA[21]~393_combout  & (\my_regfile|data_readRegA[21]~407_combout  & (\my_regfile|data_readRegA[21]~403_combout  & \my_regfile|data_readRegA[21]~398_combout )))

	.dataa(\my_regfile|data_readRegA[21]~393_combout ),
	.datab(\my_regfile|data_readRegA[21]~407_combout ),
	.datac(\my_regfile|data_readRegA[21]~403_combout ),
	.datad(\my_regfile|data_readRegA[21]~398_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~408 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \my_processor|my_alu|Add0~44 (
// Equation(s):
// \my_processor|my_alu|Add0~44_combout  = (\my_regfile|data_readRegA[22]~429_combout  & (\my_processor|my_alu|Add0~43  $ (GND))) # (!\my_regfile|data_readRegA[22]~429_combout  & (!\my_processor|my_alu|Add0~43  & VCC))
// \my_processor|my_alu|Add0~45  = CARRY((\my_regfile|data_readRegA[22]~429_combout  & !\my_processor|my_alu|Add0~43 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[22]~429_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~43 ),
	.combout(\my_processor|my_alu|Add0~44_combout ),
	.cout(\my_processor|my_alu|Add0~45 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~44 .lut_mask = 16'hC30C;
defparam \my_processor|my_alu|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
cycloneive_lcell_comb \my_processor|data_writeReg[22]~88 (
// Equation(s):
// \my_processor|data_writeReg[22]~88_combout  = (\my_processor|data_writeReg[16]~57_combout  & (\my_regfile|data_readRegA[22]~429_combout  & (\my_processor|data_writeReg[16]~56_combout ))) # (!\my_processor|data_writeReg[16]~57_combout  & 
// (((\my_processor|my_alu|Add1~44_combout ) # (!\my_processor|data_writeReg[16]~56_combout ))))

	.dataa(\my_regfile|data_readRegA[22]~429_combout ),
	.datab(\my_processor|data_writeReg[16]~57_combout ),
	.datac(\my_processor|data_writeReg[16]~56_combout ),
	.datad(\my_processor|my_alu|Add1~44_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~88 .lut_mask = 16'hB383;
defparam \my_processor|data_writeReg[22]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
cycloneive_lcell_comb \my_processor|data_writeReg[22]~86 (
// Equation(s):
// \my_processor|data_writeReg[22]~86_combout  = (\my_processor|data_writeReg[16]~53_combout  & ((\my_processor|data_writeReg[16]~52_combout ) # ((\my_processor|my_alu|ShiftLeft0~62_combout )))) # (!\my_processor|data_writeReg[16]~53_combout  & 
// (!\my_processor|data_writeReg[16]~52_combout  & ((\my_processor|my_alu|ShiftLeft0~95_combout ))))

	.dataa(\my_processor|data_writeReg[16]~53_combout ),
	.datab(\my_processor|data_writeReg[16]~52_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~62_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~86 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[22]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~91 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~91_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftLeft0~4_combout  & ((\my_regfile|data_readRegA[31]~214_combout ))) # (!\my_processor|my_alu|ShiftLeft0~4_combout  & 
// (\my_regfile|data_readRegA[30]~256_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_regfile|data_readRegA[30]~256_combout ),
	.datad(\my_regfile|data_readRegA[31]~214_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~91 .lut_mask = 16'hC840;
defparam \my_processor|my_alu|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~53 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~53_combout  = (\my_processor|my_alu|ShiftLeft0~6_combout  & ((\my_regfile|data_readRegA[27]~300_combout ) # ((\my_processor|my_alu|ShiftLeft0~5_combout  & \my_regfile|data_readRegA[26]~344_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~6_combout  & (\my_processor|my_alu|ShiftLeft0~5_combout  & ((\my_regfile|data_readRegA[26]~344_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~6_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datac(\my_regfile|data_readRegA[27]~300_combout ),
	.datad(\my_regfile|data_readRegA[26]~344_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~53 .lut_mask = 16'hECA0;
defparam \my_processor|my_alu|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~54 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[29]~235_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[28]~278_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[28]~278_combout ),
	.datad(\my_regfile|data_readRegA[29]~235_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~54 .lut_mask = 16'hC840;
defparam \my_processor|my_alu|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~56 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~56_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[25]~322_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[23]~387_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[23]~387_combout ),
	.datad(\my_regfile|data_readRegA[25]~322_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~56 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~57 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~57_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~56_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~37_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~37_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~57 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~92 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~53_combout ) # ((\my_processor|my_alu|ShiftRight0~54_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftRight0~57_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~53_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~54_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~57_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~92 .lut_mask = 16'hFBC8;
defparam \my_processor|my_alu|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~93 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~93_combout  = (\my_processor|my_alu|ShiftRight0~91_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftRight0~92_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~91_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~92_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~93 .lut_mask = 16'hF5F0;
defparam \my_processor|my_alu|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~26 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~26_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftLeft0~25_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~26 .lut_mask = 16'h0F00;
defparam \my_processor|my_alu|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \my_processor|data_writeReg[22]~87 (
// Equation(s):
// \my_processor|data_writeReg[22]~87_combout  = (\my_processor|data_writeReg[16]~52_combout  & ((\my_processor|data_writeReg[22]~86_combout  & (\my_processor|my_alu|ShiftRight0~93_combout )) # (!\my_processor|data_writeReg[22]~86_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~26_combout ))))) # (!\my_processor|data_writeReg[16]~52_combout  & (\my_processor|data_writeReg[22]~86_combout ))

	.dataa(\my_processor|data_writeReg[16]~52_combout ),
	.datab(\my_processor|data_writeReg[22]~86_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~93_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~87 .lut_mask = 16'hE6C4;
defparam \my_processor|data_writeReg[22]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \my_processor|data_writeReg[22]~89 (
// Equation(s):
// \my_processor|data_writeReg[22]~89_combout  = (\my_processor|alu_opcode[2]~8_combout  & (((\my_processor|data_writeReg[22]~88_combout )))) # (!\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|data_writeReg[22]~88_combout  & 
// ((\my_processor|data_writeReg[22]~87_combout ))) # (!\my_processor|data_writeReg[22]~88_combout  & (\my_regfile|data_readRegA[31]~214_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~214_combout ),
	.datab(\my_processor|alu_opcode[2]~8_combout ),
	.datac(\my_processor|data_writeReg[22]~88_combout ),
	.datad(\my_processor|data_writeReg[22]~87_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~89 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[22]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \my_processor|data_writeReg[22]~90 (
// Equation(s):
// \my_processor|data_writeReg[22]~90_combout  = (\my_processor|data_writeReg[16]~27_combout  & ((\my_processor|my_alu|Selector29~16_combout  & (\my_processor|my_alu|Add0~44_combout )) # (!\my_processor|my_alu|Selector29~16_combout  & 
// ((\my_processor|data_writeReg[22]~89_combout )))))

	.dataa(\my_processor|my_alu|Add0~44_combout ),
	.datab(\my_processor|my_alu|Selector29~16_combout ),
	.datac(\my_processor|data_writeReg[16]~27_combout ),
	.datad(\my_processor|data_writeReg[22]~89_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~90 .lut_mask = 16'hB080;
defparam \my_processor|data_writeReg[22]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N19
dffeas \my_regfile|register[13].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N17
dffeas \my_regfile|register[14].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~417 (
// Equation(s):
// \my_regfile|data_readRegA[22]~417_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[22].df|q~q  & ((\my_regfile|register[13].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[22].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~417 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[22]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N29
dffeas \my_regfile|register[10].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N7
dffeas \my_regfile|register[9].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~415 (
// Equation(s):
// \my_regfile|data_readRegA[22]~415_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[22].df|q~q  & ((\my_regfile|register[10].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[22].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~415 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[22]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N21
dffeas \my_regfile|register[16].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N19
dffeas \my_regfile|register[15].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~418 (
// Equation(s):
// \my_regfile|data_readRegA[22]~418_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[22].df|q~q  & ((\my_regfile|register[16].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[22].df|q~q ) # ((!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~418 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[22]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N19
dffeas \my_regfile|register[11].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N9
dffeas \my_regfile|register[12].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~416 (
// Equation(s):
// \my_regfile|data_readRegA[22]~416_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[22].df|q~q  & ((\my_regfile|register[12].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~416 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[22]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~419 (
// Equation(s):
// \my_regfile|data_readRegA[22]~419_combout  = (\my_regfile|data_readRegA[22]~417_combout  & (\my_regfile|data_readRegA[22]~415_combout  & (\my_regfile|data_readRegA[22]~418_combout  & \my_regfile|data_readRegA[22]~416_combout )))

	.dataa(\my_regfile|data_readRegA[22]~417_combout ),
	.datab(\my_regfile|data_readRegA[22]~415_combout ),
	.datac(\my_regfile|data_readRegA[22]~418_combout ),
	.datad(\my_regfile|data_readRegA[22]~416_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~419 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N31
dffeas \my_regfile|register[5].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[22].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[22].df|q~feeder_combout  = \my_processor|data_writeReg[22]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[22]~90_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[22].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[22].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[6].df|dffe_array[22].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N9
dffeas \my_regfile|register[6].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[22].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~412 (
// Equation(s):
// \my_regfile|data_readRegA[22]~412_combout  = (\my_regfile|register[5].df|dffe_array[22].df|q~q  & ((\my_regfile|register[6].df|dffe_array[22].df|q~q ) # ((!\my_regfile|d0|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|register[6].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|d0|d1|and5~combout ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~412 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[22]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
cycloneive_lcell_comb \my_regfile|register[1].df|dffe_array[22].df|q~feeder (
// Equation(s):
// \my_regfile|register[1].df|dffe_array[22].df|q~feeder_combout  = \my_processor|data_writeReg[22]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[22]~90_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[1].df|dffe_array[22].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[22].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[1].df|dffe_array[22].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N11
dffeas \my_regfile|register[1].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[1].df|dffe_array[22].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N29
dffeas \my_regfile|register[2].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~409 (
// Equation(s):
// \my_regfile|data_readRegA[22]~409_combout  = (\my_regfile|register[1].df|dffe_array[22].df|q~q  & ((\my_regfile|register[2].df|dffe_array[22].df|q~q ) # ((!\my_regfile|d0|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|register[2].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|d0|d1|and1~combout ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~409 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[22]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N15
dffeas \my_regfile|register[3].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N27
dffeas \my_regfile|register[4].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~410 (
// Equation(s):
// \my_regfile|data_readRegA[22]~410_combout  = ((\my_regfile|d1|d0|and0~1_combout ) # ((\my_regfile|register[4].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d1|d0|and0~1_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~410 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[22]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~411 (
// Equation(s):
// \my_regfile|data_readRegA[22]~411_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[22]~410_combout  & ((\my_regfile|register[3].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|data_readRegA[22]~410_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~411 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[22]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N15
dffeas \my_regfile|register[7].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N17
dffeas \my_regfile|register[8].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~413 (
// Equation(s):
// \my_regfile|data_readRegA[22]~413_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[22].df|q~q  & ((\my_regfile|register[8].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~413 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[22]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~414 (
// Equation(s):
// \my_regfile|data_readRegA[22]~414_combout  = (\my_regfile|data_readRegA[22]~412_combout  & (\my_regfile|data_readRegA[22]~409_combout  & (\my_regfile|data_readRegA[22]~411_combout  & \my_regfile|data_readRegA[22]~413_combout )))

	.dataa(\my_regfile|data_readRegA[22]~412_combout ),
	.datab(\my_regfile|data_readRegA[22]~409_combout ),
	.datac(\my_regfile|data_readRegA[22]~411_combout ),
	.datad(\my_regfile|data_readRegA[22]~413_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~414 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N27
dffeas \my_regfile|register[29].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~753 (
// Equation(s):
// \my_regfile|data_readRegA[22]~753_combout  = (((\my_regfile|register[29].df|dffe_array[22].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [20])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|d0|d2|and5~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[22].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~753_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~753 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[22]~753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N5
dffeas \my_regfile|register[31].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N29
dffeas \my_regfile|register[30].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[22]~90_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~427 (
// Equation(s):
// \my_regfile|data_readRegA[22]~427_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[22].df|q~q  & ((\my_regfile|register[30].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|d0|d4|and6~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~427 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[22]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N15
dffeas \my_regfile|register[27].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N1
dffeas \my_regfile|register[28].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~426 (
// Equation(s):
// \my_regfile|data_readRegA[22]~426_combout  = (\my_regfile|d0|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[22].df|q~q  & ((\my_regfile|register[27].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and3~combout )))) # 
// (!\my_regfile|d0|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[22].df|q~q ) # ((!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and4~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~426 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[22]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N27
dffeas \my_regfile|register[26].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N14
cycloneive_lcell_comb \my_regfile|register[25].df|dffe_array[22].df|q~feeder (
// Equation(s):
// \my_regfile|register[25].df|dffe_array[22].df|q~feeder_combout  = \my_processor|data_writeReg[22]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[22]~90_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[25].df|dffe_array[22].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[22].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[25].df|dffe_array[22].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N15
dffeas \my_regfile|register[25].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].df|dffe_array[22].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~425 (
// Equation(s):
// \my_regfile|data_readRegA[22]~425_combout  = (\my_regfile|register[26].df|dffe_array[22].df|q~q  & ((\my_regfile|register[25].df|dffe_array[22].df|q~q ) # ((!\my_regfile|d0|d4|and1~combout )))) # (!\my_regfile|register[26].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|register[25].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|d0|d4|and1~combout ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~425 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[22]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~428 (
// Equation(s):
// \my_regfile|data_readRegA[22]~428_combout  = (\my_regfile|data_readRegA[22]~753_combout  & (\my_regfile|data_readRegA[22]~427_combout  & (\my_regfile|data_readRegA[22]~426_combout  & \my_regfile|data_readRegA[22]~425_combout )))

	.dataa(\my_regfile|data_readRegA[22]~753_combout ),
	.datab(\my_regfile|data_readRegA[22]~427_combout ),
	.datac(\my_regfile|data_readRegA[22]~426_combout ),
	.datad(\my_regfile|data_readRegA[22]~425_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~428 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N27
dffeas \my_regfile|register[21].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N13
dffeas \my_regfile|register[22].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~422 (
// Equation(s):
// \my_regfile|data_readRegA[22]~422_combout  = (\my_regfile|register[21].df|dffe_array[22].df|q~q  & (((\my_regfile|register[22].df|dffe_array[22].df|q~q )) # (!\my_regfile|d0|d3|and6~combout ))) # (!\my_regfile|register[21].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~422 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[22]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N25
dffeas \my_regfile|register[18].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N19
dffeas \my_regfile|register[17].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~420 (
// Equation(s):
// \my_regfile|data_readRegA[22]~420_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[22].df|q~q  & ((\my_regfile|register[18].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[22].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~420 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[22]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N19
dffeas \my_regfile|register[23].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N25
dffeas \my_regfile|register[24].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~423 (
// Equation(s):
// \my_regfile|data_readRegA[22]~423_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[22].df|q~q  & ((\my_regfile|register[24].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~423 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[22]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N7
dffeas \my_regfile|register[20].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N29
dffeas \my_regfile|register[19].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~421 (
// Equation(s):
// \my_regfile|data_readRegA[22]~421_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[22].df|q~q  & ((\my_regfile|register[20].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[22].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~421 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[22]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~424 (
// Equation(s):
// \my_regfile|data_readRegA[22]~424_combout  = (\my_regfile|data_readRegA[22]~422_combout  & (\my_regfile|data_readRegA[22]~420_combout  & (\my_regfile|data_readRegA[22]~423_combout  & \my_regfile|data_readRegA[22]~421_combout )))

	.dataa(\my_regfile|data_readRegA[22]~422_combout ),
	.datab(\my_regfile|data_readRegA[22]~420_combout ),
	.datac(\my_regfile|data_readRegA[22]~423_combout ),
	.datad(\my_regfile|data_readRegA[22]~421_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~424 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~429 (
// Equation(s):
// \my_regfile|data_readRegA[22]~429_combout  = (\my_regfile|data_readRegA[22]~419_combout  & (\my_regfile|data_readRegA[22]~414_combout  & (\my_regfile|data_readRegA[22]~428_combout  & \my_regfile|data_readRegA[22]~424_combout )))

	.dataa(\my_regfile|data_readRegA[22]~419_combout ),
	.datab(\my_regfile|data_readRegA[22]~414_combout ),
	.datac(\my_regfile|data_readRegA[22]~428_combout ),
	.datad(\my_regfile|data_readRegA[22]~424_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~429 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \my_processor|my_alu|Add0~46 (
// Equation(s):
// \my_processor|my_alu|Add0~46_combout  = (\my_regfile|data_readRegA[23]~387_combout  & (!\my_processor|my_alu|Add0~45 )) # (!\my_regfile|data_readRegA[23]~387_combout  & ((\my_processor|my_alu|Add0~45 ) # (GND)))
// \my_processor|my_alu|Add0~47  = CARRY((!\my_processor|my_alu|Add0~45 ) # (!\my_regfile|data_readRegA[23]~387_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[23]~387_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~45 ),
	.combout(\my_processor|my_alu|Add0~46_combout ),
	.cout(\my_processor|my_alu|Add0~47 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~46 .lut_mask = 16'h3C3F;
defparam \my_processor|my_alu|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~27 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~27_combout  = (\my_processor|my_alu|ShiftLeft0~11_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~7_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|my_alu|ShiftLeft0~11_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~27 .lut_mask = 16'hFCF0;
defparam \my_processor|my_alu|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~30 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~30_combout  = (\my_processor|my_alu|ShiftLeft0~29_combout ) # (\my_processor|my_alu|ShiftLeft0~28_combout )

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftLeft0~29_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~30 .lut_mask = 16'hFFCC;
defparam \my_processor|my_alu|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~31 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~31_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~27_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~30_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftLeft0~27_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~31 .lut_mask = 16'h3120;
defparam \my_processor|my_alu|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \my_processor|data_writeReg[23]~91 (
// Equation(s):
// \my_processor|data_writeReg[23]~91_combout  = (\my_processor|data_writeReg[16]~53_combout  & (((\my_processor|data_writeReg[16]~52_combout )))) # (!\my_processor|data_writeReg[16]~53_combout  & ((\my_processor|data_writeReg[16]~52_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~31_combout ))) # (!\my_processor|data_writeReg[16]~52_combout  & (\my_processor|my_alu|ShiftLeft0~98_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~98_combout ),
	.datab(\my_processor|data_writeReg[16]~53_combout ),
	.datac(\my_processor|data_writeReg[16]~52_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~91 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[23]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~14 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[26]~344_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[24]~365_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[24]~365_combout ),
	.datad(\my_regfile|data_readRegA[26]~344_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~14 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~74 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~14_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~56_combout 
// )))

	.dataa(\my_processor|my_alu|ShiftRight0~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~74 .lut_mask = 16'hBB88;
defparam \my_processor|my_alu|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~71 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~71_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[28]~278_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[27]~300_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[27]~300_combout ),
	.datad(\my_regfile|data_readRegA[28]~278_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~71 .lut_mask = 16'h5410;
defparam \my_processor|my_alu|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~72 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~72_combout  = (\my_processor|my_alu|ShiftRight0~71_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftRight0~32_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~71_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~72 .lut_mask = 16'hFAF0;
defparam \my_processor|my_alu|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~95 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~95_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~72_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~74_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~74_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~72_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~95 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~96 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~96_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[31]~214_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftRight0~95_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~214_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~96 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \my_processor|data_writeReg[23]~92 (
// Equation(s):
// \my_processor|data_writeReg[23]~92_combout  = (\my_processor|data_writeReg[16]~53_combout  & ((\my_processor|data_writeReg[23]~91_combout  & ((\my_processor|my_alu|ShiftRight0~96_combout ))) # (!\my_processor|data_writeReg[23]~91_combout  & 
// (\my_processor|my_alu|ShiftLeft0~69_combout )))) # (!\my_processor|data_writeReg[16]~53_combout  & (((\my_processor|data_writeReg[23]~91_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~69_combout ),
	.datab(\my_processor|data_writeReg[16]~53_combout ),
	.datac(\my_processor|data_writeReg[23]~91_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~96_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~92 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[23]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \my_processor|data_writeReg[23]~93 (
// Equation(s):
// \my_processor|data_writeReg[23]~93_combout  = (\my_processor|data_writeReg[16]~56_combout  & ((\my_processor|data_writeReg[16]~57_combout  & (\my_regfile|data_readRegA[23]~387_combout )) # (!\my_processor|data_writeReg[16]~57_combout  & 
// ((\my_processor|my_alu|Add1~46_combout ))))) # (!\my_processor|data_writeReg[16]~56_combout  & (!\my_processor|data_writeReg[16]~57_combout ))

	.dataa(\my_processor|data_writeReg[16]~56_combout ),
	.datab(\my_processor|data_writeReg[16]~57_combout ),
	.datac(\my_regfile|data_readRegA[23]~387_combout ),
	.datad(\my_processor|my_alu|Add1~46_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~93 .lut_mask = 16'hB391;
defparam \my_processor|data_writeReg[23]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \my_processor|data_writeReg[23]~94 (
// Equation(s):
// \my_processor|data_writeReg[23]~94_combout  = (\my_processor|alu_opcode[2]~8_combout  & (((\my_processor|data_writeReg[23]~93_combout )))) # (!\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|data_writeReg[23]~93_combout  & 
// ((\my_processor|data_writeReg[23]~92_combout ))) # (!\my_processor|data_writeReg[23]~93_combout  & (\my_regfile|data_readRegA[31]~214_combout ))))

	.dataa(\my_processor|alu_opcode[2]~8_combout ),
	.datab(\my_regfile|data_readRegA[31]~214_combout ),
	.datac(\my_processor|data_writeReg[23]~92_combout ),
	.datad(\my_processor|data_writeReg[23]~93_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~94 .lut_mask = 16'hFA44;
defparam \my_processor|data_writeReg[23]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \my_processor|data_writeReg[23]~95 (
// Equation(s):
// \my_processor|data_writeReg[23]~95_combout  = (\my_processor|data_writeReg[16]~27_combout  & ((\my_processor|my_alu|Selector29~16_combout  & (\my_processor|my_alu|Add0~46_combout )) # (!\my_processor|my_alu|Selector29~16_combout  & 
// ((\my_processor|data_writeReg[23]~94_combout )))))

	.dataa(\my_processor|my_alu|Selector29~16_combout ),
	.datab(\my_processor|data_writeReg[16]~27_combout ),
	.datac(\my_processor|my_alu|Add0~46_combout ),
	.datad(\my_processor|data_writeReg[23]~94_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~95 .lut_mask = 16'hC480;
defparam \my_processor|data_writeReg[23]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N21
dffeas \my_regfile|register[23].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N31
dffeas \my_regfile|register[24].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~380 (
// Equation(s):
// \my_regfile|data_readRegA[23]~380_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[23].df|q~q  & ((\my_regfile|register[24].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~380 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[23]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N27
dffeas \my_regfile|register[20].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N21
dffeas \my_regfile|register[19].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~378 (
// Equation(s):
// \my_regfile|data_readRegA[23]~378_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[23].df|q~q  & ((\my_regfile|register[20].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~378 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[23]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N27
dffeas \my_regfile|register[17].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N1
dffeas \my_regfile|register[18].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~377 (
// Equation(s):
// \my_regfile|data_readRegA[23]~377_combout  = (\my_regfile|register[17].df|dffe_array[23].df|q~q  & (((\my_regfile|register[18].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d3|and2~combout ))) # (!\my_regfile|register[17].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d0|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~377 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[23]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N19
dffeas \my_regfile|register[21].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N9
dffeas \my_regfile|register[22].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~379 (
// Equation(s):
// \my_regfile|data_readRegA[23]~379_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[23].df|q~q  & ((\my_regfile|register[22].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~379 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[23]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~381 (
// Equation(s):
// \my_regfile|data_readRegA[23]~381_combout  = (\my_regfile|data_readRegA[23]~380_combout  & (\my_regfile|data_readRegA[23]~378_combout  & (\my_regfile|data_readRegA[23]~377_combout  & \my_regfile|data_readRegA[23]~379_combout )))

	.dataa(\my_regfile|data_readRegA[23]~380_combout ),
	.datab(\my_regfile|data_readRegA[23]~378_combout ),
	.datac(\my_regfile|data_readRegA[23]~377_combout ),
	.datad(\my_regfile|data_readRegA[23]~379_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~381 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N22
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[23].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[23].df|q~feeder_combout  = \my_processor|data_writeReg[23]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[23]~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[23].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[23].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[6].df|dffe_array[23].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N23
dffeas \my_regfile|register[6].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[23].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N29
dffeas \my_regfile|register[5].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~369 (
// Equation(s):
// \my_regfile|data_readRegA[23]~369_combout  = (\my_regfile|register[6].df|dffe_array[23].df|q~q  & ((\my_regfile|register[5].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d0|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|register[5].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|d0|d1|and6~combout ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~369 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[23]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N21
dffeas \my_regfile|register[1].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N19
dffeas \my_regfile|register[2].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~366 (
// Equation(s):
// \my_regfile|data_readRegA[23]~366_combout  = (\my_regfile|register[1].df|dffe_array[23].df|q~q  & (((\my_regfile|register[2].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~366 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[23]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N23
dffeas \my_regfile|register[7].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N13
dffeas \my_regfile|register[8].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~370 (
// Equation(s):
// \my_regfile|data_readRegA[23]~370_combout  = (\my_regfile|register[7].df|dffe_array[23].df|q~q  & (((\my_regfile|register[8].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~370 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[23]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N29
dffeas \my_regfile|register[3].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N9
dffeas \my_regfile|register[4].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~367 (
// Equation(s):
// \my_regfile|data_readRegA[23]~367_combout  = ((\my_regfile|d1|d0|and0~1_combout ) # ((\my_regfile|register[4].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d1|d0|and0~1_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~367 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[23]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~368 (
// Equation(s):
// \my_regfile|data_readRegA[23]~368_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[23]~367_combout  & ((\my_regfile|register[3].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|data_readRegA[23]~367_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~368 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[23]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~371 (
// Equation(s):
// \my_regfile|data_readRegA[23]~371_combout  = (\my_regfile|data_readRegA[23]~369_combout  & (\my_regfile|data_readRegA[23]~366_combout  & (\my_regfile|data_readRegA[23]~370_combout  & \my_regfile|data_readRegA[23]~368_combout )))

	.dataa(\my_regfile|data_readRegA[23]~369_combout ),
	.datab(\my_regfile|data_readRegA[23]~366_combout ),
	.datac(\my_regfile|data_readRegA[23]~370_combout ),
	.datad(\my_regfile|data_readRegA[23]~368_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~371 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N27
dffeas \my_regfile|register[30].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N25
dffeas \my_regfile|register[31].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~385 (
// Equation(s):
// \my_regfile|data_readRegA[23]~385_combout  = (\my_regfile|register[30].df|dffe_array[23].df|q~q  & (((\my_regfile|register[31].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~385 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[23]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \my_regfile|d0|d4|and5 (
// Equation(s):
// \my_regfile|d0|d4|and5~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|d0|d0|and2~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and5 .lut_mask = 16'h4000;
defparam \my_regfile|d0|d4|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N15
dffeas \my_regfile|register[28].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~383 (
// Equation(s):
// \my_regfile|data_readRegA[23]~383_combout  = ((\my_regfile|register[28].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d0|d1|and0~4_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))) # (!\my_regfile|d0|d0|and2~2_combout )

	.dataa(\my_regfile|d0|d0|and2~2_combout ),
	.datab(\my_regfile|register[28].df|dffe_array[23].df|q~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~383 .lut_mask = 16'hDFFF;
defparam \my_regfile|data_readRegA[23]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N7
dffeas \my_regfile|register[27].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N15
dffeas \my_regfile|register[25].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N13
dffeas \my_regfile|register[26].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~382 (
// Equation(s):
// \my_regfile|data_readRegA[23]~382_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[23].df|q~q  & ((\my_regfile|register[26].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~382 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[23]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~384 (
// Equation(s):
// \my_regfile|data_readRegA[23]~384_combout  = (\my_regfile|data_readRegA[23]~383_combout  & (\my_regfile|data_readRegA[23]~382_combout  & ((\my_regfile|register[27].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|data_readRegA[23]~383_combout ),
	.datac(\my_regfile|register[27].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|data_readRegA[23]~382_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~384 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[23]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N1
dffeas \my_regfile|register[29].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[23]~95_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~386 (
// Equation(s):
// \my_regfile|data_readRegA[23]~386_combout  = (\my_regfile|data_readRegA[23]~385_combout  & (\my_regfile|data_readRegA[23]~384_combout  & ((\my_regfile|register[29].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|data_readRegA[23]~385_combout ),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|data_readRegA[23]~384_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~386 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegA[23]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N11
dffeas \my_regfile|register[15].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N23
dffeas \my_regfile|register[16].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~375 (
// Equation(s):
// \my_regfile|data_readRegA[23]~375_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[23].df|q~q  & ((\my_regfile|register[15].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~375 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[23]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N9
dffeas \my_regfile|register[9].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N3
dffeas \my_regfile|register[10].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~372 (
// Equation(s):
// \my_regfile|data_readRegA[23]~372_combout  = (\my_regfile|register[9].df|dffe_array[23].df|q~q  & (((\my_regfile|register[10].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d2|and2~combout ))) # (!\my_regfile|register[9].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~372 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[23]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N29
dffeas \my_regfile|register[13].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N15
dffeas \my_regfile|register[14].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~374 (
// Equation(s):
// \my_regfile|data_readRegA[23]~374_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[23].df|q~q  & ((\my_regfile|register[13].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~374 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[23]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N3
dffeas \my_regfile|register[11].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N17
dffeas \my_regfile|register[12].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~373 (
// Equation(s):
// \my_regfile|data_readRegA[23]~373_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[23].df|q~q  & ((\my_regfile|register[12].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~373 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[23]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~376 (
// Equation(s):
// \my_regfile|data_readRegA[23]~376_combout  = (\my_regfile|data_readRegA[23]~375_combout  & (\my_regfile|data_readRegA[23]~372_combout  & (\my_regfile|data_readRegA[23]~374_combout  & \my_regfile|data_readRegA[23]~373_combout )))

	.dataa(\my_regfile|data_readRegA[23]~375_combout ),
	.datab(\my_regfile|data_readRegA[23]~372_combout ),
	.datac(\my_regfile|data_readRegA[23]~374_combout ),
	.datad(\my_regfile|data_readRegA[23]~373_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~376 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~387 (
// Equation(s):
// \my_regfile|data_readRegA[23]~387_combout  = (\my_regfile|data_readRegA[23]~381_combout  & (\my_regfile|data_readRegA[23]~371_combout  & (\my_regfile|data_readRegA[23]~386_combout  & \my_regfile|data_readRegA[23]~376_combout )))

	.dataa(\my_regfile|data_readRegA[23]~381_combout ),
	.datab(\my_regfile|data_readRegA[23]~371_combout ),
	.datac(\my_regfile|data_readRegA[23]~386_combout ),
	.datad(\my_regfile|data_readRegA[23]~376_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~387 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \my_processor|my_alu|Add0~48 (
// Equation(s):
// \my_processor|my_alu|Add0~48_combout  = (\my_regfile|data_readRegA[24]~365_combout  & (\my_processor|my_alu|Add0~47  $ (GND))) # (!\my_regfile|data_readRegA[24]~365_combout  & (!\my_processor|my_alu|Add0~47  & VCC))
// \my_processor|my_alu|Add0~49  = CARRY((\my_regfile|data_readRegA[24]~365_combout  & !\my_processor|my_alu|Add0~47 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[24]~365_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~47 ),
	.combout(\my_processor|my_alu|Add0~48_combout ),
	.cout(\my_processor|my_alu|Add0~49 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~48 .lut_mask = 16'hC30C;
defparam \my_processor|my_alu|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector29~7 (
// Equation(s):
// \my_processor|my_alu|Selector29~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & (\my_imem|altsyncram_component|auto_generated|q_a [2] & !\my_processor|alu_opcode[2]~6_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(\my_processor|alu_opcode[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~7 .lut_mask = 16'h0088;
defparam \my_processor|my_alu|Selector29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector29~9 (
// Equation(s):
// \my_processor|my_alu|Selector29~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & (!\my_processor|alu_opcode[2]~6_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [2]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|alu_opcode[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~9 .lut_mask = 16'h00A2;
defparam \my_processor|my_alu|Selector29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~11 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~11_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[30]~256_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[28]~278_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[30]~256_combout ),
	.datad(\my_regfile|data_readRegA[28]~278_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~11 .lut_mask = 16'h3120;
defparam \my_processor|my_alu|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~12 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~12_combout  = (\my_processor|my_alu|ShiftRight0~11_combout ) # (\my_processor|my_alu|ShiftRight0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~11_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~12 .lut_mask = 16'hFFF0;
defparam \my_processor|my_alu|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~97 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~97_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[31]~214_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (((\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|my_alu|ShiftRight0~12_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_regfile|data_readRegA[31]~214_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~97 .lut_mask = 16'hD888;
defparam \my_processor|my_alu|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~13 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[27]~300_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[25]~322_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[27]~300_combout ),
	.datad(\my_regfile|data_readRegA[25]~322_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~13 .lut_mask = 16'hA280;
defparam \my_processor|my_alu|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~15 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~15_combout  = (\my_processor|my_alu|ShiftRight0~13_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|my_alu|ShiftRight0~14_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~13_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~15 .lut_mask = 16'hF5F0;
defparam \my_processor|my_alu|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~105 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~105_combout  = (\my_processor|my_alu|ShiftRight0~97_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// \my_processor|my_alu|ShiftRight0~15_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~97_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~105 .lut_mask = 16'hF1F0;
defparam \my_processor|my_alu|ShiftRight0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneive_lcell_comb \my_processor|data_writeReg[24]~98 (
// Equation(s):
// \my_processor|data_writeReg[24]~98_combout  = (\my_processor|my_alu|Selector29~7_combout  & ((\my_processor|my_alu|Selector29~9_combout  & ((\my_regfile|data_readRegA[31]~214_combout ))) # (!\my_processor|my_alu|Selector29~9_combout  & 
// (\my_processor|my_alu|ShiftRight0~105_combout )))) # (!\my_processor|my_alu|Selector29~7_combout  & (\my_processor|my_alu|Selector29~9_combout ))

	.dataa(\my_processor|my_alu|Selector29~7_combout ),
	.datab(\my_processor|my_alu|Selector29~9_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~105_combout ),
	.datad(\my_regfile|data_readRegA[31]~214_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~98 .lut_mask = 16'hEC64;
defparam \my_processor|data_writeReg[24]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector25~0 (
// Equation(s):
// \my_processor|my_alu|Selector25~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector25~0 .lut_mask = 16'hDDCC;
defparam \my_processor|my_alu|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~100 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~100_combout  = (\my_processor|my_alu|ShiftLeft0~5_combout  & ((\my_regfile|data_readRegA[24]~365_combout ) # ((\my_regfile|data_readRegA[22]~429_combout  & \my_processor|my_alu|ShiftLeft0~9_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~5_combout  & (\my_regfile|data_readRegA[22]~429_combout  & (\my_processor|my_alu|ShiftLeft0~9_combout )))

	.dataa(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datab(\my_regfile|data_readRegA[22]~429_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datad(\my_regfile|data_readRegA[24]~365_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~100 .lut_mask = 16'hEAC0;
defparam \my_processor|my_alu|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~99 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~99_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_regfile|data_readRegA[21]~408_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[21]~408_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~99 .lut_mask = 16'hA000;
defparam \my_processor|my_alu|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~101 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~101_combout  = (\my_processor|my_alu|ShiftLeft0~100_combout ) # ((\my_processor|my_alu|ShiftLeft0~99_combout ) # ((\my_processor|my_alu|ShiftLeft0~6_combout  & \my_regfile|data_readRegA[23]~387_combout )))

	.dataa(\my_processor|my_alu|ShiftLeft0~100_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~6_combout ),
	.datac(\my_regfile|data_readRegA[23]~387_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~99_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~101 .lut_mask = 16'hFFEA;
defparam \my_processor|my_alu|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \my_processor|data_writeReg[24]~96 (
// Equation(s):
// \my_processor|data_writeReg[24]~96_combout  = (\my_processor|my_alu|Selector25~0_combout  & (((\my_processor|my_alu|ShiftLeft0~87_combout ) # (\my_processor|my_alu|ShiftLeft0~86_combout )))) # (!\my_processor|my_alu|Selector25~0_combout  & 
// (\my_processor|my_alu|ShiftLeft0~101_combout ))

	.dataa(\my_processor|my_alu|Selector25~0_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~101_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~87_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~86_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~96 .lut_mask = 16'hEEE4;
defparam \my_processor|data_writeReg[24]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~75 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~53_combout ) # ((\my_processor|my_alu|ShiftLeft0~52_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & (((\my_processor|my_alu|ShiftLeft0~74_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~53_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~52_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~75 .lut_mask = 16'hFDA8;
defparam \my_processor|my_alu|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~35 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~13_combout ) # ((\my_processor|my_alu|ShiftLeft0~14_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & (((\my_processor|my_alu|ShiftLeft0~34_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~14_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~35 .lut_mask = 16'hFDA8;
defparam \my_processor|my_alu|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~36 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[0]~41_combout  & (!\my_processor|my_alu|ShiftLeft0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (((\my_processor|my_alu|ShiftLeft0~35_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~41_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~4_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~36 .lut_mask = 16'h2F20;
defparam \my_processor|my_alu|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \my_processor|data_writeReg[24]~97 (
// Equation(s):
// \my_processor|data_writeReg[24]~97_combout  = (\my_processor|my_alu|Selector25~0_combout  & ((\my_processor|my_alu|ShiftLeft0~36_combout ))) # (!\my_processor|my_alu|Selector25~0_combout  & (\my_processor|my_alu|ShiftLeft0~75_combout ))

	.dataa(\my_processor|my_alu|Selector25~0_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~75_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~97 .lut_mask = 16'hFA50;
defparam \my_processor|data_writeReg[24]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \my_processor|data_writeReg[24]~168 (
// Equation(s):
// \my_processor|data_writeReg[24]~168_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|data_writeReg[24]~97_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|data_writeReg[24]~97_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_processor|data_writeReg[24]~96_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|data_writeReg[24]~96_combout ),
	.datad(\my_processor|data_writeReg[24]~97_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~168 .lut_mask = 16'hFE10;
defparam \my_processor|data_writeReg[24]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \my_processor|data_writeReg[24]~99 (
// Equation(s):
// \my_processor|data_writeReg[24]~99_combout  = (\my_processor|my_alu|Selector29~7_combout  & (((\my_processor|data_writeReg[24]~98_combout )))) # (!\my_processor|my_alu|Selector29~7_combout  & ((\my_processor|data_writeReg[24]~98_combout  & 
// ((\my_processor|data_writeReg[24]~168_combout ))) # (!\my_processor|data_writeReg[24]~98_combout  & (\my_processor|my_alu|Add1~48_combout ))))

	.dataa(\my_processor|my_alu|Selector29~7_combout ),
	.datab(\my_processor|my_alu|Add1~48_combout ),
	.datac(\my_processor|data_writeReg[24]~98_combout ),
	.datad(\my_processor|data_writeReg[24]~168_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~99 .lut_mask = 16'hF4A4;
defparam \my_processor|data_writeReg[24]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \my_processor|data_writeReg[24]~101 (
// Equation(s):
// \my_processor|data_writeReg[24]~101_combout  = (\my_processor|my_alu|Add0~48_combout  & ((\my_processor|data_writeReg[16]~167_combout ) # ((\my_processor|data_writeReg[24]~100_combout  & \my_processor|data_writeReg[24]~99_combout )))) # 
// (!\my_processor|my_alu|Add0~48_combout  & (((\my_processor|data_writeReg[24]~100_combout  & \my_processor|data_writeReg[24]~99_combout ))))

	.dataa(\my_processor|my_alu|Add0~48_combout ),
	.datab(\my_processor|data_writeReg[16]~167_combout ),
	.datac(\my_processor|data_writeReg[24]~100_combout ),
	.datad(\my_processor|data_writeReg[24]~99_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~101 .lut_mask = 16'hF888;
defparam \my_processor|data_writeReg[24]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \my_processor|data_writeReg[24]~103 (
// Equation(s):
// \my_processor|data_writeReg[24]~103_combout  = (\my_processor|data_writeReg[24]~101_combout ) # ((\my_processor|data_writeReg[24]~102_combout  & \my_regfile|data_readRegA[24]~365_combout ))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[24]~102_combout ),
	.datac(\my_regfile|data_readRegA[24]~365_combout ),
	.datad(\my_processor|data_writeReg[24]~101_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~103 .lut_mask = 16'hFFC0;
defparam \my_processor|data_writeReg[24]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N31
dffeas \my_regfile|register[31].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \my_regfile|register[30].df|dffe_array[24].df|q~feeder (
// Equation(s):
// \my_regfile|register[30].df|dffe_array[24].df|q~feeder_combout  = \my_processor|data_writeReg[24]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~103_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[30].df|dffe_array[24].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[24].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[30].df|dffe_array[24].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N13
dffeas \my_regfile|register[30].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].df|dffe_array[24].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~363 (
// Equation(s):
// \my_regfile|data_readRegA[24]~363_combout  = (\my_regfile|register[31].df|dffe_array[24].df|q~q  & (((\my_regfile|register[30].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|d0|d4|and6~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~363 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[24]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N9
dffeas \my_regfile|register[29].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~751 (
// Equation(s):
// \my_regfile|data_readRegA[24]~751_combout  = (((\my_regfile|register[29].df|dffe_array[24].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [20])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|d0|d2|and5~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[24].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~751_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~751 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[24]~751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneive_lcell_comb \my_regfile|register[25].df|dffe_array[24].df|q~feeder (
// Equation(s):
// \my_regfile|register[25].df|dffe_array[24].df|q~feeder_combout  = \my_processor|data_writeReg[24]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[24]~103_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[25].df|dffe_array[24].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[24].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[25].df|dffe_array[24].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N27
dffeas \my_regfile|register[25].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].df|dffe_array[24].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N1
dffeas \my_regfile|register[26].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~361 (
// Equation(s):
// \my_regfile|data_readRegA[24]~361_combout  = (\my_regfile|register[25].df|dffe_array[24].df|q~q  & ((\my_regfile|register[26].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d0|d4|and2~combout )))) # (!\my_regfile|register[25].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|register[26].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|d0|d4|and1~combout ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~361 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[24]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N11
dffeas \my_regfile|register[27].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N25
dffeas \my_regfile|register[28].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~362 (
// Equation(s):
// \my_regfile|data_readRegA[24]~362_combout  = (\my_regfile|register[27].df|dffe_array[24].df|q~q  & ((\my_regfile|register[28].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d0|d4|and4~combout )))) # (!\my_regfile|register[27].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|register[28].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|d0|d4|and4~combout ),
	.datad(\my_regfile|d0|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~362 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[24]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~364 (
// Equation(s):
// \my_regfile|data_readRegA[24]~364_combout  = (\my_regfile|data_readRegA[24]~363_combout  & (\my_regfile|data_readRegA[24]~751_combout  & (\my_regfile|data_readRegA[24]~361_combout  & \my_regfile|data_readRegA[24]~362_combout )))

	.dataa(\my_regfile|data_readRegA[24]~363_combout ),
	.datab(\my_regfile|data_readRegA[24]~751_combout ),
	.datac(\my_regfile|data_readRegA[24]~361_combout ),
	.datad(\my_regfile|data_readRegA[24]~362_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~364 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N31
dffeas \my_regfile|register[7].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N5
dffeas \my_regfile|register[8].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~349 (
// Equation(s):
// \my_regfile|data_readRegA[24]~349_combout  = (\my_regfile|register[7].df|dffe_array[24].df|q~q  & (((\my_regfile|register[8].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~349 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[24]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N5
dffeas \my_regfile|register[3].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N21
dffeas \my_regfile|register[4].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~346 (
// Equation(s):
// \my_regfile|data_readRegA[24]~346_combout  = ((\my_regfile|register[4].df|dffe_array[24].df|q~q ) # ((\my_regfile|d1|d0|and0~1_combout ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|register[4].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|d1|d0|and0~1_combout ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~346 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[24]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~347 (
// Equation(s):
// \my_regfile|data_readRegA[24]~347_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[24]~346_combout  & ((\my_regfile|register[3].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|data_readRegA[24]~346_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~347 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[24]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
cycloneive_lcell_comb \my_regfile|register[2].df|dffe_array[24].df|q~feeder (
// Equation(s):
// \my_regfile|register[2].df|dffe_array[24].df|q~feeder_combout  = \my_processor|data_writeReg[24]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[24]~103_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[2].df|dffe_array[24].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[24].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[2].df|dffe_array[24].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N1
dffeas \my_regfile|register[2].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].df|dffe_array[24].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N31
dffeas \my_regfile|register[1].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~345 (
// Equation(s):
// \my_regfile|data_readRegA[24]~345_combout  = (\my_regfile|register[2].df|dffe_array[24].df|q~q  & (((\my_regfile|register[1].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # (!\my_regfile|register[2].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~345 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[24]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N27
dffeas \my_regfile|register[5].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N20
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[24].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[24].df|q~feeder_combout  = \my_processor|data_writeReg[24]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~103_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[24].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[24].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[6].df|dffe_array[24].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N21
dffeas \my_regfile|register[6].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[24].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~348 (
// Equation(s):
// \my_regfile|data_readRegA[24]~348_combout  = (\my_regfile|register[5].df|dffe_array[24].df|q~q  & ((\my_regfile|register[6].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d0|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|register[6].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|d0|d1|and6~combout ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~348 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[24]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~350 (
// Equation(s):
// \my_regfile|data_readRegA[24]~350_combout  = (\my_regfile|data_readRegA[24]~349_combout  & (\my_regfile|data_readRegA[24]~347_combout  & (\my_regfile|data_readRegA[24]~345_combout  & \my_regfile|data_readRegA[24]~348_combout )))

	.dataa(\my_regfile|data_readRegA[24]~349_combout ),
	.datab(\my_regfile|data_readRegA[24]~347_combout ),
	.datac(\my_regfile|data_readRegA[24]~345_combout ),
	.datad(\my_regfile|data_readRegA[24]~348_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~350 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N17
dffeas \my_regfile|register[10].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N23
dffeas \my_regfile|register[9].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~351 (
// Equation(s):
// \my_regfile|data_readRegA[24]~351_combout  = (\my_regfile|register[10].df|dffe_array[24].df|q~q  & (((\my_regfile|register[9].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d2|and1~combout ))) # (!\my_regfile|register[10].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|register[10].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~351 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[24]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N9
dffeas \my_regfile|register[15].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N31
dffeas \my_regfile|register[16].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~354 (
// Equation(s):
// \my_regfile|data_readRegA[24]~354_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[24].df|q~q  & ((\my_regfile|register[15].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~354 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[24]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N9
dffeas \my_regfile|register[13].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N3
dffeas \my_regfile|register[14].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~353 (
// Equation(s):
// \my_regfile|data_readRegA[24]~353_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[24].df|q~q  & ((\my_regfile|register[14].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~353 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[24]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N31
dffeas \my_regfile|register[11].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N5
dffeas \my_regfile|register[12].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~352 (
// Equation(s):
// \my_regfile|data_readRegA[24]~352_combout  = (\my_regfile|register[11].df|dffe_array[24].df|q~q  & (((\my_regfile|register[12].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~352 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[24]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~355 (
// Equation(s):
// \my_regfile|data_readRegA[24]~355_combout  = (\my_regfile|data_readRegA[24]~351_combout  & (\my_regfile|data_readRegA[24]~354_combout  & (\my_regfile|data_readRegA[24]~353_combout  & \my_regfile|data_readRegA[24]~352_combout )))

	.dataa(\my_regfile|data_readRegA[24]~351_combout ),
	.datab(\my_regfile|data_readRegA[24]~354_combout ),
	.datac(\my_regfile|data_readRegA[24]~353_combout ),
	.datad(\my_regfile|data_readRegA[24]~352_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~355 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N7
dffeas \my_regfile|register[17].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N13
dffeas \my_regfile|register[18].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~356 (
// Equation(s):
// \my_regfile|data_readRegA[24]~356_combout  = (\my_regfile|register[17].df|dffe_array[24].df|q~q  & (((\my_regfile|register[18].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~356 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[24]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N9
dffeas \my_regfile|register[24].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N20
cycloneive_lcell_comb \my_regfile|register[23].df|dffe_array[24].df|q~feeder (
// Equation(s):
// \my_regfile|register[23].df|dffe_array[24].df|q~feeder_combout  = \my_processor|data_writeReg[24]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[24]~103_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[23].df|dffe_array[24].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[24].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[23].df|dffe_array[24].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N21
dffeas \my_regfile|register[23].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].df|dffe_array[24].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~359 (
// Equation(s):
// \my_regfile|data_readRegA[24]~359_combout  = (\my_regfile|register[24].df|dffe_array[24].df|q~q  & ((\my_regfile|register[23].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d0|d3|and7~combout )))) # (!\my_regfile|register[24].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|register[23].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|d0|d3|and7~combout ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~359 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[24]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N22
cycloneive_lcell_comb \my_regfile|register[19].df|dffe_array[24].df|q~feeder (
// Equation(s):
// \my_regfile|register[19].df|dffe_array[24].df|q~feeder_combout  = \my_processor|data_writeReg[24]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~103_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[19].df|dffe_array[24].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[24].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[19].df|dffe_array[24].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N23
dffeas \my_regfile|register[19].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].df|dffe_array[24].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N29
dffeas \my_regfile|register[20].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~357 (
// Equation(s):
// \my_regfile|data_readRegA[24]~357_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[24].df|q~q  & ((\my_regfile|register[20].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~357 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[24]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N23
dffeas \my_regfile|register[21].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N17
dffeas \my_regfile|register[22].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~358 (
// Equation(s):
// \my_regfile|data_readRegA[24]~358_combout  = (\my_regfile|register[21].df|dffe_array[24].df|q~q  & (((\my_regfile|register[22].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d3|and6~combout ))) # (!\my_regfile|register[21].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~358 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[24]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~360 (
// Equation(s):
// \my_regfile|data_readRegA[24]~360_combout  = (\my_regfile|data_readRegA[24]~356_combout  & (\my_regfile|data_readRegA[24]~359_combout  & (\my_regfile|data_readRegA[24]~357_combout  & \my_regfile|data_readRegA[24]~358_combout )))

	.dataa(\my_regfile|data_readRegA[24]~356_combout ),
	.datab(\my_regfile|data_readRegA[24]~359_combout ),
	.datac(\my_regfile|data_readRegA[24]~357_combout ),
	.datad(\my_regfile|data_readRegA[24]~358_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~360 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~365 (
// Equation(s):
// \my_regfile|data_readRegA[24]~365_combout  = (\my_regfile|data_readRegA[24]~364_combout  & (\my_regfile|data_readRegA[24]~350_combout  & (\my_regfile|data_readRegA[24]~355_combout  & \my_regfile|data_readRegA[24]~360_combout )))

	.dataa(\my_regfile|data_readRegA[24]~364_combout ),
	.datab(\my_regfile|data_readRegA[24]~350_combout ),
	.datac(\my_regfile|data_readRegA[24]~355_combout ),
	.datad(\my_regfile|data_readRegA[24]~360_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~365 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \my_processor|my_alu|Add0~50 (
// Equation(s):
// \my_processor|my_alu|Add0~50_combout  = (\my_regfile|data_readRegA[25]~322_combout  & (!\my_processor|my_alu|Add0~49 )) # (!\my_regfile|data_readRegA[25]~322_combout  & ((\my_processor|my_alu|Add0~49 ) # (GND)))
// \my_processor|my_alu|Add0~51  = CARRY((!\my_processor|my_alu|Add0~49 ) # (!\my_regfile|data_readRegA[25]~322_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[25]~322_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~49 ),
	.combout(\my_processor|my_alu|Add0~50_combout ),
	.cout(\my_processor|my_alu|Add0~51 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~50 .lut_mask = 16'h3C3F;
defparam \my_processor|my_alu|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \my_processor|data_writeReg[25]~105 (
// Equation(s):
// \my_processor|data_writeReg[25]~105_combout  = (\my_processor|my_alu|Selector29~16_combout  & (\my_processor|my_alu|Add0~50_combout  & ((!\my_processor|cmp1|ad4~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [28]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_processor|my_alu|Selector29~16_combout ),
	.datac(\my_processor|cmp1|ad4~0_combout ),
	.datad(\my_processor|my_alu|Add0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~105 .lut_mask = 16'h4C00;
defparam \my_processor|data_writeReg[25]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~33 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~33_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[31]~214_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|my_alu|ShiftRight0~32_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_regfile|data_readRegA[31]~214_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~33 .lut_mask = 16'hC480;
defparam \my_processor|my_alu|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~36 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~36_combout  = (\my_processor|my_alu|ShiftRight0~33_combout ) # ((\my_processor|my_alu|ShiftRight0~35_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftRight0~35_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~36 .lut_mask = 16'hFF0C;
defparam \my_processor|my_alu|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~98 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~98_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[31]~214_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftRight0~36_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~214_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~98 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~102 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~102_combout  = (\my_processor|my_alu|ShiftLeft0~90_combout ) # (\my_processor|my_alu|ShiftLeft0~89_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~90_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~89_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~102 .lut_mask = 16'hFFF0;
defparam \my_processor|my_alu|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~103 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~103_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[22]~429_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[24]~365_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[22]~429_combout ),
	.datad(\my_regfile|data_readRegA[24]~365_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~103 .lut_mask = 16'hA280;
defparam \my_processor|my_alu|ShiftLeft0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~104 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~104_combout  = (\my_processor|my_alu|ShiftLeft0~103_combout ) # ((\my_processor|my_alu|ShiftRight0~104_combout ) # ((\my_processor|my_alu|ShiftLeft0~9_combout  & \my_regfile|data_readRegA[23]~387_combout )))

	.dataa(\my_processor|my_alu|ShiftLeft0~103_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_regfile|data_readRegA[23]~387_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~104_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~104 .lut_mask = 16'hFFEA;
defparam \my_processor|my_alu|ShiftLeft0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~79 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~79_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~56_combout ) # ((\my_processor|my_alu|ShiftLeft0~57_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & (((\my_processor|my_alu|ShiftLeft0~78_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~56_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~57_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~79 .lut_mask = 16'hFBC8;
defparam \my_processor|my_alu|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \my_processor|data_writeReg[25]~106 (
// Equation(s):
// \my_processor|data_writeReg[25]~106_combout  = (\my_processor|my_alu|Selector31~11_combout  & (!\my_processor|my_alu|Selector25~0_combout  & (\my_processor|my_alu|ShiftLeft0~104_combout ))) # (!\my_processor|my_alu|Selector31~11_combout  & 
// ((\my_processor|my_alu|Selector25~0_combout ) # ((\my_processor|my_alu|ShiftLeft0~79_combout ))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|my_alu|Selector25~0_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~104_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~106 .lut_mask = 16'h7564;
defparam \my_processor|data_writeReg[25]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~37 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~37_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~37 .lut_mask = 16'h000A;
defparam \my_processor|my_alu|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~41 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~19_combout ) # ((\my_processor|my_alu|ShiftLeft0~18_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & (((\my_processor|my_alu|ShiftLeft0~40_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~19_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~18_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~41 .lut_mask = 16'hFDA8;
defparam \my_processor|my_alu|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~42 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftLeft0~7_combout  & (\my_processor|my_alu|ShiftLeft0~37_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] 
// & ((\my_processor|my_alu|ShiftLeft0~41_combout ) # ((\my_processor|my_alu|ShiftLeft0~7_combout  & \my_processor|my_alu|ShiftLeft0~37_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|my_alu|ShiftLeft0~7_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~37_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~42 .lut_mask = 16'hD5C0;
defparam \my_processor|my_alu|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \my_processor|data_writeReg[25]~107 (
// Equation(s):
// \my_processor|data_writeReg[25]~107_combout  = (\my_processor|my_alu|Selector25~0_combout  & ((\my_processor|data_writeReg[25]~106_combout  & ((\my_processor|my_alu|ShiftLeft0~42_combout ))) # (!\my_processor|data_writeReg[25]~106_combout  & 
// (\my_processor|my_alu|ShiftLeft0~102_combout )))) # (!\my_processor|my_alu|Selector25~0_combout  & (((\my_processor|data_writeReg[25]~106_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~102_combout ),
	.datab(\my_processor|my_alu|Selector25~0_combout ),
	.datac(\my_processor|data_writeReg[25]~106_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~107 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[25]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \my_processor|data_writeReg[25]~108 (
// Equation(s):
// \my_processor|data_writeReg[25]~108_combout  = (\my_processor|my_alu|Selector29~9_combout  & ((\my_processor|my_alu|Selector29~7_combout ) # ((\my_processor|data_writeReg[25]~107_combout )))) # (!\my_processor|my_alu|Selector29~9_combout  & 
// (!\my_processor|my_alu|Selector29~7_combout  & ((\my_processor|my_alu|Add1~50_combout ))))

	.dataa(\my_processor|my_alu|Selector29~9_combout ),
	.datab(\my_processor|my_alu|Selector29~7_combout ),
	.datac(\my_processor|data_writeReg[25]~107_combout ),
	.datad(\my_processor|my_alu|Add1~50_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~108 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[25]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \my_processor|data_writeReg[25]~109 (
// Equation(s):
// \my_processor|data_writeReg[25]~109_combout  = (\my_processor|my_alu|Selector29~7_combout  & ((\my_processor|data_writeReg[25]~108_combout  & ((\my_regfile|data_readRegA[31]~214_combout ))) # (!\my_processor|data_writeReg[25]~108_combout  & 
// (\my_processor|my_alu|ShiftRight0~98_combout )))) # (!\my_processor|my_alu|Selector29~7_combout  & (((\my_processor|data_writeReg[25]~108_combout ))))

	.dataa(\my_processor|my_alu|Selector29~7_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~98_combout ),
	.datac(\my_regfile|data_readRegA[31]~214_combout ),
	.datad(\my_processor|data_writeReg[25]~108_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~109 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[25]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \my_processor|data_writeReg[25]~110 (
// Equation(s):
// \my_processor|data_writeReg[25]~110_combout  = (\my_processor|data_writeReg[25]~104_combout ) # ((\my_processor|data_writeReg[25]~105_combout ) # ((\my_processor|data_writeReg[24]~100_combout  & \my_processor|data_writeReg[25]~109_combout )))

	.dataa(\my_processor|data_writeReg[25]~104_combout ),
	.datab(\my_processor|data_writeReg[24]~100_combout ),
	.datac(\my_processor|data_writeReg[25]~105_combout ),
	.datad(\my_processor|data_writeReg[25]~109_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~110 .lut_mask = 16'hFEFA;
defparam \my_processor|data_writeReg[25]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N29
dffeas \my_regfile|register[9].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N27
dffeas \my_regfile|register[10].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~307 (
// Equation(s):
// \my_regfile|data_readRegA[25]~307_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[25].df|q~q  & ((\my_regfile|register[9].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~307 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[25]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N5
dffeas \my_regfile|register[11].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N15
dffeas \my_regfile|register[12].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~308 (
// Equation(s):
// \my_regfile|data_readRegA[25]~308_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[25].df|q~q  & ((\my_regfile|register[11].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~308 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[25]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N31
dffeas \my_regfile|register[15].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N29
dffeas \my_regfile|register[16].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~310 (
// Equation(s):
// \my_regfile|data_readRegA[25]~310_combout  = (\my_regfile|register[15].df|dffe_array[25].df|q~q  & (((\my_regfile|register[16].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~310 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[25]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N19
dffeas \my_regfile|register[13].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N9
dffeas \my_regfile|register[14].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~309 (
// Equation(s):
// \my_regfile|data_readRegA[25]~309_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[25].df|q~q  & ((\my_regfile|register[13].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~309 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[25]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~311 (
// Equation(s):
// \my_regfile|data_readRegA[25]~311_combout  = (\my_regfile|data_readRegA[25]~307_combout  & (\my_regfile|data_readRegA[25]~308_combout  & (\my_regfile|data_readRegA[25]~310_combout  & \my_regfile|data_readRegA[25]~309_combout )))

	.dataa(\my_regfile|data_readRegA[25]~307_combout ),
	.datab(\my_regfile|data_readRegA[25]~308_combout ),
	.datac(\my_regfile|data_readRegA[25]~310_combout ),
	.datad(\my_regfile|data_readRegA[25]~309_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~311 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N9
dffeas \my_regfile|register[18].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N23
dffeas \my_regfile|register[17].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~312 (
// Equation(s):
// \my_regfile|data_readRegA[25]~312_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[25].df|q~q  & ((\my_regfile|register[18].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~312 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[25]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N15
dffeas \my_regfile|register[23].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N13
dffeas \my_regfile|register[24].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~315 (
// Equation(s):
// \my_regfile|data_readRegA[25]~315_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[25].df|q~q  & ((\my_regfile|register[24].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~315 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[25]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N23
dffeas \my_regfile|register[19].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N29
dffeas \my_regfile|register[20].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~313 (
// Equation(s):
// \my_regfile|data_readRegA[25]~313_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[25].df|q~q  & ((\my_regfile|register[20].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~313 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[25]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N27
dffeas \my_regfile|register[21].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N17
dffeas \my_regfile|register[22].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~314 (
// Equation(s):
// \my_regfile|data_readRegA[25]~314_combout  = (\my_regfile|register[21].df|dffe_array[25].df|q~q  & (((\my_regfile|register[22].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~314 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[25]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~316 (
// Equation(s):
// \my_regfile|data_readRegA[25]~316_combout  = (\my_regfile|data_readRegA[25]~312_combout  & (\my_regfile|data_readRegA[25]~315_combout  & (\my_regfile|data_readRegA[25]~313_combout  & \my_regfile|data_readRegA[25]~314_combout )))

	.dataa(\my_regfile|data_readRegA[25]~312_combout ),
	.datab(\my_regfile|data_readRegA[25]~315_combout ),
	.datac(\my_regfile|data_readRegA[25]~313_combout ),
	.datad(\my_regfile|data_readRegA[25]~314_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~316 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N5
dffeas \my_regfile|register[27].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N23
dffeas \my_regfile|register[28].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~318 (
// Equation(s):
// \my_regfile|data_readRegA[25]~318_combout  = (\my_regfile|d0|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[25].df|q~q  & ((\my_regfile|register[27].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d4|and3~combout )))) # 
// (!\my_regfile|d0|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and4~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~318 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[25]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N31
dffeas \my_regfile|register[25].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N25
dffeas \my_regfile|register[26].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~317 (
// Equation(s):
// \my_regfile|data_readRegA[25]~317_combout  = (\my_regfile|register[25].df|dffe_array[25].df|q~q  & (((\my_regfile|register[26].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d4|and2~combout ))) # (!\my_regfile|register[25].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~317 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[25]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N5
dffeas \my_regfile|register[29].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~319 (
// Equation(s):
// \my_regfile|data_readRegA[25]~319_combout  = (((\my_regfile|register[29].df|dffe_array[25].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [20])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|d0|d2|and5~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[25].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~319 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[25]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N13
dffeas \my_regfile|register[30].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[25]~110_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N19
dffeas \my_regfile|register[31].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~320 (
// Equation(s):
// \my_regfile|data_readRegA[25]~320_combout  = (\my_regfile|register[30].df|dffe_array[25].df|q~q  & ((\my_regfile|register[31].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d0|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|register[31].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|d0|d4|and6~combout ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~320 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[25]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~321 (
// Equation(s):
// \my_regfile|data_readRegA[25]~321_combout  = (\my_regfile|data_readRegA[25]~318_combout  & (\my_regfile|data_readRegA[25]~317_combout  & (\my_regfile|data_readRegA[25]~319_combout  & \my_regfile|data_readRegA[25]~320_combout )))

	.dataa(\my_regfile|data_readRegA[25]~318_combout ),
	.datab(\my_regfile|data_readRegA[25]~317_combout ),
	.datac(\my_regfile|data_readRegA[25]~319_combout ),
	.datad(\my_regfile|data_readRegA[25]~320_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~321 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N25
dffeas \my_regfile|register[8].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N7
dffeas \my_regfile|register[7].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~305 (
// Equation(s):
// \my_regfile|data_readRegA[25]~305_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[25].df|q~q  & ((\my_regfile|register[8].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d2|and0~combout )))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[7].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~305 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[25]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N23
dffeas \my_regfile|register[5].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N9
dffeas \my_regfile|register[6].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~304 (
// Equation(s):
// \my_regfile|data_readRegA[25]~304_combout  = (\my_regfile|register[5].df|dffe_array[25].df|q~q  & (((\my_regfile|register[6].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~304 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[25]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N15
dffeas \my_regfile|register[1].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N17
dffeas \my_regfile|register[2].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~301 (
// Equation(s):
// \my_regfile|data_readRegA[25]~301_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[25].df|q~q  & ((\my_regfile|register[2].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~301 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[25]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N15
dffeas \my_regfile|register[3].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N21
dffeas \my_regfile|register[4].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~110_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~302 (
// Equation(s):
// \my_regfile|data_readRegA[25]~302_combout  = ((\my_regfile|d1|d0|and0~1_combout ) # ((\my_regfile|register[4].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d1|d0|and0~1_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~302 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[25]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~303 (
// Equation(s):
// \my_regfile|data_readRegA[25]~303_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[25]~302_combout  & ((\my_regfile|register[3].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|data_readRegA[25]~302_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~303 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[25]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~306 (
// Equation(s):
// \my_regfile|data_readRegA[25]~306_combout  = (\my_regfile|data_readRegA[25]~305_combout  & (\my_regfile|data_readRegA[25]~304_combout  & (\my_regfile|data_readRegA[25]~301_combout  & \my_regfile|data_readRegA[25]~303_combout )))

	.dataa(\my_regfile|data_readRegA[25]~305_combout ),
	.datab(\my_regfile|data_readRegA[25]~304_combout ),
	.datac(\my_regfile|data_readRegA[25]~301_combout ),
	.datad(\my_regfile|data_readRegA[25]~303_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~306 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~322 (
// Equation(s):
// \my_regfile|data_readRegA[25]~322_combout  = (\my_regfile|data_readRegA[25]~311_combout  & (\my_regfile|data_readRegA[25]~316_combout  & (\my_regfile|data_readRegA[25]~321_combout  & \my_regfile|data_readRegA[25]~306_combout )))

	.dataa(\my_regfile|data_readRegA[25]~311_combout ),
	.datab(\my_regfile|data_readRegA[25]~316_combout ),
	.datac(\my_regfile|data_readRegA[25]~321_combout ),
	.datad(\my_regfile|data_readRegA[25]~306_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~322 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \my_processor|my_alu|Add0~52 (
// Equation(s):
// \my_processor|my_alu|Add0~52_combout  = (\my_regfile|data_readRegA[26]~344_combout  & (\my_processor|my_alu|Add0~51  $ (GND))) # (!\my_regfile|data_readRegA[26]~344_combout  & (!\my_processor|my_alu|Add0~51  & VCC))
// \my_processor|my_alu|Add0~53  = CARRY((\my_regfile|data_readRegA[26]~344_combout  & !\my_processor|my_alu|Add0~51 ))

	.dataa(\my_regfile|data_readRegA[26]~344_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~51 ),
	.combout(\my_processor|my_alu|Add0~52_combout ),
	.cout(\my_processor|my_alu|Add0~53 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~52 .lut_mask = 16'hA50A;
defparam \my_processor|my_alu|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \my_processor|data_writeReg[26]~169 (
// Equation(s):
// \my_processor|data_writeReg[26]~169_combout  = (\my_processor|data_writeReg[16]~167_combout  & ((\my_processor|my_alu|Add0~52_combout ) # ((\my_processor|data_writeReg[24]~102_combout  & \my_regfile|data_readRegA[26]~344_combout )))) # 
// (!\my_processor|data_writeReg[16]~167_combout  & (\my_processor|data_writeReg[24]~102_combout  & ((\my_regfile|data_readRegA[26]~344_combout ))))

	.dataa(\my_processor|data_writeReg[16]~167_combout ),
	.datab(\my_processor|data_writeReg[24]~102_combout ),
	.datac(\my_processor|my_alu|Add0~52_combout ),
	.datad(\my_regfile|data_readRegA[26]~344_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~169 .lut_mask = 16'hECA0;
defparam \my_processor|data_writeReg[26]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \my_processor|data_writeReg[26]~111 (
// Equation(s):
// \my_processor|data_writeReg[26]~111_combout  = (\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|my_alu|Selector25~0_combout  & ((\my_processor|my_alu|ShiftLeft0~94_combout ))) # (!\my_processor|my_alu|Selector25~0_combout  & 
// (\my_processor|my_alu|ShiftLeft0~107_combout )))) # (!\my_processor|my_alu|Selector31~11_combout  & (\my_processor|my_alu|Selector25~0_combout ))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|my_alu|Selector25~0_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~107_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~94_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~111 .lut_mask = 16'hEC64;
defparam \my_processor|data_writeReg[26]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~82 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~61_combout ) # ((\my_processor|my_alu|ShiftLeft0~60_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & (((\my_processor|my_alu|ShiftLeft0~81_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~61_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~81_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~82 .lut_mask = 16'hFAD8;
defparam \my_processor|my_alu|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~46 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~46_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~23_combout ) # ((\my_processor|my_alu|ShiftLeft0~24_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & (((\my_processor|my_alu|ShiftLeft0~45_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~23_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~45_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~46 .lut_mask = 16'hFAD8;
defparam \my_processor|my_alu|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~47 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~47_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~114_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|my_alu|ShiftLeft0~46_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~114_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~47 .lut_mask = 16'h7520;
defparam \my_processor|my_alu|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \my_processor|data_writeReg[26]~112 (
// Equation(s):
// \my_processor|data_writeReg[26]~112_combout  = (\my_processor|my_alu|Selector31~11_combout  & (\my_processor|data_writeReg[26]~111_combout )) # (!\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|data_writeReg[26]~111_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~47_combout ))) # (!\my_processor|data_writeReg[26]~111_combout  & (\my_processor|my_alu|ShiftLeft0~82_combout ))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|data_writeReg[26]~111_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~82_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~112 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[26]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~52 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~5_combout  & ((\my_regfile|data_readRegA[30]~256_combout ))) # (!\my_processor|my_alu|ShiftLeft0~5_combout  & 
// (\my_regfile|data_readRegA[31]~214_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datab(\my_regfile|data_readRegA[31]~214_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_regfile|data_readRegA[30]~256_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~52 .lut_mask = 16'hE040;
defparam \my_processor|my_alu|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~55 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~55_combout  = (\my_processor|my_alu|ShiftRight0~52_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~54_combout ) # (\my_processor|my_alu|ShiftRight0~53_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~52_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~54_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~53_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~55 .lut_mask = 16'hAAFE;
defparam \my_processor|my_alu|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~99 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~99_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_regfile|data_readRegA[31]~214_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_processor|my_alu|ShiftRight0~55_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~55_combout ),
	.datad(\my_regfile|data_readRegA[31]~214_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~99 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \my_processor|data_writeReg[26]~113 (
// Equation(s):
// \my_processor|data_writeReg[26]~113_combout  = (\my_processor|my_alu|Selector29~9_combout  & (((\my_processor|my_alu|Selector29~7_combout )))) # (!\my_processor|my_alu|Selector29~9_combout  & ((\my_processor|my_alu|Selector29~7_combout  & 
// (\my_processor|my_alu|ShiftRight0~99_combout )) # (!\my_processor|my_alu|Selector29~7_combout  & ((\my_processor|my_alu|Add1~52_combout )))))

	.dataa(\my_processor|my_alu|Selector29~9_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~99_combout ),
	.datac(\my_processor|my_alu|Selector29~7_combout ),
	.datad(\my_processor|my_alu|Add1~52_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~113 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[26]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \my_processor|data_writeReg[26]~114 (
// Equation(s):
// \my_processor|data_writeReg[26]~114_combout  = (\my_processor|my_alu|Selector29~9_combout  & ((\my_processor|data_writeReg[26]~113_combout  & (\my_regfile|data_readRegA[31]~214_combout )) # (!\my_processor|data_writeReg[26]~113_combout  & 
// ((\my_processor|data_writeReg[26]~112_combout ))))) # (!\my_processor|my_alu|Selector29~9_combout  & (((\my_processor|data_writeReg[26]~113_combout ))))

	.dataa(\my_processor|my_alu|Selector29~9_combout ),
	.datab(\my_regfile|data_readRegA[31]~214_combout ),
	.datac(\my_processor|data_writeReg[26]~112_combout ),
	.datad(\my_processor|data_writeReg[26]~113_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~114 .lut_mask = 16'hDDA0;
defparam \my_processor|data_writeReg[26]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \my_processor|data_writeReg[26]~115 (
// Equation(s):
// \my_processor|data_writeReg[26]~115_combout  = (\my_processor|data_writeReg[26]~169_combout ) # ((\my_processor|data_writeReg[24]~100_combout  & \my_processor|data_writeReg[26]~114_combout ))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[24]~100_combout ),
	.datac(\my_processor|data_writeReg[26]~169_combout ),
	.datad(\my_processor|data_writeReg[26]~114_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~115 .lut_mask = 16'hFCF0;
defparam \my_processor|data_writeReg[26]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N27
dffeas \my_regfile|register[12].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N13
dffeas \my_regfile|register[11].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~330 (
// Equation(s):
// \my_regfile|data_readRegA[26]~330_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[26].df|q~q  & ((\my_regfile|register[11].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~330 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[26]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N31
dffeas \my_regfile|register[9].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N9
dffeas \my_regfile|register[10].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~329 (
// Equation(s):
// \my_regfile|data_readRegA[26]~329_combout  = (\my_regfile|register[9].df|dffe_array[26].df|q~q  & (((\my_regfile|register[10].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~329 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[26]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N28
cycloneive_lcell_comb \my_regfile|register[16].df|dffe_array[26].df|q~feeder (
// Equation(s):
// \my_regfile|register[16].df|dffe_array[26].df|q~feeder_combout  = \my_processor|data_writeReg[26]~115_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[26]~115_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[16].df|dffe_array[26].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[26].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[16].df|dffe_array[26].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N29
dffeas \my_regfile|register[16].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[16].df|dffe_array[26].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
cycloneive_lcell_comb \my_regfile|register[15].df|dffe_array[26].df|q~feeder (
// Equation(s):
// \my_regfile|register[15].df|dffe_array[26].df|q~feeder_combout  = \my_processor|data_writeReg[26]~115_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[26]~115_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[15].df|dffe_array[26].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[26].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[15].df|dffe_array[26].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N19
dffeas \my_regfile|register[15].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[15].df|dffe_array[26].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~332 (
// Equation(s):
// \my_regfile|data_readRegA[26]~332_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[26].df|q~q  & ((\my_regfile|register[16].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|d0|d3|and0~combout ),
	.datad(\my_regfile|register[15].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~332 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[26]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N11
dffeas \my_regfile|register[13].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N5
dffeas \my_regfile|register[14].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~331 (
// Equation(s):
// \my_regfile|data_readRegA[26]~331_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[26].df|q~q  & ((\my_regfile|register[13].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~331 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[26]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~333 (
// Equation(s):
// \my_regfile|data_readRegA[26]~333_combout  = (\my_regfile|data_readRegA[26]~330_combout  & (\my_regfile|data_readRegA[26]~329_combout  & (\my_regfile|data_readRegA[26]~332_combout  & \my_regfile|data_readRegA[26]~331_combout )))

	.dataa(\my_regfile|data_readRegA[26]~330_combout ),
	.datab(\my_regfile|data_readRegA[26]~329_combout ),
	.datac(\my_regfile|data_readRegA[26]~332_combout ),
	.datad(\my_regfile|data_readRegA[26]~331_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~333 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N15
dffeas \my_regfile|register[23].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N17
dffeas \my_regfile|register[24].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~337 (
// Equation(s):
// \my_regfile|data_readRegA[26]~337_combout  = (\my_regfile|register[23].df|dffe_array[26].df|q~q  & (((\my_regfile|register[24].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~337 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[26]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N3
dffeas \my_regfile|register[19].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N29
dffeas \my_regfile|register[20].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~335 (
// Equation(s):
// \my_regfile|data_readRegA[26]~335_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[26].df|q~q  & ((\my_regfile|register[19].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~335 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[26]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N19
dffeas \my_regfile|register[17].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N13
dffeas \my_regfile|register[18].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~334 (
// Equation(s):
// \my_regfile|data_readRegA[26]~334_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[26].df|q~q  & ((\my_regfile|register[17].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d0|d3|and1~combout ))))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~334 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[26]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N31
dffeas \my_regfile|register[21].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N13
dffeas \my_regfile|register[22].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~336 (
// Equation(s):
// \my_regfile|data_readRegA[26]~336_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[26].df|q~q  & ((\my_regfile|register[22].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~336 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[26]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~338 (
// Equation(s):
// \my_regfile|data_readRegA[26]~338_combout  = (\my_regfile|data_readRegA[26]~337_combout  & (\my_regfile|data_readRegA[26]~335_combout  & (\my_regfile|data_readRegA[26]~334_combout  & \my_regfile|data_readRegA[26]~336_combout )))

	.dataa(\my_regfile|data_readRegA[26]~337_combout ),
	.datab(\my_regfile|data_readRegA[26]~335_combout ),
	.datac(\my_regfile|data_readRegA[26]~334_combout ),
	.datad(\my_regfile|data_readRegA[26]~336_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~338 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N27
dffeas \my_regfile|register[5].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N1
dffeas \my_regfile|register[6].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~326 (
// Equation(s):
// \my_regfile|data_readRegA[26]~326_combout  = (\my_regfile|register[5].df|dffe_array[26].df|q~q  & (((\my_regfile|register[6].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d1|and6~combout ))) # (!\my_regfile|register[5].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|d0|d1|and5~combout ),
	.datad(\my_regfile|register[6].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~326 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegA[26]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N15
dffeas \my_regfile|register[1].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N9
dffeas \my_regfile|register[2].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~323 (
// Equation(s):
// \my_regfile|data_readRegA[26]~323_combout  = (\my_regfile|register[1].df|dffe_array[26].df|q~q  & (((\my_regfile|register[2].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~323 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[26]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N27
dffeas \my_regfile|register[3].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N25
dffeas \my_regfile|register[4].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~324 (
// Equation(s):
// \my_regfile|data_readRegA[26]~324_combout  = ((\my_regfile|d1|d0|and0~1_combout ) # ((\my_regfile|register[4].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d1|d0|and0~1_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~324 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[26]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~325 (
// Equation(s):
// \my_regfile|data_readRegA[26]~325_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[26]~324_combout  & ((\my_regfile|register[3].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|data_readRegA[26]~324_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~325 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[26]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N29
dffeas \my_regfile|register[7].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N15
dffeas \my_regfile|register[8].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~327 (
// Equation(s):
// \my_regfile|data_readRegA[26]~327_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[26].df|q~q  & ((\my_regfile|register[8].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~327 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[26]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~328 (
// Equation(s):
// \my_regfile|data_readRegA[26]~328_combout  = (\my_regfile|data_readRegA[26]~326_combout  & (\my_regfile|data_readRegA[26]~323_combout  & (\my_regfile|data_readRegA[26]~325_combout  & \my_regfile|data_readRegA[26]~327_combout )))

	.dataa(\my_regfile|data_readRegA[26]~326_combout ),
	.datab(\my_regfile|data_readRegA[26]~323_combout ),
	.datac(\my_regfile|data_readRegA[26]~325_combout ),
	.datad(\my_regfile|data_readRegA[26]~327_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~328 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N21
dffeas \my_regfile|register[29].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[26]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N11
dffeas \my_regfile|register[31].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N29
dffeas \my_regfile|register[30].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~342 (
// Equation(s):
// \my_regfile|data_readRegA[26]~342_combout  = (\my_regfile|register[31].df|dffe_array[26].df|q~q  & (((\my_regfile|register[30].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|d0|d4|and6~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~342 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[26]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N9
dffeas \my_regfile|register[28].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~340 (
// Equation(s):
// \my_regfile|data_readRegA[26]~340_combout  = (((\my_regfile|register[28].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d0|and2~2_combout )

	.dataa(\my_regfile|d0|d0|and2~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[28].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~340 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[26]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N27
dffeas \my_regfile|register[27].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N5
dffeas \my_regfile|register[26].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N7
dffeas \my_regfile|register[25].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~115_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~339 (
// Equation(s):
// \my_regfile|data_readRegA[26]~339_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[26].df|q~q  & ((\my_regfile|register[26].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d4|and2~combout )))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~339 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[26]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~341 (
// Equation(s):
// \my_regfile|data_readRegA[26]~341_combout  = (\my_regfile|data_readRegA[26]~340_combout  & (\my_regfile|data_readRegA[26]~339_combout  & ((\my_regfile|register[27].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|data_readRegA[26]~340_combout ),
	.datac(\my_regfile|register[27].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|data_readRegA[26]~339_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~341 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[26]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~343 (
// Equation(s):
// \my_regfile|data_readRegA[26]~343_combout  = (\my_regfile|data_readRegA[26]~342_combout  & (\my_regfile|data_readRegA[26]~341_combout  & ((\my_regfile|register[29].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|register[29].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|data_readRegA[26]~342_combout ),
	.datad(\my_regfile|data_readRegA[26]~341_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~343 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[26]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~344 (
// Equation(s):
// \my_regfile|data_readRegA[26]~344_combout  = (\my_regfile|data_readRegA[26]~333_combout  & (\my_regfile|data_readRegA[26]~338_combout  & (\my_regfile|data_readRegA[26]~328_combout  & \my_regfile|data_readRegA[26]~343_combout )))

	.dataa(\my_regfile|data_readRegA[26]~333_combout ),
	.datab(\my_regfile|data_readRegA[26]~338_combout ),
	.datac(\my_regfile|data_readRegA[26]~328_combout ),
	.datad(\my_regfile|data_readRegA[26]~343_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~344 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \my_processor|my_alu|Add0~54 (
// Equation(s):
// \my_processor|my_alu|Add0~54_combout  = (\my_regfile|data_readRegA[27]~300_combout  & (!\my_processor|my_alu|Add0~53 )) # (!\my_regfile|data_readRegA[27]~300_combout  & ((\my_processor|my_alu|Add0~53 ) # (GND)))
// \my_processor|my_alu|Add0~55  = CARRY((!\my_processor|my_alu|Add0~53 ) # (!\my_regfile|data_readRegA[27]~300_combout ))

	.dataa(\my_regfile|data_readRegA[27]~300_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~53 ),
	.combout(\my_processor|my_alu|Add0~54_combout ),
	.cout(\my_processor|my_alu|Add0~55 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~54 .lut_mask = 16'h5A5F;
defparam \my_processor|my_alu|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \my_processor|data_writeReg[27]~119 (
// Equation(s):
// \my_processor|data_writeReg[27]~119_combout  = (\my_processor|data_writeReg[24]~100_combout  & ((\my_regfile|data_readRegA[31]~214_combout ) # (!\my_processor|my_alu|Selector29~7_combout )))

	.dataa(\my_regfile|data_readRegA[31]~214_combout ),
	.datab(\my_processor|data_writeReg[24]~100_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|Selector29~7_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~119 .lut_mask = 16'h88CC;
defparam \my_processor|data_writeReg[27]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \my_processor|data_writeReg[27]~116 (
// Equation(s):
// \my_processor|data_writeReg[27]~116_combout  = (\my_processor|data_writeReg[24]~102_combout  & \my_regfile|data_readRegA[27]~300_combout )

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[24]~102_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[27]~300_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~116 .lut_mask = 16'hCC00;
defparam \my_processor|data_writeReg[27]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~50 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftLeft0~30_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|ShiftLeft0~49_combout ) # ((\my_processor|my_alu|ShiftLeft0~48_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~49_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~48_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~50 .lut_mask = 16'hFE32;
defparam \my_processor|my_alu|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~51 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~27_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|my_alu|ShiftLeft0~50_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftLeft0~27_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~51 .lut_mask = 16'h7340;
defparam \my_processor|my_alu|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~85 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftLeft0~68_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|ShiftLeft0~84_combout ) # ((\my_processor|my_alu|ShiftLeft0~83_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~84_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~83_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~85 .lut_mask = 16'hFE54;
defparam \my_processor|my_alu|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \my_processor|data_writeReg[27]~117 (
// Equation(s):
// \my_processor|data_writeReg[27]~117_combout  = (\my_processor|my_alu|Selector31~11_combout  & (!\my_processor|my_alu|Selector25~0_combout  & (\my_processor|my_alu|ShiftLeft0~110_combout ))) # (!\my_processor|my_alu|Selector31~11_combout  & 
// ((\my_processor|my_alu|Selector25~0_combout ) # ((\my_processor|my_alu|ShiftLeft0~85_combout ))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|my_alu|Selector25~0_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~110_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~117 .lut_mask = 16'h7564;
defparam \my_processor|data_writeReg[27]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \my_processor|data_writeReg[27]~118 (
// Equation(s):
// \my_processor|data_writeReg[27]~118_combout  = (\my_processor|my_alu|Selector25~0_combout  & ((\my_processor|data_writeReg[27]~117_combout  & (\my_processor|my_alu|ShiftLeft0~51_combout )) # (!\my_processor|data_writeReg[27]~117_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~97_combout ))))) # (!\my_processor|my_alu|Selector25~0_combout  & (((\my_processor|data_writeReg[27]~117_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~51_combout ),
	.datab(\my_processor|my_alu|Selector25~0_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~97_combout ),
	.datad(\my_processor|data_writeReg[27]~117_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~118 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[27]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \my_processor|data_writeReg[27]~120 (
// Equation(s):
// \my_processor|data_writeReg[27]~120_combout  = (\my_processor|data_writeReg[27]~116_combout ) # ((\my_processor|data_writeReg[27]~119_combout  & (\my_processor|my_alu|Selector29~9_combout  & \my_processor|data_writeReg[27]~118_combout )))

	.dataa(\my_processor|data_writeReg[27]~119_combout ),
	.datab(\my_processor|data_writeReg[27]~116_combout ),
	.datac(\my_processor|my_alu|Selector29~9_combout ),
	.datad(\my_processor|data_writeReg[27]~118_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~120 .lut_mask = 16'hECCC;
defparam \my_processor|data_writeReg[27]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~106 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~106_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_regfile|data_readRegA[31]~214_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[31]~214_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftRight0~72_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_regfile|data_readRegA[31]~214_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|ShiftRight0~72_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~106 .lut_mask = 16'hCDC8;
defparam \my_processor|my_alu|ShiftRight0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \my_processor|data_writeReg[27]~121 (
// Equation(s):
// \my_processor|data_writeReg[27]~121_combout  = (\my_processor|my_alu|Selector29~7_combout  & ((\my_processor|my_alu|Selector29~9_combout  & (!\my_regfile|data_readRegA[31]~214_combout )) # (!\my_processor|my_alu|Selector29~9_combout  & 
// ((!\my_processor|my_alu|ShiftRight0~106_combout ))))) # (!\my_processor|my_alu|Selector29~7_combout  & (\my_processor|my_alu|Selector29~9_combout ))

	.dataa(\my_processor|my_alu|Selector29~7_combout ),
	.datab(\my_processor|my_alu|Selector29~9_combout ),
	.datac(\my_regfile|data_readRegA[31]~214_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~106_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~121 .lut_mask = 16'h4C6E;
defparam \my_processor|data_writeReg[27]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \my_processor|data_writeReg[27]~122 (
// Equation(s):
// \my_processor|data_writeReg[27]~122_combout  = (\my_processor|data_writeReg[27]~120_combout ) # ((\my_processor|data_writeReg[24]~100_combout  & !\my_processor|data_writeReg[27]~121_combout ))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[24]~100_combout ),
	.datac(\my_processor|data_writeReg[27]~120_combout ),
	.datad(\my_processor|data_writeReg[27]~121_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~122 .lut_mask = 16'hF0FC;
defparam \my_processor|data_writeReg[27]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \my_processor|data_writeReg[27]~123 (
// Equation(s):
// \my_processor|data_writeReg[27]~123_combout  = (\my_processor|my_alu|Selector29~7_combout ) # ((\my_processor|data_writeReg[27]~120_combout ) # (\my_processor|my_alu|Add1~54_combout ))

	.dataa(\my_processor|my_alu|Selector29~7_combout ),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[27]~120_combout ),
	.datad(\my_processor|my_alu|Add1~54_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~123 .lut_mask = 16'hFFFA;
defparam \my_processor|data_writeReg[27]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \my_processor|data_writeReg[27]~124 (
// Equation(s):
// \my_processor|data_writeReg[27]~124_combout  = (\my_processor|data_writeReg[16]~167_combout  & ((\my_processor|my_alu|Add0~54_combout ) # ((\my_processor|data_writeReg[27]~122_combout  & \my_processor|data_writeReg[27]~123_combout )))) # 
// (!\my_processor|data_writeReg[16]~167_combout  & (((\my_processor|data_writeReg[27]~122_combout  & \my_processor|data_writeReg[27]~123_combout ))))

	.dataa(\my_processor|data_writeReg[16]~167_combout ),
	.datab(\my_processor|my_alu|Add0~54_combout ),
	.datac(\my_processor|data_writeReg[27]~122_combout ),
	.datad(\my_processor|data_writeReg[27]~123_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~124 .lut_mask = 16'hF888;
defparam \my_processor|data_writeReg[27]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N1
dffeas \my_regfile|register[26].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N3
dffeas \my_regfile|register[25].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~295 (
// Equation(s):
// \my_regfile|data_readRegA[27]~295_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[27].df|q~q  & ((\my_regfile|register[25].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|d0|d4|and1~combout ),
	.datad(\my_regfile|register[25].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~295 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[27]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N27
dffeas \my_regfile|register[27].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N1
dffeas \my_regfile|register[28].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~296 (
// Equation(s):
// \my_regfile|data_readRegA[27]~296_combout  = (\my_regfile|register[27].df|dffe_array[27].df|q~q  & (((\my_regfile|register[28].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d4|and4~combout ))) # (!\my_regfile|register[27].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d0|d4|and4~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~296 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[27]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N15
dffeas \my_regfile|register[29].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~297 (
// Equation(s):
// \my_regfile|data_readRegA[27]~297_combout  = (((\my_regfile|register[29].df|dffe_array[27].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|d0|d2|and5~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[27].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~297 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[27]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N13
dffeas \my_regfile|register[31].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N17
dffeas \my_regfile|register[30].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~298 (
// Equation(s):
// \my_regfile|data_readRegA[27]~298_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[27].df|q~q  & ((\my_regfile|register[31].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d4|and7~combout )))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~298 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[27]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~299 (
// Equation(s):
// \my_regfile|data_readRegA[27]~299_combout  = (\my_regfile|data_readRegA[27]~295_combout  & (\my_regfile|data_readRegA[27]~296_combout  & (\my_regfile|data_readRegA[27]~297_combout  & \my_regfile|data_readRegA[27]~298_combout )))

	.dataa(\my_regfile|data_readRegA[27]~295_combout ),
	.datab(\my_regfile|data_readRegA[27]~296_combout ),
	.datac(\my_regfile|data_readRegA[27]~297_combout ),
	.datad(\my_regfile|data_readRegA[27]~298_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~299 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N21
dffeas \my_regfile|register[9].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N15
dffeas \my_regfile|register[10].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~285 (
// Equation(s):
// \my_regfile|data_readRegA[27]~285_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[27].df|q~q  & ((\my_regfile|register[9].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~285 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[27]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N19
dffeas \my_regfile|register[16].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \my_regfile|register[15].df|dffe_array[27].df|q~feeder (
// Equation(s):
// \my_regfile|register[15].df|dffe_array[27].df|q~feeder_combout  = \my_processor|data_writeReg[27]~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[15].df|dffe_array[27].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[27].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[15].df|dffe_array[27].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N17
dffeas \my_regfile|register[15].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[15].df|dffe_array[27].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~288 (
// Equation(s):
// \my_regfile|data_readRegA[27]~288_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[27].df|q~q  & ((\my_regfile|register[15].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~288 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[27]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N13
dffeas \my_regfile|register[13].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N31
dffeas \my_regfile|register[14].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~287 (
// Equation(s):
// \my_regfile|data_readRegA[27]~287_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[27].df|q~q  & ((\my_regfile|register[14].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~287 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[27]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N11
dffeas \my_regfile|register[11].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N25
dffeas \my_regfile|register[12].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~286 (
// Equation(s):
// \my_regfile|data_readRegA[27]~286_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[27].df|q~q  & ((\my_regfile|register[12].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~286 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[27]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~289 (
// Equation(s):
// \my_regfile|data_readRegA[27]~289_combout  = (\my_regfile|data_readRegA[27]~285_combout  & (\my_regfile|data_readRegA[27]~288_combout  & (\my_regfile|data_readRegA[27]~287_combout  & \my_regfile|data_readRegA[27]~286_combout )))

	.dataa(\my_regfile|data_readRegA[27]~285_combout ),
	.datab(\my_regfile|data_readRegA[27]~288_combout ),
	.datac(\my_regfile|data_readRegA[27]~287_combout ),
	.datad(\my_regfile|data_readRegA[27]~286_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~289 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N1
dffeas \my_regfile|register[20].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N19
dffeas \my_regfile|register[19].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~291 (
// Equation(s):
// \my_regfile|data_readRegA[27]~291_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[27].df|q~q  & ((\my_regfile|register[20].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~291 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[27]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N31
dffeas \my_regfile|register[17].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N17
dffeas \my_regfile|register[18].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~290 (
// Equation(s):
// \my_regfile|data_readRegA[27]~290_combout  = (\my_regfile|register[17].df|dffe_array[27].df|q~q  & (((\my_regfile|register[18].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d3|and2~combout ))) # (!\my_regfile|register[17].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d0|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~290 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[27]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N15
dffeas \my_regfile|register[21].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N29
dffeas \my_regfile|register[22].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~292 (
// Equation(s):
// \my_regfile|data_readRegA[27]~292_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[27].df|q~q  & ((\my_regfile|register[22].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~292 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[27]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N8
cycloneive_lcell_comb \my_regfile|register[23].df|dffe_array[27].df|q~feeder (
// Equation(s):
// \my_regfile|register[23].df|dffe_array[27].df|q~feeder_combout  = \my_processor|data_writeReg[27]~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[27]~124_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[23].df|dffe_array[27].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[27].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[23].df|dffe_array[27].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N9
dffeas \my_regfile|register[23].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].df|dffe_array[27].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N29
dffeas \my_regfile|register[24].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~293 (
// Equation(s):
// \my_regfile|data_readRegA[27]~293_combout  = (\my_regfile|register[23].df|dffe_array[27].df|q~q  & ((\my_regfile|register[24].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d0|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|register[24].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|d0|d3|and7~combout ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~293 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[27]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~294 (
// Equation(s):
// \my_regfile|data_readRegA[27]~294_combout  = (\my_regfile|data_readRegA[27]~291_combout  & (\my_regfile|data_readRegA[27]~290_combout  & (\my_regfile|data_readRegA[27]~292_combout  & \my_regfile|data_readRegA[27]~293_combout )))

	.dataa(\my_regfile|data_readRegA[27]~291_combout ),
	.datab(\my_regfile|data_readRegA[27]~290_combout ),
	.datac(\my_regfile|data_readRegA[27]~292_combout ),
	.datad(\my_regfile|data_readRegA[27]~293_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~294 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N19
dffeas \my_regfile|register[7].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N21
dffeas \my_regfile|register[8].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~283 (
// Equation(s):
// \my_regfile|data_readRegA[27]~283_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[27].df|q~q  & ((\my_regfile|register[8].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~283 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[27]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N1
dffeas \my_regfile|register[3].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N17
dffeas \my_regfile|register[4].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~280 (
// Equation(s):
// \my_regfile|data_readRegA[27]~280_combout  = ((\my_regfile|register[4].df|dffe_array[27].df|q~q ) # ((\my_regfile|d1|d0|and0~1_combout ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|register[4].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|d1|d0|and0~1_combout ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~280 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[27]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~281 (
// Equation(s):
// \my_regfile|data_readRegA[27]~281_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[27]~280_combout  & ((\my_regfile|register[3].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|data_readRegA[27]~280_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~281 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[27]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N18
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[27].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[27].df|q~feeder_combout  = \my_processor|data_writeReg[27]~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[27].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[27].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[6].df|dffe_array[27].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N19
dffeas \my_regfile|register[6].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[27].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N5
dffeas \my_regfile|register[5].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~282 (
// Equation(s):
// \my_regfile|data_readRegA[27]~282_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[27].df|q~q  & ((\my_regfile|register[5].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~282 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[27]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N21
dffeas \my_regfile|register[2].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N19
dffeas \my_regfile|register[1].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~124_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~279 (
// Equation(s):
// \my_regfile|data_readRegA[27]~279_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[27].df|q~q  & ((\my_regfile|register[1].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~279 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[27]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~284 (
// Equation(s):
// \my_regfile|data_readRegA[27]~284_combout  = (\my_regfile|data_readRegA[27]~283_combout  & (\my_regfile|data_readRegA[27]~281_combout  & (\my_regfile|data_readRegA[27]~282_combout  & \my_regfile|data_readRegA[27]~279_combout )))

	.dataa(\my_regfile|data_readRegA[27]~283_combout ),
	.datab(\my_regfile|data_readRegA[27]~281_combout ),
	.datac(\my_regfile|data_readRegA[27]~282_combout ),
	.datad(\my_regfile|data_readRegA[27]~279_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~284 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~300 (
// Equation(s):
// \my_regfile|data_readRegA[27]~300_combout  = (\my_regfile|data_readRegA[27]~299_combout  & (\my_regfile|data_readRegA[27]~289_combout  & (\my_regfile|data_readRegA[27]~294_combout  & \my_regfile|data_readRegA[27]~284_combout )))

	.dataa(\my_regfile|data_readRegA[27]~299_combout ),
	.datab(\my_regfile|data_readRegA[27]~289_combout ),
	.datac(\my_regfile|data_readRegA[27]~294_combout ),
	.datad(\my_regfile|data_readRegA[27]~284_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~300 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \my_processor|my_alu|Add0~56 (
// Equation(s):
// \my_processor|my_alu|Add0~56_combout  = (\my_regfile|data_readRegA[28]~278_combout  & (\my_processor|my_alu|Add0~55  $ (GND))) # (!\my_regfile|data_readRegA[28]~278_combout  & (!\my_processor|my_alu|Add0~55  & VCC))
// \my_processor|my_alu|Add0~57  = CARRY((\my_regfile|data_readRegA[28]~278_combout  & !\my_processor|my_alu|Add0~55 ))

	.dataa(\my_regfile|data_readRegA[28]~278_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~55 ),
	.combout(\my_processor|my_alu|Add0~56_combout ),
	.cout(\my_processor|my_alu|Add0~57 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~56 .lut_mask = 16'hA50A;
defparam \my_processor|my_alu|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \my_processor|data_writeReg[28]~170 (
// Equation(s):
// \my_processor|data_writeReg[28]~170_combout  = (\my_processor|my_alu|Selector22~0_combout  & (((\my_processor|alu_opcode[0]~9_combout  & \my_processor|my_alu|Add0~56_combout )) # (!\my_processor|my_alu|Selector22~1_combout )))

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(\my_processor|my_alu|Selector22~1_combout ),
	.datac(\my_processor|my_alu|Add0~56_combout ),
	.datad(\my_processor|my_alu|Selector22~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~170 .lut_mask = 16'hB300;
defparam \my_processor|data_writeReg[28]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~55 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftLeft0~16_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftLeft0~54_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~54_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~55 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~100 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~100_combout  = (\my_processor|my_alu|ShiftRight0~42_combout  & ((\my_processor|my_alu|ShiftRight0~11_combout ) # ((\my_processor|my_alu|ShiftRight0~10_combout )))) # (!\my_processor|my_alu|ShiftRight0~42_combout  & 
// (((\my_regfile|data_readRegA[31]~214_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~11_combout ),
	.datab(\my_regfile|data_readRegA[31]~214_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~10_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~100 .lut_mask = 16'hFACC;
defparam \my_processor|my_alu|ShiftRight0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector29~4 (
// Equation(s):
// \my_processor|my_alu|Selector29~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~4 .lut_mask = 16'hFF44;
defparam \my_processor|my_alu|Selector29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \my_processor|data_writeReg[28]~125 (
// Equation(s):
// \my_processor|data_writeReg[28]~125_combout  = (\my_processor|my_alu|ShiftRight0~42_combout  & (\my_processor|my_alu|ShiftLeft0~111_combout  & (!\my_processor|my_alu|Selector29~4_combout ))) # (!\my_processor|my_alu|ShiftRight0~42_combout  & 
// (((\my_processor|my_alu|Selector29~4_combout ) # (\my_processor|my_alu|ShiftLeft0~101_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~42_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~111_combout ),
	.datac(\my_processor|my_alu|Selector29~4_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~125 .lut_mask = 16'h5D58;
defparam \my_processor|data_writeReg[28]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \my_processor|data_writeReg[28]~126 (
// Equation(s):
// \my_processor|data_writeReg[28]~126_combout  = (\my_processor|my_alu|Selector29~4_combout  & ((\my_processor|data_writeReg[28]~125_combout  & ((\my_processor|my_alu|ShiftLeft0~88_combout ))) # (!\my_processor|data_writeReg[28]~125_combout  & 
// (\my_processor|my_alu|ShiftLeft0~106_combout )))) # (!\my_processor|my_alu|Selector29~4_combout  & (((\my_processor|data_writeReg[28]~125_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~106_combout ),
	.datab(\my_processor|my_alu|Selector29~4_combout ),
	.datac(\my_processor|data_writeReg[28]~125_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~88_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~126 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[28]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \my_processor|data_writeReg[28]~127 (
// Equation(s):
// \my_processor|data_writeReg[28]~127_combout  = (\my_processor|alu_opcode[0]~9_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_processor|my_alu|ShiftRight0~100_combout ))) # (!\my_processor|alu_opcode[0]~9_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_processor|data_writeReg[28]~126_combout ))))

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|ShiftRight0~100_combout ),
	.datad(\my_processor|data_writeReg[28]~126_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~127 .lut_mask = 16'h7564;
defparam \my_processor|data_writeReg[28]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \my_processor|data_writeReg[28]~128 (
// Equation(s):
// \my_processor|data_writeReg[28]~128_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|data_writeReg[28]~127_combout  & ((\my_processor|my_alu|ShiftLeft0~55_combout ))) # (!\my_processor|data_writeReg[28]~127_combout  & 
// (\my_regfile|data_readRegA[31]~214_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_processor|data_writeReg[28]~127_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_regfile|data_readRegA[31]~214_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~55_combout ),
	.datad(\my_processor|data_writeReg[28]~127_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~128 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[28]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \my_processor|data_writeReg[28]~129 (
// Equation(s):
// \my_processor|data_writeReg[28]~129_combout  = (\my_processor|my_alu|Selector22~0_combout  & (!\my_processor|my_alu|Selector22~1_combout )) # (!\my_processor|my_alu|Selector22~0_combout  & ((\my_processor|my_alu|Selector22~1_combout ) # 
// (\my_processor|data_writeReg[28]~128_combout )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|Selector22~0_combout ),
	.datac(\my_processor|my_alu|Selector22~1_combout ),
	.datad(\my_processor|data_writeReg[28]~128_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~129 .lut_mask = 16'h3F3C;
defparam \my_processor|data_writeReg[28]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \my_processor|data_writeReg[28]~130 (
// Equation(s):
// \my_processor|data_writeReg[28]~130_combout  = (\my_processor|data_writeReg[16]~27_combout  & ((\my_processor|data_writeReg[28]~129_combout ) # ((\my_processor|my_alu|Selector22~2_combout  & \my_regfile|data_readRegA[28]~278_combout ))))

	.dataa(\my_processor|my_alu|Selector22~2_combout ),
	.datab(\my_processor|data_writeReg[16]~27_combout ),
	.datac(\my_regfile|data_readRegA[28]~278_combout ),
	.datad(\my_processor|data_writeReg[28]~129_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~130 .lut_mask = 16'hCC80;
defparam \my_processor|data_writeReg[28]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \my_processor|data_writeReg[28]~132 (
// Equation(s):
// \my_processor|data_writeReg[28]~132_combout  = (\my_processor|my_alu|Selector22~1_combout  & ((\my_processor|my_alu|Add0~56_combout  & ((\my_processor|my_alu|Selector22~2_combout ))) # (!\my_processor|my_alu|Add0~56_combout  & 
// ((!\my_processor|my_alu|Selector22~2_combout ) # (!\my_regfile|data_readRegA[28]~278_combout )))))

	.dataa(\my_regfile|data_readRegA[28]~278_combout ),
	.datab(\my_processor|my_alu|Selector22~1_combout ),
	.datac(\my_processor|my_alu|Add0~56_combout ),
	.datad(\my_processor|my_alu|Selector22~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~132 .lut_mask = 16'hC40C;
defparam \my_processor|data_writeReg[28]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \my_processor|data_writeReg[28]~131 (
// Equation(s):
// \my_processor|data_writeReg[28]~131_combout  = (\my_processor|my_alu|Add1~56_combout  & (\my_processor|my_alu|Selector22~1_combout )) # (!\my_processor|my_alu|Add1~56_combout  & ((\my_processor|my_alu|Selector22~0_combout ) # 
// ((!\my_processor|my_alu|Selector22~1_combout  & \my_processor|data_writeReg[28]~128_combout ))))

	.dataa(\my_processor|my_alu|Selector22~1_combout ),
	.datab(\my_processor|my_alu|Selector22~0_combout ),
	.datac(\my_processor|my_alu|Add1~56_combout ),
	.datad(\my_processor|data_writeReg[28]~128_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~131 .lut_mask = 16'hADAC;
defparam \my_processor|data_writeReg[28]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \my_processor|data_writeReg[28]~133 (
// Equation(s):
// \my_processor|data_writeReg[28]~133_combout  = (\my_processor|data_writeReg[28]~130_combout  & (\my_processor|data_writeReg[28]~132_combout  $ (((!\my_processor|data_writeReg[28]~131_combout ) # (!\my_processor|data_writeReg[28]~170_combout )))))

	.dataa(\my_processor|data_writeReg[28]~170_combout ),
	.datab(\my_processor|data_writeReg[28]~130_combout ),
	.datac(\my_processor|data_writeReg[28]~132_combout ),
	.datad(\my_processor|data_writeReg[28]~131_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~133 .lut_mask = 16'h840C;
defparam \my_processor|data_writeReg[28]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N21
dffeas \my_regfile|register[16].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N3
dffeas \my_regfile|register[15].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~266 (
// Equation(s):
// \my_regfile|data_readRegA[28]~266_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[28].df|q~q  & ((\my_regfile|register[16].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d3|and0~combout )))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~266 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[28]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N9
dffeas \my_regfile|register[12].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N7
dffeas \my_regfile|register[11].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~264 (
// Equation(s):
// \my_regfile|data_readRegA[28]~264_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[28].df|q~q  & ((\my_regfile|register[11].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~264 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[28]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N27
dffeas \my_regfile|register[9].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N5
dffeas \my_regfile|register[10].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~263 (
// Equation(s):
// \my_regfile|data_readRegA[28]~263_combout  = (\my_regfile|register[9].df|dffe_array[28].df|q~q  & (((\my_regfile|register[10].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~263 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[28]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N27
dffeas \my_regfile|register[13].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N13
dffeas \my_regfile|register[14].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~265 (
// Equation(s):
// \my_regfile|data_readRegA[28]~265_combout  = (\my_regfile|register[13].df|dffe_array[28].df|q~q  & (((\my_regfile|register[14].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~265 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[28]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~267 (
// Equation(s):
// \my_regfile|data_readRegA[28]~267_combout  = (\my_regfile|data_readRegA[28]~266_combout  & (\my_regfile|data_readRegA[28]~264_combout  & (\my_regfile|data_readRegA[28]~263_combout  & \my_regfile|data_readRegA[28]~265_combout )))

	.dataa(\my_regfile|data_readRegA[28]~266_combout ),
	.datab(\my_regfile|data_readRegA[28]~264_combout ),
	.datac(\my_regfile|data_readRegA[28]~263_combout ),
	.datad(\my_regfile|data_readRegA[28]~265_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~267 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N7
dffeas \my_regfile|register[29].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~275 (
// Equation(s):
// \my_regfile|data_readRegA[28]~275_combout  = (((\my_regfile|register[29].df|dffe_array[28].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [20])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|d0|d2|and5~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[28].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~275 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[28]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N15
dffeas \my_regfile|register[25].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N21
dffeas \my_regfile|register[26].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~273 (
// Equation(s):
// \my_regfile|data_readRegA[28]~273_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[28].df|q~q  & ((\my_regfile|register[25].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~273 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[28]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N23
dffeas \my_regfile|register[28].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N21
dffeas \my_regfile|register[27].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~274 (
// Equation(s):
// \my_regfile|data_readRegA[28]~274_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[28].df|q~q  & ((\my_regfile|register[28].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d4|and4~combout )))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|d0|d4|and4~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[27].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~274 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[28]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N13
dffeas \my_regfile|register[31].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N25
dffeas \my_regfile|register[30].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[28]~133_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~276 (
// Equation(s):
// \my_regfile|data_readRegA[28]~276_combout  = (\my_regfile|register[31].df|dffe_array[28].df|q~q  & (((\my_regfile|register[30].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|d0|d4|and6~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~276 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[28]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~277 (
// Equation(s):
// \my_regfile|data_readRegA[28]~277_combout  = (\my_regfile|data_readRegA[28]~275_combout  & (\my_regfile|data_readRegA[28]~273_combout  & (\my_regfile|data_readRegA[28]~274_combout  & \my_regfile|data_readRegA[28]~276_combout )))

	.dataa(\my_regfile|data_readRegA[28]~275_combout ),
	.datab(\my_regfile|data_readRegA[28]~273_combout ),
	.datac(\my_regfile|data_readRegA[28]~274_combout ),
	.datad(\my_regfile|data_readRegA[28]~276_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~277 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N13
dffeas \my_regfile|register[2].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N15
dffeas \my_regfile|register[1].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~257 (
// Equation(s):
// \my_regfile|data_readRegA[28]~257_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[28].df|q~q  & ((\my_regfile|register[1].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~257 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[28]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N23
dffeas \my_regfile|register[5].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N21
dffeas \my_regfile|register[6].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~260 (
// Equation(s):
// \my_regfile|data_readRegA[28]~260_combout  = (\my_regfile|register[5].df|dffe_array[28].df|q~q  & (((\my_regfile|register[6].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~260 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[28]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N5
dffeas \my_regfile|register[3].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N13
dffeas \my_regfile|register[4].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~258 (
// Equation(s):
// \my_regfile|data_readRegA[28]~258_combout  = (\my_regfile|register[4].df|dffe_array[28].df|q~q ) # (((\my_regfile|d1|d0|and0~1_combout ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|register[4].df|dffe_array[28].df|q~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d1|d0|and0~1_combout ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~258 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[28]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~259 (
// Equation(s):
// \my_regfile|data_readRegA[28]~259_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[28]~258_combout  & ((\my_regfile|register[3].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|data_readRegA[28]~258_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~259 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[28]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N11
dffeas \my_regfile|register[8].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N9
dffeas \my_regfile|register[7].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~261 (
// Equation(s):
// \my_regfile|data_readRegA[28]~261_combout  = (\my_regfile|register[8].df|dffe_array[28].df|q~q  & ((\my_regfile|register[7].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d0|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|register[7].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|d0|d1|and7~combout ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~261 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[28]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~262 (
// Equation(s):
// \my_regfile|data_readRegA[28]~262_combout  = (\my_regfile|data_readRegA[28]~257_combout  & (\my_regfile|data_readRegA[28]~260_combout  & (\my_regfile|data_readRegA[28]~259_combout  & \my_regfile|data_readRegA[28]~261_combout )))

	.dataa(\my_regfile|data_readRegA[28]~257_combout ),
	.datab(\my_regfile|data_readRegA[28]~260_combout ),
	.datac(\my_regfile|data_readRegA[28]~259_combout ),
	.datad(\my_regfile|data_readRegA[28]~261_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~262 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N23
dffeas \my_regfile|register[17].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N25
dffeas \my_regfile|register[18].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~268 (
// Equation(s):
// \my_regfile|data_readRegA[28]~268_combout  = (\my_regfile|register[17].df|dffe_array[28].df|q~q  & (((\my_regfile|register[18].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d0|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~268 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[28]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N11
dffeas \my_regfile|register[19].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N1
dffeas \my_regfile|register[20].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~269 (
// Equation(s):
// \my_regfile|data_readRegA[28]~269_combout  = (\my_regfile|register[19].df|dffe_array[28].df|q~q  & (((\my_regfile|register[20].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # (!\my_regfile|register[19].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~269 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[28]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N31
dffeas \my_regfile|register[21].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N25
dffeas \my_regfile|register[22].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~270 (
// Equation(s):
// \my_regfile|data_readRegA[28]~270_combout  = (\my_regfile|register[21].df|dffe_array[28].df|q~q  & (((\my_regfile|register[22].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~270 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[28]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N3
dffeas \my_regfile|register[23].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N13
dffeas \my_regfile|register[24].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~133_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~271 (
// Equation(s):
// \my_regfile|data_readRegA[28]~271_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[28].df|q~q  & ((\my_regfile|register[23].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~271 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[28]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~272 (
// Equation(s):
// \my_regfile|data_readRegA[28]~272_combout  = (\my_regfile|data_readRegA[28]~268_combout  & (\my_regfile|data_readRegA[28]~269_combout  & (\my_regfile|data_readRegA[28]~270_combout  & \my_regfile|data_readRegA[28]~271_combout )))

	.dataa(\my_regfile|data_readRegA[28]~268_combout ),
	.datab(\my_regfile|data_readRegA[28]~269_combout ),
	.datac(\my_regfile|data_readRegA[28]~270_combout ),
	.datad(\my_regfile|data_readRegA[28]~271_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~272 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~278 (
// Equation(s):
// \my_regfile|data_readRegA[28]~278_combout  = (\my_regfile|data_readRegA[28]~267_combout  & (\my_regfile|data_readRegA[28]~277_combout  & (\my_regfile|data_readRegA[28]~262_combout  & \my_regfile|data_readRegA[28]~272_combout )))

	.dataa(\my_regfile|data_readRegA[28]~267_combout ),
	.datab(\my_regfile|data_readRegA[28]~277_combout ),
	.datac(\my_regfile|data_readRegA[28]~262_combout ),
	.datad(\my_regfile|data_readRegA[28]~272_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~278 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \my_processor|data_writeReg[29]~171 (
// Equation(s):
// \my_processor|data_writeReg[29]~171_combout  = (\my_processor|my_alu|Selector22~0_combout  & (((\my_processor|alu_opcode[0]~9_combout  & \my_processor|my_alu|Add0~58_combout )) # (!\my_processor|my_alu|Selector22~1_combout )))

	.dataa(\my_processor|my_alu|Selector22~1_combout ),
	.datab(\my_processor|alu_opcode[0]~9_combout ),
	.datac(\my_processor|my_alu|Selector22~0_combout ),
	.datad(\my_processor|my_alu|Add0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~171 .lut_mask = 16'hD050;
defparam \my_processor|data_writeReg[29]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \my_processor|data_writeReg[29]~141 (
// Equation(s):
// \my_processor|data_writeReg[29]~141_combout  = (\my_processor|my_alu|Selector22~1_combout  & ((\my_processor|my_alu|Selector22~2_combout  & ((\my_processor|my_alu|Add0~58_combout ) # (!\my_regfile|data_readRegA[29]~235_combout ))) # 
// (!\my_processor|my_alu|Selector22~2_combout  & ((!\my_processor|my_alu|Add0~58_combout )))))

	.dataa(\my_regfile|data_readRegA[29]~235_combout ),
	.datab(\my_processor|my_alu|Selector22~2_combout ),
	.datac(\my_processor|my_alu|Selector22~1_combout ),
	.datad(\my_processor|my_alu|Add0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~141 .lut_mask = 16'hC070;
defparam \my_processor|data_writeReg[29]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~59 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftLeft0~21_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftLeft0~58_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|my_alu|ShiftLeft0~21_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~59 .lut_mask = 16'hD8D8;
defparam \my_processor|my_alu|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~101 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~101_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_regfile|data_readRegA[31]~214_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_processor|my_alu|ShiftRight0~42_combout  & (\my_processor|my_alu|ShiftRight0~32_combout )) # (!\my_processor|my_alu|ShiftRight0~42_combout  & ((\my_regfile|data_readRegA[31]~214_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|my_alu|ShiftRight0~32_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~42_combout ),
	.datad(\my_regfile|data_readRegA[31]~214_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~101 .lut_mask = 16'hEF40;
defparam \my_processor|my_alu|ShiftRight0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \my_processor|data_writeReg[29]~134 (
// Equation(s):
// \my_processor|data_writeReg[29]~134_combout  = (\my_processor|my_alu|ShiftRight0~42_combout  & (((!\my_processor|my_alu|Selector29~4_combout  & \my_processor|my_alu|ShiftLeft0~112_combout )))) # (!\my_processor|my_alu|ShiftRight0~42_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~104_combout ) # ((\my_processor|my_alu|Selector29~4_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~42_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~104_combout ),
	.datac(\my_processor|my_alu|Selector29~4_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~112_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~134 .lut_mask = 16'h5E54;
defparam \my_processor|data_writeReg[29]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \my_processor|data_writeReg[29]~135 (
// Equation(s):
// \my_processor|data_writeReg[29]~135_combout  = (\my_processor|data_writeReg[29]~134_combout  & (((\my_processor|my_alu|ShiftLeft0~91_combout )) # (!\my_processor|my_alu|Selector29~4_combout ))) # (!\my_processor|data_writeReg[29]~134_combout  & 
// (\my_processor|my_alu|Selector29~4_combout  & (\my_processor|my_alu|ShiftLeft0~109_combout )))

	.dataa(\my_processor|data_writeReg[29]~134_combout ),
	.datab(\my_processor|my_alu|Selector29~4_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~109_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~91_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~135 .lut_mask = 16'hEA62;
defparam \my_processor|data_writeReg[29]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \my_processor|data_writeReg[29]~136 (
// Equation(s):
// \my_processor|data_writeReg[29]~136_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (!\my_processor|alu_opcode[0]~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|alu_opcode[0]~9_combout  & 
// (\my_processor|my_alu|ShiftRight0~101_combout )) # (!\my_processor|alu_opcode[0]~9_combout  & ((\my_processor|data_writeReg[29]~135_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|alu_opcode[0]~9_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~101_combout ),
	.datad(\my_processor|data_writeReg[29]~135_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~136 .lut_mask = 16'h7362;
defparam \my_processor|data_writeReg[29]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \my_processor|data_writeReg[29]~137 (
// Equation(s):
// \my_processor|data_writeReg[29]~137_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|data_writeReg[29]~136_combout  & ((\my_processor|my_alu|ShiftLeft0~59_combout ))) # (!\my_processor|data_writeReg[29]~136_combout  & 
// (\my_regfile|data_readRegA[31]~214_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_processor|data_writeReg[29]~136_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_regfile|data_readRegA[31]~214_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~59_combout ),
	.datad(\my_processor|data_writeReg[29]~136_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~137 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[29]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \my_processor|data_writeReg[29]~140 (
// Equation(s):
// \my_processor|data_writeReg[29]~140_combout  = (\my_processor|my_alu|Add1~58_combout  & (\my_processor|my_alu|Selector22~1_combout )) # (!\my_processor|my_alu|Add1~58_combout  & ((\my_processor|my_alu|Selector22~0_combout ) # 
// ((!\my_processor|my_alu|Selector22~1_combout  & \my_processor|data_writeReg[29]~137_combout ))))

	.dataa(\my_processor|my_alu|Selector22~1_combout ),
	.datab(\my_processor|my_alu|Selector22~0_combout ),
	.datac(\my_processor|my_alu|Add1~58_combout ),
	.datad(\my_processor|data_writeReg[29]~137_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~140 .lut_mask = 16'hADAC;
defparam \my_processor|data_writeReg[29]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \my_processor|data_writeReg[29]~138 (
// Equation(s):
// \my_processor|data_writeReg[29]~138_combout  = (\my_processor|my_alu|Selector22~0_combout  & (!\my_processor|my_alu|Selector22~1_combout )) # (!\my_processor|my_alu|Selector22~0_combout  & ((\my_processor|my_alu|Selector22~1_combout ) # 
// (\my_processor|data_writeReg[29]~137_combout )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|Selector22~0_combout ),
	.datac(\my_processor|my_alu|Selector22~1_combout ),
	.datad(\my_processor|data_writeReg[29]~137_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~138 .lut_mask = 16'h3F3C;
defparam \my_processor|data_writeReg[29]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \my_processor|data_writeReg[29]~139 (
// Equation(s):
// \my_processor|data_writeReg[29]~139_combout  = (\my_processor|data_writeReg[16]~27_combout  & ((\my_processor|data_writeReg[29]~138_combout ) # ((\my_regfile|data_readRegA[29]~235_combout  & \my_processor|my_alu|Selector22~2_combout ))))

	.dataa(\my_regfile|data_readRegA[29]~235_combout ),
	.datab(\my_processor|data_writeReg[16]~27_combout ),
	.datac(\my_processor|my_alu|Selector22~2_combout ),
	.datad(\my_processor|data_writeReg[29]~138_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~139 .lut_mask = 16'hCC80;
defparam \my_processor|data_writeReg[29]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \my_processor|data_writeReg[29]~142 (
// Equation(s):
// \my_processor|data_writeReg[29]~142_combout  = (\my_processor|data_writeReg[29]~139_combout  & (\my_processor|data_writeReg[29]~141_combout  $ (((!\my_processor|data_writeReg[29]~140_combout ) # (!\my_processor|data_writeReg[29]~171_combout )))))

	.dataa(\my_processor|data_writeReg[29]~171_combout ),
	.datab(\my_processor|data_writeReg[29]~141_combout ),
	.datac(\my_processor|data_writeReg[29]~140_combout ),
	.datad(\my_processor|data_writeReg[29]~139_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~142 .lut_mask = 16'h9300;
defparam \my_processor|data_writeReg[29]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N7
dffeas \my_regfile|register[13].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N1
dffeas \my_regfile|register[14].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~223 (
// Equation(s):
// \my_regfile|data_readRegA[29]~223_combout  = (\my_regfile|register[13].df|dffe_array[29].df|q~q  & (((\my_regfile|register[14].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~223 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[29]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N21
dffeas \my_regfile|register[9].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N11
dffeas \my_regfile|register[10].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~221 (
// Equation(s):
// \my_regfile|data_readRegA[29]~221_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[29].df|q~q  & ((\my_regfile|register[9].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[29].df|q~q ) # ((!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~221 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[29]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N7
dffeas \my_regfile|register[15].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N25
dffeas \my_regfile|register[16].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~224 (
// Equation(s):
// \my_regfile|data_readRegA[29]~224_combout  = (\my_regfile|register[15].df|dffe_array[29].df|q~q  & (((\my_regfile|register[16].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~224 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[29]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N31
dffeas \my_regfile|register[12].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N17
dffeas \my_regfile|register[11].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~222 (
// Equation(s):
// \my_regfile|data_readRegA[29]~222_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[29].df|q~q  & ((\my_regfile|register[12].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d2|and4~combout )))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~222 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[29]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~225 (
// Equation(s):
// \my_regfile|data_readRegA[29]~225_combout  = (\my_regfile|data_readRegA[29]~223_combout  & (\my_regfile|data_readRegA[29]~221_combout  & (\my_regfile|data_readRegA[29]~224_combout  & \my_regfile|data_readRegA[29]~222_combout )))

	.dataa(\my_regfile|data_readRegA[29]~223_combout ),
	.datab(\my_regfile|data_readRegA[29]~221_combout ),
	.datac(\my_regfile|data_readRegA[29]~224_combout ),
	.datad(\my_regfile|data_readRegA[29]~222_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~225 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N3
dffeas \my_regfile|register[29].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~749 (
// Equation(s):
// \my_regfile|data_readRegA[29]~749_combout  = ((\my_regfile|register[29].df|dffe_array[29].df|q~q ) # ((!\my_regfile|d0|d2|and5~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [21]))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [20])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|register[29].df|dffe_array[29].df|q~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|d0|d2|and5~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~749_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~749 .lut_mask = 16'hDFFF;
defparam \my_regfile|data_readRegA[29]~749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N29
dffeas \my_regfile|register[30].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[29]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \my_regfile|register[31].df|dffe_array[29].df|q~feeder (
// Equation(s):
// \my_regfile|register[31].df|dffe_array[29].df|q~feeder_combout  = \my_processor|data_writeReg[29]~142_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[29]~142_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[31].df|dffe_array[29].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[29].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[31].df|dffe_array[29].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N9
dffeas \my_regfile|register[31].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[31].df|dffe_array[29].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~233 (
// Equation(s):
// \my_regfile|data_readRegA[29]~233_combout  = (\my_regfile|register[30].df|dffe_array[29].df|q~q  & (((\my_regfile|register[31].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d4|and7~combout ))) # (!\my_regfile|register[30].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~233 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[29]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N13
dffeas \my_regfile|register[27].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N15
dffeas \my_regfile|register[28].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~232 (
// Equation(s):
// \my_regfile|data_readRegA[29]~232_combout  = (\my_regfile|register[27].df|dffe_array[29].df|q~q  & (((\my_regfile|register[28].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # (!\my_regfile|register[27].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~232 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[29]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N27
dffeas \my_regfile|register[26].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N17
dffeas \my_regfile|register[25].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~231 (
// Equation(s):
// \my_regfile|data_readRegA[29]~231_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[29].df|q~q  & ((\my_regfile|register[25].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d4|and1~combout )))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~231 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[29]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~234 (
// Equation(s):
// \my_regfile|data_readRegA[29]~234_combout  = (\my_regfile|data_readRegA[29]~749_combout  & (\my_regfile|data_readRegA[29]~233_combout  & (\my_regfile|data_readRegA[29]~232_combout  & \my_regfile|data_readRegA[29]~231_combout )))

	.dataa(\my_regfile|data_readRegA[29]~749_combout ),
	.datab(\my_regfile|data_readRegA[29]~233_combout ),
	.datac(\my_regfile|data_readRegA[29]~232_combout ),
	.datad(\my_regfile|data_readRegA[29]~231_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~234 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneive_lcell_comb \my_regfile|register[22].df|dffe_array[29].df|q~feeder (
// Equation(s):
// \my_regfile|register[22].df|dffe_array[29].df|q~feeder_combout  = \my_processor|data_writeReg[29]~142_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~142_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[22].df|dffe_array[29].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[29].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[22].df|dffe_array[29].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N11
dffeas \my_regfile|register[22].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].df|dffe_array[29].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneive_lcell_comb \my_regfile|register[21].df|dffe_array[29].df|q~feeder (
// Equation(s):
// \my_regfile|register[21].df|dffe_array[29].df|q~feeder_combout  = \my_processor|data_writeReg[29]~142_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~142_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[21].df|dffe_array[29].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[29].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[21].df|dffe_array[29].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N29
dffeas \my_regfile|register[21].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].df|dffe_array[29].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~228 (
// Equation(s):
// \my_regfile|data_readRegA[29]~228_combout  = (\my_regfile|register[22].df|dffe_array[29].df|q~q  & (((\my_regfile|register[21].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d3|and5~combout ))) # (!\my_regfile|register[22].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|d0|d3|and6~combout ),
	.datad(\my_regfile|register[21].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~228 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegA[29]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N15
dffeas \my_regfile|register[20].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N25
dffeas \my_regfile|register[19].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~227 (
// Equation(s):
// \my_regfile|data_readRegA[29]~227_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[29].df|q~q  & ((\my_regfile|register[20].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~227 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[29]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N31
dffeas \my_regfile|register[23].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N25
dffeas \my_regfile|register[24].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~229 (
// Equation(s):
// \my_regfile|data_readRegA[29]~229_combout  = (\my_regfile|register[23].df|dffe_array[29].df|q~q  & (((\my_regfile|register[24].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d4|and0~combout ))) # (!\my_regfile|register[23].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~229 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[29]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N19
dffeas \my_regfile|register[18].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N25
dffeas \my_regfile|register[17].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~226 (
// Equation(s):
// \my_regfile|data_readRegA[29]~226_combout  = (\my_regfile|register[18].df|dffe_array[29].df|q~q  & (((\my_regfile|register[17].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # (!\my_regfile|register[18].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|d0|d3|and1~combout ),
	.datad(\my_regfile|register[17].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~226 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[29]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~230 (
// Equation(s):
// \my_regfile|data_readRegA[29]~230_combout  = (\my_regfile|data_readRegA[29]~228_combout  & (\my_regfile|data_readRegA[29]~227_combout  & (\my_regfile|data_readRegA[29]~229_combout  & \my_regfile|data_readRegA[29]~226_combout )))

	.dataa(\my_regfile|data_readRegA[29]~228_combout ),
	.datab(\my_regfile|data_readRegA[29]~227_combout ),
	.datac(\my_regfile|data_readRegA[29]~229_combout ),
	.datad(\my_regfile|data_readRegA[29]~226_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~230 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N25
dffeas \my_regfile|register[6].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N11
dffeas \my_regfile|register[5].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~218 (
// Equation(s):
// \my_regfile|data_readRegA[29]~218_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[29].df|q~q  & ((\my_regfile|register[6].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d1|and6~combout )))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~218 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[29]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N25
dffeas \my_regfile|register[2].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N19
dffeas \my_regfile|register[1].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~215 (
// Equation(s):
// \my_regfile|data_readRegA[29]~215_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[29].df|q~q  & ((\my_regfile|register[1].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~215 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[29]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N19
dffeas \my_regfile|register[3].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N17
dffeas \my_regfile|register[4].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~216 (
// Equation(s):
// \my_regfile|data_readRegA[29]~216_combout  = (\my_regfile|d1|d0|and0~1_combout ) # (((\my_regfile|register[4].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d1|d0|and0~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~216 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[29]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~217 (
// Equation(s):
// \my_regfile|data_readRegA[29]~217_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[29]~216_combout  & ((\my_regfile|register[3].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|data_readRegA[29]~216_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~217 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[29]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N7
dffeas \my_regfile|register[7].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
cycloneive_lcell_comb \my_regfile|register[8].df|dffe_array[29].df|q~feeder (
// Equation(s):
// \my_regfile|register[8].df|dffe_array[29].df|q~feeder_combout  = \my_processor|data_writeReg[29]~142_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~142_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[8].df|dffe_array[29].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[29].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[8].df|dffe_array[29].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N1
dffeas \my_regfile|register[8].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[8].df|dffe_array[29].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~219 (
// Equation(s):
// \my_regfile|data_readRegA[29]~219_combout  = (\my_regfile|register[7].df|dffe_array[29].df|q~q  & ((\my_regfile|register[8].df|dffe_array[29].df|q~q ) # ((!\my_regfile|d0|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|register[8].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|d0|d1|and7~combout ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~219 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[29]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~220 (
// Equation(s):
// \my_regfile|data_readRegA[29]~220_combout  = (\my_regfile|data_readRegA[29]~218_combout  & (\my_regfile|data_readRegA[29]~215_combout  & (\my_regfile|data_readRegA[29]~217_combout  & \my_regfile|data_readRegA[29]~219_combout )))

	.dataa(\my_regfile|data_readRegA[29]~218_combout ),
	.datab(\my_regfile|data_readRegA[29]~215_combout ),
	.datac(\my_regfile|data_readRegA[29]~217_combout ),
	.datad(\my_regfile|data_readRegA[29]~219_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~220 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~235 (
// Equation(s):
// \my_regfile|data_readRegA[29]~235_combout  = (\my_regfile|data_readRegA[29]~225_combout  & (\my_regfile|data_readRegA[29]~234_combout  & (\my_regfile|data_readRegA[29]~230_combout  & \my_regfile|data_readRegA[29]~220_combout )))

	.dataa(\my_regfile|data_readRegA[29]~225_combout ),
	.datab(\my_regfile|data_readRegA[29]~234_combout ),
	.datac(\my_regfile|data_readRegA[29]~230_combout ),
	.datad(\my_regfile|data_readRegA[29]~220_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~235 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~10 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[31]~214_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[29]~235_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[29]~235_combout ),
	.datad(\my_regfile|data_readRegA[31]~214_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~10 .lut_mask = 16'hC840;
defparam \my_processor|my_alu|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~83 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~83_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_regfile|data_readRegA[31]~214_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|ShiftRight0~10_combout ) # ((\my_processor|my_alu|ShiftRight0~11_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~10_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_regfile|data_readRegA[31]~214_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~83 .lut_mask = 16'hF3E2;
defparam \my_processor|my_alu|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~18 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[22]~429_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[20]~451_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[22]~429_combout ),
	.datad(\my_regfile|data_readRegA[20]~451_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~18 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~19 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~17_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~18_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|my_alu|ShiftRight0~17_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~19 .lut_mask = 16'hDD88;
defparam \my_processor|my_alu|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~84 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~84_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~15_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~19_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftRight0~19_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~15_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~84 .lut_mask = 16'hF0CC;
defparam \my_processor|my_alu|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~85 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftRight0~83_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|my_alu|ShiftRight0~84_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftRight0~83_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~84_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~85 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~28 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~28_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[11]~647_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[9]~669_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[11]~647_combout ),
	.datad(\my_regfile|data_readRegA[9]~669_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~28 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~29 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[10]~691_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[8]~713_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[10]~691_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[8]~713_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~29 .lut_mask = 16'hDD88;
defparam \my_processor|my_alu|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~30 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~28_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~29_combout 
// )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftRight0~28_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|my_alu|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~30 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~7 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[7]~127_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[6]~149_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[7]~127_combout ),
	.datad(\my_regfile|data_readRegA[6]~149_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~7 .lut_mask = 16'hA280;
defparam \my_processor|my_alu|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~8 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[5]~171_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[4]~193_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[4]~193_combout ),
	.datad(\my_regfile|data_readRegA[5]~171_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~8 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~9 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~9_combout  = (\my_processor|my_alu|ShiftRight0~7_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftRight0~8_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~7_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~9 .lut_mask = 16'hF5F0;
defparam \my_processor|my_alu|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector27~0 (
// Equation(s):
// \my_processor|my_alu|Selector27~0_combout  = (\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|my_alu|Selector25~0_combout  & (\my_processor|my_alu|ShiftRight0~30_combout )) # (!\my_processor|my_alu|Selector25~0_combout  & 
// ((\my_processor|my_alu|ShiftRight0~9_combout ))))) # (!\my_processor|my_alu|Selector31~11_combout  & (\my_processor|my_alu|Selector25~0_combout ))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|my_alu|Selector25~0_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~30_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector27~0 .lut_mask = 16'hE6C4;
defparam \my_processor|my_alu|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector27~1 (
// Equation(s):
// \my_processor|my_alu|Selector27~1_combout  = (\my_processor|my_alu|Selector31~11_combout  & (((\my_processor|my_alu|Selector27~0_combout )))) # (!\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|my_alu|Selector27~0_combout  & 
// ((\my_processor|my_alu|ShiftRight0~85_combout ))) # (!\my_processor|my_alu|Selector27~0_combout  & (\my_processor|my_alu|ShiftRight0~82_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~82_combout ),
	.datab(\my_processor|my_alu|Selector31~11_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~85_combout ),
	.datad(\my_processor|my_alu|Selector27~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector27~1 .lut_mask = 16'hFC22;
defparam \my_processor|my_alu|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector27~4 (
// Equation(s):
// \my_processor|my_alu|Selector27~4_combout  = (\my_processor|my_alu|Selector27~3_combout  & (((\my_processor|my_alu|Selector27~1_combout )) # (!\my_processor|my_alu|Selector25~2_combout ))) # (!\my_processor|my_alu|Selector27~3_combout  & 
// (\my_processor|my_alu|Selector25~2_combout  & (\my_processor|my_alu|ShiftLeft0~17_combout )))

	.dataa(\my_processor|my_alu|Selector27~3_combout ),
	.datab(\my_processor|my_alu|Selector25~2_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~17_combout ),
	.datad(\my_processor|my_alu|Selector27~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector27~4 .lut_mask = 16'hEA62;
defparam \my_processor|my_alu|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \my_processor|data_writeReg[4]~32 (
// Equation(s):
// \my_processor|data_writeReg[4]~32_combout  = (\my_processor|data_writeReg[16]~27_combout  & ((\my_processor|my_alu|Selector29~16_combout  & (\my_processor|my_alu|Add0~8_combout )) # (!\my_processor|my_alu|Selector29~16_combout  & 
// ((\my_processor|my_alu|Selector27~4_combout )))))

	.dataa(\my_processor|my_alu|Selector29~16_combout ),
	.datab(\my_processor|data_writeReg[16]~27_combout ),
	.datac(\my_processor|my_alu|Add0~8_combout ),
	.datad(\my_processor|my_alu|Selector27~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~32 .lut_mask = 16'hC480;
defparam \my_processor|data_writeReg[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N1
dffeas \my_regfile|register[24].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N19
dffeas \my_regfile|register[23].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~186 (
// Equation(s):
// \my_regfile|data_readRegA[4]~186_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[4].df|q~q  & ((\my_regfile|register[24].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~186 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[4]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N11
dffeas \my_regfile|register[20].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N13
dffeas \my_regfile|register[19].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~184 (
// Equation(s):
// \my_regfile|data_readRegA[4]~184_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[4].df|q~q  & ((\my_regfile|register[20].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~184 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[4]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N5
dffeas \my_regfile|register[21].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N7
dffeas \my_regfile|register[22].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~185 (
// Equation(s):
// \my_regfile|data_readRegA[4]~185_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[4].df|q~q  & ((\my_regfile|register[22].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~185 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[4]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N29
dffeas \my_regfile|register[18].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N15
dffeas \my_regfile|register[17].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~183 (
// Equation(s):
// \my_regfile|data_readRegA[4]~183_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[4].df|q~q  & ((\my_regfile|register[17].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~183 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[4]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~187 (
// Equation(s):
// \my_regfile|data_readRegA[4]~187_combout  = (\my_regfile|data_readRegA[4]~186_combout  & (\my_regfile|data_readRegA[4]~184_combout  & (\my_regfile|data_readRegA[4]~185_combout  & \my_regfile|data_readRegA[4]~183_combout )))

	.dataa(\my_regfile|data_readRegA[4]~186_combout ),
	.datab(\my_regfile|data_readRegA[4]~184_combout ),
	.datac(\my_regfile|data_readRegA[4]~185_combout ),
	.datad(\my_regfile|data_readRegA[4]~183_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~187 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N11
dffeas \my_regfile|register[7].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N5
dffeas \my_regfile|register[8].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~176 (
// Equation(s):
// \my_regfile|data_readRegA[4]~176_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[4].df|q~q  & ((\my_regfile|register[8].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~176 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[4]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N1
dffeas \my_regfile|register[2].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N19
dffeas \my_regfile|register[1].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~172 (
// Equation(s):
// \my_regfile|data_readRegA[4]~172_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[4].df|q~q  & ((\my_regfile|register[1].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~172 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[4]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N23
dffeas \my_regfile|register[5].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N13
dffeas \my_regfile|register[6].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~175 (
// Equation(s):
// \my_regfile|data_readRegA[4]~175_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[4].df|q~q  & ((\my_regfile|register[6].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d1|and6~combout )))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~175 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[4]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N23
dffeas \my_regfile|register[3].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N11
dffeas \my_regfile|register[4].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~173 (
// Equation(s):
// \my_regfile|data_readRegA[4]~173_combout  = (\my_regfile|register[4].df|dffe_array[4].df|q~q ) # (((\my_regfile|d1|d0|and0~1_combout ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|register[4].df|dffe_array[4].df|q~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d1|d0|and0~1_combout ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~173 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[4]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~174 (
// Equation(s):
// \my_regfile|data_readRegA[4]~174_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[4]~173_combout  & ((\my_regfile|register[3].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|data_readRegA[4]~173_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~174 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[4]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~177 (
// Equation(s):
// \my_regfile|data_readRegA[4]~177_combout  = (\my_regfile|data_readRegA[4]~176_combout  & (\my_regfile|data_readRegA[4]~172_combout  & (\my_regfile|data_readRegA[4]~175_combout  & \my_regfile|data_readRegA[4]~174_combout )))

	.dataa(\my_regfile|data_readRegA[4]~176_combout ),
	.datab(\my_regfile|data_readRegA[4]~172_combout ),
	.datac(\my_regfile|data_readRegA[4]~175_combout ),
	.datad(\my_regfile|data_readRegA[4]~174_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~177 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N21
dffeas \my_regfile|register[29].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~190 (
// Equation(s):
// \my_regfile|data_readRegA[4]~190_combout  = (((\my_regfile|register[29].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [20])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|register[29].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~190 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[4]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N21
dffeas \my_regfile|register[31].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N21
dffeas \my_regfile|register[30].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[4]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~191 (
// Equation(s):
// \my_regfile|data_readRegA[4]~191_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[4].df|q~q  & ((\my_regfile|register[30].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~191 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[4]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N27
dffeas \my_regfile|register[25].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N1
dffeas \my_regfile|register[26].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~188 (
// Equation(s):
// \my_regfile|data_readRegA[4]~188_combout  = (\my_regfile|register[25].df|dffe_array[4].df|q~q  & (((\my_regfile|register[26].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d4|and2~combout ))) # (!\my_regfile|register[25].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~188 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[4]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N3
dffeas \my_regfile|register[27].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N13
dffeas \my_regfile|register[28].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~189 (
// Equation(s):
// \my_regfile|data_readRegA[4]~189_combout  = (\my_regfile|d0|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[4].df|q~q  & ((\my_regfile|register[27].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and3~combout )))) # 
// (!\my_regfile|d0|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[4].df|q~q ) # ((!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and4~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~189 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[4]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~192 (
// Equation(s):
// \my_regfile|data_readRegA[4]~192_combout  = (\my_regfile|data_readRegA[4]~190_combout  & (\my_regfile|data_readRegA[4]~191_combout  & (\my_regfile|data_readRegA[4]~188_combout  & \my_regfile|data_readRegA[4]~189_combout )))

	.dataa(\my_regfile|data_readRegA[4]~190_combout ),
	.datab(\my_regfile|data_readRegA[4]~191_combout ),
	.datac(\my_regfile|data_readRegA[4]~188_combout ),
	.datad(\my_regfile|data_readRegA[4]~189_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~192 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N23
dffeas \my_regfile|register[15].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N1
dffeas \my_regfile|register[16].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~181 (
// Equation(s):
// \my_regfile|data_readRegA[4]~181_combout  = (\my_regfile|register[15].df|dffe_array[4].df|q~q  & (((\my_regfile|register[16].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~181 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[4]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N27
dffeas \my_regfile|register[9].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N25
dffeas \my_regfile|register[10].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~178 (
// Equation(s):
// \my_regfile|data_readRegA[4]~178_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[4].df|q~q  & ((\my_regfile|register[10].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~178 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[4]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N9
dffeas \my_regfile|register[12].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N11
dffeas \my_regfile|register[11].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~179 (
// Equation(s):
// \my_regfile|data_readRegA[4]~179_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[4].df|q~q  & ((\my_regfile|register[12].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d2|and4~combout )))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~179 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[4]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N19
dffeas \my_regfile|register[13].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N21
dffeas \my_regfile|register[14].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~180 (
// Equation(s):
// \my_regfile|data_readRegA[4]~180_combout  = (\my_regfile|register[13].df|dffe_array[4].df|q~q  & (((\my_regfile|register[14].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~180 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[4]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~182 (
// Equation(s):
// \my_regfile|data_readRegA[4]~182_combout  = (\my_regfile|data_readRegA[4]~181_combout  & (\my_regfile|data_readRegA[4]~178_combout  & (\my_regfile|data_readRegA[4]~179_combout  & \my_regfile|data_readRegA[4]~180_combout )))

	.dataa(\my_regfile|data_readRegA[4]~181_combout ),
	.datab(\my_regfile|data_readRegA[4]~178_combout ),
	.datac(\my_regfile|data_readRegA[4]~179_combout ),
	.datad(\my_regfile|data_readRegA[4]~180_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~182 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~193 (
// Equation(s):
// \my_regfile|data_readRegA[4]~193_combout  = (\my_regfile|data_readRegA[4]~187_combout  & (\my_regfile|data_readRegA[4]~177_combout  & (\my_regfile|data_readRegA[4]~192_combout  & \my_regfile|data_readRegA[4]~182_combout )))

	.dataa(\my_regfile|data_readRegA[4]~187_combout ),
	.datab(\my_regfile|data_readRegA[4]~177_combout ),
	.datac(\my_regfile|data_readRegA[4]~192_combout ),
	.datad(\my_regfile|data_readRegA[4]~182_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~193 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \my_processor|my_alu|Add0~10 (
// Equation(s):
// \my_processor|my_alu|Add0~10_combout  = (\my_regfile|data_readRegA[5]~171_combout  & (!\my_processor|my_alu|Add0~9 )) # (!\my_regfile|data_readRegA[5]~171_combout  & ((\my_processor|my_alu|Add0~9 ) # (GND)))
// \my_processor|my_alu|Add0~11  = CARRY((!\my_processor|my_alu|Add0~9 ) # (!\my_regfile|data_readRegA[5]~171_combout ))

	.dataa(\my_regfile|data_readRegA[5]~171_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~9 ),
	.combout(\my_processor|my_alu|Add0~10_combout ),
	.cout(\my_processor|my_alu|Add0~11 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~10 .lut_mask = 16'h5A5F;
defparam \my_processor|my_alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneive_lcell_comb \my_processor|my_alu|Selector26~2 (
// Equation(s):
// \my_processor|my_alu|Selector26~2_combout  = (\my_processor|alu_opcode[0]~9_combout  & \my_regfile|data_readRegA[5]~171_combout )

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[5]~171_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector26~2 .lut_mask = 16'hAA00;
defparam \my_processor|my_alu|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \my_processor|my_alu|Add1~10 (
// Equation(s):
// \my_processor|my_alu|Add1~10_combout  = (\my_regfile|data_readRegA[5]~171_combout  & (\my_processor|my_alu|Add1~9  & VCC)) # (!\my_regfile|data_readRegA[5]~171_combout  & (!\my_processor|my_alu|Add1~9 ))
// \my_processor|my_alu|Add1~11  = CARRY((!\my_regfile|data_readRegA[5]~171_combout  & !\my_processor|my_alu|Add1~9 ))

	.dataa(\my_regfile|data_readRegA[5]~171_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~9 ),
	.combout(\my_processor|my_alu|Add1~10_combout ),
	.cout(\my_processor|my_alu|Add1~11 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~10 .lut_mask = 16'hA505;
defparam \my_processor|my_alu|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \my_processor|my_alu|Selector26~3 (
// Equation(s):
// \my_processor|my_alu|Selector26~3_combout  = (\my_processor|my_alu|Selector25~1_combout  & ((\my_processor|my_alu|Selector26~2_combout ) # ((!\my_processor|alu_opcode[2]~8_combout )))) # (!\my_processor|my_alu|Selector25~1_combout  & 
// (((\my_processor|alu_opcode[2]~8_combout  & \my_processor|my_alu|Add1~10_combout ))))

	.dataa(\my_processor|my_alu|Selector25~1_combout ),
	.datab(\my_processor|my_alu|Selector26~2_combout ),
	.datac(\my_processor|alu_opcode[2]~8_combout ),
	.datad(\my_processor|my_alu|Add1~10_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector26~3 .lut_mask = 16'hDA8A;
defparam \my_processor|my_alu|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~47 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~47_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[12]~625_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[10]~691_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[12]~625_combout ),
	.datad(\my_regfile|data_readRegA[10]~691_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~47 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~48 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~48_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~47_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~28_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~47_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~28_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~48 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~39 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[20]~451_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[18]~517_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[18]~517_combout ),
	.datad(\my_regfile|data_readRegA[20]~451_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~39 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~40 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~39_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~20_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~20_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~39_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~40 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~49 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~49_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[16]~539_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[14]~604_combout )))))

	.dataa(\my_regfile|data_readRegA[16]~539_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[14]~604_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~49 .lut_mask = 16'h8C80;
defparam \my_processor|my_alu|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~86 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~40_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (((\my_processor|my_alu|ShiftRight0~49_combout ) # (\my_processor|my_alu|ShiftRight0~50_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~40_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~49_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~86 .lut_mask = 16'hBBB8;
defparam \my_processor|my_alu|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~44 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~44_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[8]~713_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[7]~127_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[8]~713_combout ),
	.datad(\my_regfile|data_readRegA[7]~127_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~44 .lut_mask = 16'hC480;
defparam \my_processor|my_alu|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~45 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[6]~149_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[5]~171_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[6]~149_combout ),
	.datad(\my_regfile|data_readRegA[5]~171_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~45 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~46 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~46_combout  = (\my_processor|my_alu|ShiftRight0~44_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftRight0~45_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|my_alu|ShiftRight0~44_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~45_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~46 .lut_mask = 16'hF3F0;
defparam \my_processor|my_alu|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector26~0 (
// Equation(s):
// \my_processor|my_alu|Selector26~0_combout  = (\my_processor|my_alu|Selector25~0_combout  & (!\my_processor|my_alu|Selector31~11_combout )) # (!\my_processor|my_alu|Selector25~0_combout  & ((\my_processor|my_alu|Selector31~11_combout  & 
// ((\my_processor|my_alu|ShiftRight0~46_combout ))) # (!\my_processor|my_alu|Selector31~11_combout  & (\my_processor|my_alu|ShiftRight0~86_combout ))))

	.dataa(\my_processor|my_alu|Selector25~0_combout ),
	.datab(\my_processor|my_alu|Selector31~11_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~86_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector26~0 .lut_mask = 16'h7632;
defparam \my_processor|my_alu|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector26~1 (
// Equation(s):
// \my_processor|my_alu|Selector26~1_combout  = (\my_processor|my_alu|Selector25~0_combout  & ((\my_processor|my_alu|Selector26~0_combout  & (\my_processor|my_alu|ShiftRight0~89_combout )) # (!\my_processor|my_alu|Selector26~0_combout  & 
// ((\my_processor|my_alu|ShiftRight0~48_combout ))))) # (!\my_processor|my_alu|Selector25~0_combout  & (((\my_processor|my_alu|Selector26~0_combout ))))

	.dataa(\my_processor|my_alu|Selector25~0_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~89_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~48_combout ),
	.datad(\my_processor|my_alu|Selector26~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector26~1 .lut_mask = 16'hDDA0;
defparam \my_processor|my_alu|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector26~4 (
// Equation(s):
// \my_processor|my_alu|Selector26~4_combout  = (\my_processor|my_alu|Selector25~2_combout  & ((\my_processor|my_alu|Selector26~3_combout  & (\my_processor|my_alu|Selector26~1_combout )) # (!\my_processor|my_alu|Selector26~3_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~22_combout ))))) # (!\my_processor|my_alu|Selector25~2_combout  & (\my_processor|my_alu|Selector26~3_combout ))

	.dataa(\my_processor|my_alu|Selector25~2_combout ),
	.datab(\my_processor|my_alu|Selector26~3_combout ),
	.datac(\my_processor|my_alu|Selector26~1_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector26~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector26~4 .lut_mask = 16'hE6C4;
defparam \my_processor|my_alu|Selector26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \my_processor|data_writeReg[5]~33 (
// Equation(s):
// \my_processor|data_writeReg[5]~33_combout  = (\my_processor|data_writeReg[16]~27_combout  & ((\my_processor|my_alu|Selector29~16_combout  & (\my_processor|my_alu|Add0~10_combout )) # (!\my_processor|my_alu|Selector29~16_combout  & 
// ((\my_processor|my_alu|Selector26~4_combout )))))

	.dataa(\my_processor|my_alu|Selector29~16_combout ),
	.datab(\my_processor|data_writeReg[16]~27_combout ),
	.datac(\my_processor|my_alu|Add0~10_combout ),
	.datad(\my_processor|my_alu|Selector26~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~33 .lut_mask = 16'hC480;
defparam \my_processor|data_writeReg[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N13
dffeas \my_regfile|register[29].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~168 (
// Equation(s):
// \my_regfile|data_readRegA[5]~168_combout  = (((\my_regfile|register[29].df|dffe_array[5].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_regfile|d0|d1|and1~0_combout )

	.dataa(\my_regfile|d0|d1|and1~0_combout ),
	.datab(\my_regfile|d0|d0|and2~2_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[5].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~168 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[5]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N5
dffeas \my_regfile|register[28].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N19
dffeas \my_regfile|register[27].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~167 (
// Equation(s):
// \my_regfile|data_readRegA[5]~167_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[5].df|q~q  & ((\my_regfile|register[28].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d4|and4~combout )))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|d0|d4|and4~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[27].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~167 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[5]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N15
dffeas \my_regfile|register[31].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N1
dffeas \my_regfile|register[30].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~169 (
// Equation(s):
// \my_regfile|data_readRegA[5]~169_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[5].df|q~q  & ((\my_regfile|register[31].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d4|and7~combout )))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~169 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[5]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N21
dffeas \my_regfile|register[26].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N3
dffeas \my_regfile|register[25].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~166 (
// Equation(s):
// \my_regfile|data_readRegA[5]~166_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[5].df|q~q  & ((\my_regfile|register[26].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d4|and2~combout )))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~166 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[5]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~170 (
// Equation(s):
// \my_regfile|data_readRegA[5]~170_combout  = (\my_regfile|data_readRegA[5]~168_combout  & (\my_regfile|data_readRegA[5]~167_combout  & (\my_regfile|data_readRegA[5]~169_combout  & \my_regfile|data_readRegA[5]~166_combout )))

	.dataa(\my_regfile|data_readRegA[5]~168_combout ),
	.datab(\my_regfile|data_readRegA[5]~167_combout ),
	.datac(\my_regfile|data_readRegA[5]~169_combout ),
	.datad(\my_regfile|data_readRegA[5]~166_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~170 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N31
dffeas \my_regfile|register[11].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \my_regfile|register[12].df|dffe_array[5].df|q~feeder (
// Equation(s):
// \my_regfile|register[12].df|dffe_array[5].df|q~feeder_combout  = \my_processor|data_writeReg[5]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[5]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[12].df|dffe_array[5].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[5].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[12].df|dffe_array[5].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N17
dffeas \my_regfile|register[12].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].df|dffe_array[5].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~157 (
// Equation(s):
// \my_regfile|data_readRegA[5]~157_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[5].df|q~q  & ((\my_regfile|register[12].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d2|and4~combout )))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~157 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[5]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N23
dffeas \my_regfile|register[13].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N25
dffeas \my_regfile|register[14].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~158 (
// Equation(s):
// \my_regfile|data_readRegA[5]~158_combout  = (\my_regfile|register[13].df|dffe_array[5].df|q~q  & (((\my_regfile|register[14].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~158 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[5]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N13
dffeas \my_regfile|register[10].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N19
dffeas \my_regfile|register[9].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~156 (
// Equation(s):
// \my_regfile|data_readRegA[5]~156_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[5].df|q~q  & ((\my_regfile|register[10].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~156 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[5]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N11
dffeas \my_regfile|register[15].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N25
dffeas \my_regfile|register[16].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~159 (
// Equation(s):
// \my_regfile|data_readRegA[5]~159_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[5].df|q~q  & ((\my_regfile|register[15].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~159 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[5]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~160 (
// Equation(s):
// \my_regfile|data_readRegA[5]~160_combout  = (\my_regfile|data_readRegA[5]~157_combout  & (\my_regfile|data_readRegA[5]~158_combout  & (\my_regfile|data_readRegA[5]~156_combout  & \my_regfile|data_readRegA[5]~159_combout )))

	.dataa(\my_regfile|data_readRegA[5]~157_combout ),
	.datab(\my_regfile|data_readRegA[5]~158_combout ),
	.datac(\my_regfile|data_readRegA[5]~156_combout ),
	.datad(\my_regfile|data_readRegA[5]~159_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~160 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N9
dffeas \my_regfile|register[21].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N31
dffeas \my_regfile|register[22].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~163 (
// Equation(s):
// \my_regfile|data_readRegA[5]~163_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[5].df|q~q  & ((\my_regfile|register[21].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~163 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[5]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N23
dffeas \my_regfile|register[19].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N9
dffeas \my_regfile|register[20].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~162 (
// Equation(s):
// \my_regfile|data_readRegA[5]~162_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[5].df|q~q  & ((\my_regfile|register[20].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~162 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[5]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N21
dffeas \my_regfile|register[18].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N19
dffeas \my_regfile|register[17].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~161 (
// Equation(s):
// \my_regfile|data_readRegA[5]~161_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[5].df|q~q  & ((\my_regfile|register[18].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~161 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[5]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N29
dffeas \my_regfile|register[24].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N7
dffeas \my_regfile|register[23].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~164 (
// Equation(s):
// \my_regfile|data_readRegA[5]~164_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[5].df|q~q  & ((\my_regfile|register[24].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~164 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[5]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~165 (
// Equation(s):
// \my_regfile|data_readRegA[5]~165_combout  = (\my_regfile|data_readRegA[5]~163_combout  & (\my_regfile|data_readRegA[5]~162_combout  & (\my_regfile|data_readRegA[5]~161_combout  & \my_regfile|data_readRegA[5]~164_combout )))

	.dataa(\my_regfile|data_readRegA[5]~163_combout ),
	.datab(\my_regfile|data_readRegA[5]~162_combout ),
	.datac(\my_regfile|data_readRegA[5]~161_combout ),
	.datad(\my_regfile|data_readRegA[5]~164_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~165 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N27
dffeas \my_regfile|register[1].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N21
dffeas \my_regfile|register[2].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~150 (
// Equation(s):
// \my_regfile|data_readRegA[5]~150_combout  = (\my_regfile|register[1].df|dffe_array[5].df|q~q  & (((\my_regfile|register[2].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~150 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[5]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N21
dffeas \my_regfile|register[8].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N7
dffeas \my_regfile|register[7].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~154 (
// Equation(s):
// \my_regfile|data_readRegA[5]~154_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[5].df|q~q  & ((\my_regfile|register[8].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d2|and0~combout )))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[7].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~154 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[5]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N17
dffeas \my_regfile|register[6].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N7
dffeas \my_regfile|register[5].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~153 (
// Equation(s):
// \my_regfile|data_readRegA[5]~153_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[5].df|q~q  & ((\my_regfile|register[6].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d1|and6~combout )))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~153 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[5]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N27
dffeas \my_regfile|register[3].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N3
dffeas \my_regfile|register[4].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~151 (
// Equation(s):
// \my_regfile|data_readRegA[5]~151_combout  = (\my_regfile|d1|d0|and0~1_combout ) # ((\my_regfile|register[4].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d0|d1|and0~4_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\my_regfile|d1|d0|and0~1_combout ),
	.datab(\my_regfile|register[4].df|dffe_array[5].df|q~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~151 .lut_mask = 16'hEFFF;
defparam \my_regfile|data_readRegA[5]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~152 (
// Equation(s):
// \my_regfile|data_readRegA[5]~152_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[5]~151_combout  & ((\my_regfile|register[3].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|data_readRegA[5]~151_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~152 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[5]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~155 (
// Equation(s):
// \my_regfile|data_readRegA[5]~155_combout  = (\my_regfile|data_readRegA[5]~150_combout  & (\my_regfile|data_readRegA[5]~154_combout  & (\my_regfile|data_readRegA[5]~153_combout  & \my_regfile|data_readRegA[5]~152_combout )))

	.dataa(\my_regfile|data_readRegA[5]~150_combout ),
	.datab(\my_regfile|data_readRegA[5]~154_combout ),
	.datac(\my_regfile|data_readRegA[5]~153_combout ),
	.datad(\my_regfile|data_readRegA[5]~152_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~155 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~171 (
// Equation(s):
// \my_regfile|data_readRegA[5]~171_combout  = (\my_regfile|data_readRegA[5]~170_combout  & (\my_regfile|data_readRegA[5]~160_combout  & (\my_regfile|data_readRegA[5]~165_combout  & \my_regfile|data_readRegA[5]~155_combout )))

	.dataa(\my_regfile|data_readRegA[5]~170_combout ),
	.datab(\my_regfile|data_readRegA[5]~160_combout ),
	.datac(\my_regfile|data_readRegA[5]~165_combout ),
	.datad(\my_regfile|data_readRegA[5]~155_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~171 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \my_processor|my_alu|Add0~12 (
// Equation(s):
// \my_processor|my_alu|Add0~12_combout  = (\my_regfile|data_readRegA[6]~149_combout  & (\my_processor|my_alu|Add0~11  $ (GND))) # (!\my_regfile|data_readRegA[6]~149_combout  & (!\my_processor|my_alu|Add0~11  & VCC))
// \my_processor|my_alu|Add0~13  = CARRY((\my_regfile|data_readRegA[6]~149_combout  & !\my_processor|my_alu|Add0~11 ))

	.dataa(\my_regfile|data_readRegA[6]~149_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~11 ),
	.combout(\my_processor|my_alu|Add0~12_combout ),
	.cout(\my_processor|my_alu|Add0~13 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~12 .lut_mask = 16'hA50A;
defparam \my_processor|my_alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~66 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[16]~539_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[14]~604_combout ))

	.dataa(\my_regfile|data_readRegA[14]~604_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[16]~539_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~66 .lut_mask = 16'hE2E2;
defparam \my_processor|my_alu|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~65 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~65_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[17]~495_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[15]~560_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[15]~560_combout ),
	.datad(\my_regfile|data_readRegA[17]~495_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~65 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~67 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~65_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~66_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~66_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~65_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~67 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~58 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[21]~408_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[19]~473_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[21]~408_combout ),
	.datad(\my_regfile|data_readRegA[19]~473_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~58 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~59 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~58_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~39_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~58_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~39_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~59 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~90 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~90_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~59_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~67_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftRight0~67_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftRight0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~90 .lut_mask = 16'hFC0C;
defparam \my_processor|my_alu|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~68 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[13]~582_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[11]~647_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[11]~647_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[13]~582_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~68 .lut_mask = 16'hEE44;
defparam \my_processor|my_alu|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~69 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~68_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~47_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~47_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~68_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~69 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~62 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~62_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[8]~713_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[6]~149_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[8]~713_combout ),
	.datad(\my_regfile|data_readRegA[6]~149_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~62 .lut_mask = 16'h3120;
defparam \my_processor|my_alu|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~63 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[9]~669_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[7]~127_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[7]~127_combout ),
	.datad(\my_regfile|data_readRegA[9]~669_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~63 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~64 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~64_combout  = (\my_processor|my_alu|ShiftRight0~62_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|my_alu|ShiftRight0~63_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~62_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~63_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~64 .lut_mask = 16'hFCF0;
defparam \my_processor|my_alu|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector25~3 (
// Equation(s):
// \my_processor|my_alu|Selector25~3_combout  = (\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|my_alu|Selector25~0_combout  & (\my_processor|my_alu|ShiftRight0~69_combout )) # (!\my_processor|my_alu|Selector25~0_combout  & 
// ((\my_processor|my_alu|ShiftRight0~64_combout ))))) # (!\my_processor|my_alu|Selector31~11_combout  & (\my_processor|my_alu|Selector25~0_combout ))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|my_alu|Selector25~0_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~69_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~64_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector25~3 .lut_mask = 16'hE6C4;
defparam \my_processor|my_alu|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector25~4 (
// Equation(s):
// \my_processor|my_alu|Selector25~4_combout  = (\my_processor|my_alu|Selector31~11_combout  & (((\my_processor|my_alu|Selector25~3_combout )))) # (!\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|my_alu|Selector25~3_combout  & 
// (\my_processor|my_alu|ShiftRight0~93_combout )) # (!\my_processor|my_alu|Selector25~3_combout  & ((\my_processor|my_alu|ShiftRight0~90_combout )))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~93_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~90_combout ),
	.datad(\my_processor|my_alu|Selector25~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector25~4 .lut_mask = 16'hEE50;
defparam \my_processor|my_alu|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector25~5 (
// Equation(s):
// \my_processor|my_alu|Selector25~5_combout  = (\my_processor|alu_opcode[0]~9_combout  & \my_regfile|data_readRegA[6]~149_combout )

	.dataa(gnd),
	.datab(\my_processor|alu_opcode[0]~9_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[6]~149_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector25~5 .lut_mask = 16'hCC00;
defparam \my_processor|my_alu|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \my_processor|my_alu|Add1~12 (
// Equation(s):
// \my_processor|my_alu|Add1~12_combout  = (\my_regfile|data_readRegA[6]~149_combout  & ((GND) # (!\my_processor|my_alu|Add1~11 ))) # (!\my_regfile|data_readRegA[6]~149_combout  & (\my_processor|my_alu|Add1~11  $ (GND)))
// \my_processor|my_alu|Add1~13  = CARRY((\my_regfile|data_readRegA[6]~149_combout ) # (!\my_processor|my_alu|Add1~11 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[6]~149_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~11 ),
	.combout(\my_processor|my_alu|Add1~12_combout ),
	.cout(\my_processor|my_alu|Add1~13 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~12 .lut_mask = 16'h3CCF;
defparam \my_processor|my_alu|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector25~6 (
// Equation(s):
// \my_processor|my_alu|Selector25~6_combout  = (\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|my_alu|Selector25~1_combout  & (\my_processor|my_alu|Selector25~5_combout )) # (!\my_processor|my_alu|Selector25~1_combout  & 
// ((\my_processor|my_alu|Add1~12_combout ))))) # (!\my_processor|alu_opcode[2]~8_combout  & (((\my_processor|my_alu|Selector25~1_combout ))))

	.dataa(\my_processor|alu_opcode[2]~8_combout ),
	.datab(\my_processor|my_alu|Selector25~5_combout ),
	.datac(\my_processor|my_alu|Selector25~1_combout ),
	.datad(\my_processor|my_alu|Add1~12_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector25~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector25~6 .lut_mask = 16'hDAD0;
defparam \my_processor|my_alu|Selector25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector25~7 (
// Equation(s):
// \my_processor|my_alu|Selector25~7_combout  = (\my_processor|my_alu|Selector25~2_combout  & ((\my_processor|my_alu|Selector25~6_combout  & ((\my_processor|my_alu|Selector25~4_combout ))) # (!\my_processor|my_alu|Selector25~6_combout  & 
// (\my_processor|my_alu|ShiftLeft0~26_combout )))) # (!\my_processor|my_alu|Selector25~2_combout  & (((\my_processor|my_alu|Selector25~6_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~26_combout ),
	.datab(\my_processor|my_alu|Selector25~2_combout ),
	.datac(\my_processor|my_alu|Selector25~4_combout ),
	.datad(\my_processor|my_alu|Selector25~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector25~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector25~7 .lut_mask = 16'hF388;
defparam \my_processor|my_alu|Selector25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \my_processor|data_writeReg[6]~34 (
// Equation(s):
// \my_processor|data_writeReg[6]~34_combout  = (\my_processor|data_writeReg[16]~27_combout  & ((\my_processor|my_alu|Selector29~16_combout  & (\my_processor|my_alu|Add0~12_combout )) # (!\my_processor|my_alu|Selector29~16_combout  & 
// ((\my_processor|my_alu|Selector25~7_combout )))))

	.dataa(\my_processor|data_writeReg[16]~27_combout ),
	.datab(\my_processor|my_alu|Selector29~16_combout ),
	.datac(\my_processor|my_alu|Add0~12_combout ),
	.datad(\my_processor|my_alu|Selector25~7_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~34 .lut_mask = 16'hA280;
defparam \my_processor|data_writeReg[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N17
dffeas \my_regfile|register[9].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N19
dffeas \my_regfile|register[10].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~134 (
// Equation(s):
// \my_regfile|data_readRegA[6]~134_combout  = (\my_regfile|register[9].df|dffe_array[6].df|q~q  & (((\my_regfile|register[10].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d2|and2~combout ))) # (!\my_regfile|register[9].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~134 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[6]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N19
dffeas \my_regfile|register[11].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N29
dffeas \my_regfile|register[12].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~135 (
// Equation(s):
// \my_regfile|data_readRegA[6]~135_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[6].df|q~q  & ((\my_regfile|register[11].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[6].df|q~q ) # ((!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~135 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[6]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N31
dffeas \my_regfile|register[15].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N29
dffeas \my_regfile|register[16].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~137 (
// Equation(s):
// \my_regfile|data_readRegA[6]~137_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[6].df|q~q  & ((\my_regfile|register[15].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[6].df|q~q ) # ((!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~137 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[6]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N11
dffeas \my_regfile|register[13].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N9
dffeas \my_regfile|register[14].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~136 (
// Equation(s):
// \my_regfile|data_readRegA[6]~136_combout  = (\my_regfile|register[13].df|dffe_array[6].df|q~q  & (((\my_regfile|register[14].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~136 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[6]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~138 (
// Equation(s):
// \my_regfile|data_readRegA[6]~138_combout  = (\my_regfile|data_readRegA[6]~134_combout  & (\my_regfile|data_readRegA[6]~135_combout  & (\my_regfile|data_readRegA[6]~137_combout  & \my_regfile|data_readRegA[6]~136_combout )))

	.dataa(\my_regfile|data_readRegA[6]~134_combout ),
	.datab(\my_regfile|data_readRegA[6]~135_combout ),
	.datac(\my_regfile|data_readRegA[6]~137_combout ),
	.datad(\my_regfile|data_readRegA[6]~136_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~138 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N9
dffeas \my_regfile|register[3].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N21
dffeas \my_regfile|register[4].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~129 (
// Equation(s):
// \my_regfile|data_readRegA[6]~129_combout  = (\my_regfile|d1|d0|and0~1_combout ) # ((\my_regfile|register[4].df|dffe_array[6].df|q~q ) # ((!\my_regfile|d0|d1|and0~4_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\my_regfile|d1|d0|and0~1_combout ),
	.datab(\my_regfile|register[4].df|dffe_array[6].df|q~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~129 .lut_mask = 16'hEFFF;
defparam \my_regfile|data_readRegA[6]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~130 (
// Equation(s):
// \my_regfile|data_readRegA[6]~130_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[6]~129_combout  & ((\my_regfile|register[3].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|data_readRegA[6]~129_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~130 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[6]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N7
dffeas \my_regfile|register[1].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N29
dffeas \my_regfile|register[2].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~128 (
// Equation(s):
// \my_regfile|data_readRegA[6]~128_combout  = (\my_regfile|register[1].df|dffe_array[6].df|q~q  & (((\my_regfile|register[2].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~128 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[6]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N15
dffeas \my_regfile|register[5].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N13
dffeas \my_regfile|register[6].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~131 (
// Equation(s):
// \my_regfile|data_readRegA[6]~131_combout  = (\my_regfile|register[5].df|dffe_array[6].df|q~q  & (((\my_regfile|register[6].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~131 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[6]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N19
dffeas \my_regfile|register[7].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N5
dffeas \my_regfile|register[8].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~132 (
// Equation(s):
// \my_regfile|data_readRegA[6]~132_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[6].df|q~q  & ((\my_regfile|register[8].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~132 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[6]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~133 (
// Equation(s):
// \my_regfile|data_readRegA[6]~133_combout  = (\my_regfile|data_readRegA[6]~130_combout  & (\my_regfile|data_readRegA[6]~128_combout  & (\my_regfile|data_readRegA[6]~131_combout  & \my_regfile|data_readRegA[6]~132_combout )))

	.dataa(\my_regfile|data_readRegA[6]~130_combout ),
	.datab(\my_regfile|data_readRegA[6]~128_combout ),
	.datac(\my_regfile|data_readRegA[6]~131_combout ),
	.datad(\my_regfile|data_readRegA[6]~132_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~133 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N7
dffeas \my_regfile|register[27].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N1
dffeas \my_regfile|register[28].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~145 (
// Equation(s):
// \my_regfile|data_readRegA[6]~145_combout  = (\my_regfile|register[27].df|dffe_array[6].df|q~q  & (((\my_regfile|register[28].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # (!\my_regfile|register[27].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~145 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[6]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N25
dffeas \my_regfile|register[26].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N11
dffeas \my_regfile|register[25].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~144 (
// Equation(s):
// \my_regfile|data_readRegA[6]~144_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[6].df|q~q  & ((\my_regfile|register[26].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d4|and2~combout )))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~144 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[6]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N5
dffeas \my_regfile|register[29].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~146 (
// Equation(s):
// \my_regfile|data_readRegA[6]~146_combout  = (((\my_regfile|register[29].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [20])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|register[29].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~146 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[6]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \my_regfile|register[31].df|dffe_array[6].df|q~feeder (
// Equation(s):
// \my_regfile|register[31].df|dffe_array[6].df|q~feeder_combout  = \my_processor|data_writeReg[6]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[31].df|dffe_array[6].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[6].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[31].df|dffe_array[6].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N15
dffeas \my_regfile|register[31].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[31].df|dffe_array[6].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N13
dffeas \my_regfile|register[30].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[6]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~147 (
// Equation(s):
// \my_regfile|data_readRegA[6]~147_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[6].df|q~q  & ((\my_regfile|register[31].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d4|and7~combout )))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~147 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[6]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~148 (
// Equation(s):
// \my_regfile|data_readRegA[6]~148_combout  = (\my_regfile|data_readRegA[6]~145_combout  & (\my_regfile|data_readRegA[6]~144_combout  & (\my_regfile|data_readRegA[6]~146_combout  & \my_regfile|data_readRegA[6]~147_combout )))

	.dataa(\my_regfile|data_readRegA[6]~145_combout ),
	.datab(\my_regfile|data_readRegA[6]~144_combout ),
	.datac(\my_regfile|data_readRegA[6]~146_combout ),
	.datad(\my_regfile|data_readRegA[6]~147_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~148 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N13
dffeas \my_regfile|register[23].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N15
dffeas \my_regfile|register[24].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~142 (
// Equation(s):
// \my_regfile|data_readRegA[6]~142_combout  = (\my_regfile|register[23].df|dffe_array[6].df|q~q  & (((\my_regfile|register[24].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d4|and0~combout ))) # (!\my_regfile|register[23].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~142 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[6]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N21
dffeas \my_regfile|register[20].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N19
dffeas \my_regfile|register[19].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~140 (
// Equation(s):
// \my_regfile|data_readRegA[6]~140_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[6].df|q~q  & ((\my_regfile|register[20].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~140 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[6]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N5
dffeas \my_regfile|register[18].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N11
dffeas \my_regfile|register[17].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~139 (
// Equation(s):
// \my_regfile|data_readRegA[6]~139_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[6].df|q~q  & ((\my_regfile|register[17].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~139 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[6]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N5
dffeas \my_regfile|register[22].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N19
dffeas \my_regfile|register[21].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~141 (
// Equation(s):
// \my_regfile|data_readRegA[6]~141_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[6].df|q~q  & ((\my_regfile|register[21].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d3|and5~combout )))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~141 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[6]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~143 (
// Equation(s):
// \my_regfile|data_readRegA[6]~143_combout  = (\my_regfile|data_readRegA[6]~142_combout  & (\my_regfile|data_readRegA[6]~140_combout  & (\my_regfile|data_readRegA[6]~139_combout  & \my_regfile|data_readRegA[6]~141_combout )))

	.dataa(\my_regfile|data_readRegA[6]~142_combout ),
	.datab(\my_regfile|data_readRegA[6]~140_combout ),
	.datac(\my_regfile|data_readRegA[6]~139_combout ),
	.datad(\my_regfile|data_readRegA[6]~141_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~143 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~149 (
// Equation(s):
// \my_regfile|data_readRegA[6]~149_combout  = (\my_regfile|data_readRegA[6]~138_combout  & (\my_regfile|data_readRegA[6]~133_combout  & (\my_regfile|data_readRegA[6]~148_combout  & \my_regfile|data_readRegA[6]~143_combout )))

	.dataa(\my_regfile|data_readRegA[6]~138_combout ),
	.datab(\my_regfile|data_readRegA[6]~133_combout ),
	.datac(\my_regfile|data_readRegA[6]~148_combout ),
	.datad(\my_regfile|data_readRegA[6]~143_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~149 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \my_processor|my_alu|Add0~14 (
// Equation(s):
// \my_processor|my_alu|Add0~14_combout  = (\my_regfile|data_readRegA[7]~127_combout  & (!\my_processor|my_alu|Add0~13 )) # (!\my_regfile|data_readRegA[7]~127_combout  & ((\my_processor|my_alu|Add0~13 ) # (GND)))
// \my_processor|my_alu|Add0~15  = CARRY((!\my_processor|my_alu|Add0~13 ) # (!\my_regfile|data_readRegA[7]~127_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[7]~127_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~13 ),
	.combout(\my_processor|my_alu|Add0~14_combout ),
	.cout(\my_processor|my_alu|Add0~15 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~14 .lut_mask = 16'h3C3F;
defparam \my_processor|my_alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \my_processor|my_alu|Add1~14 (
// Equation(s):
// \my_processor|my_alu|Add1~14_combout  = (\my_regfile|data_readRegA[7]~127_combout  & (\my_processor|my_alu|Add1~13  & VCC)) # (!\my_regfile|data_readRegA[7]~127_combout  & (!\my_processor|my_alu|Add1~13 ))
// \my_processor|my_alu|Add1~15  = CARRY((!\my_regfile|data_readRegA[7]~127_combout  & !\my_processor|my_alu|Add1~13 ))

	.dataa(\my_regfile|data_readRegA[7]~127_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~13 ),
	.combout(\my_processor|my_alu|Add1~14_combout ),
	.cout(\my_processor|my_alu|Add1~15 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~14 .lut_mask = 16'hA505;
defparam \my_processor|my_alu|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector24~2 (
// Equation(s):
// \my_processor|my_alu|Selector24~2_combout  = (\my_processor|alu_opcode[0]~9_combout  & \my_regfile|data_readRegA[7]~127_combout )

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[7]~127_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector24~2 .lut_mask = 16'hAA00;
defparam \my_processor|my_alu|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector24~3 (
// Equation(s):
// \my_processor|my_alu|Selector24~3_combout  = (\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|my_alu|Selector25~1_combout  & ((\my_processor|my_alu|Selector24~2_combout ))) # (!\my_processor|my_alu|Selector25~1_combout  & 
// (\my_processor|my_alu|Add1~14_combout )))) # (!\my_processor|alu_opcode[2]~8_combout  & (\my_processor|my_alu|Selector25~1_combout ))

	.dataa(\my_processor|alu_opcode[2]~8_combout ),
	.datab(\my_processor|my_alu|Selector25~1_combout ),
	.datac(\my_processor|my_alu|Add1~14_combout ),
	.datad(\my_processor|my_alu|Selector24~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector24~3 .lut_mask = 16'hEC64;
defparam \my_processor|my_alu|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~26 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~26_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[14]~604_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[12]~625_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[12]~625_combout ),
	.datad(\my_regfile|data_readRegA[14]~604_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~26 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~80 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~26_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~68_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftRight0~68_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|my_alu|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~80 .lut_mask = 16'hFC0C;
defparam \my_processor|my_alu|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~78 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~78_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~29_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~63_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~63_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~78 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~75 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~18_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~58_combout 
// )))

	.dataa(\my_processor|my_alu|ShiftRight0~18_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|my_alu|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~75 .lut_mask = 16'hAFA0;
defparam \my_processor|my_alu|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~21 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~21_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[18]~517_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[16]~539_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[18]~517_combout ),
	.datad(\my_regfile|data_readRegA[16]~539_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~21 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~79 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~79_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~21_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~65_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~65_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~79 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~94 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~94_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~75_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~79_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~75_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~94 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector24~0 (
// Equation(s):
// \my_processor|my_alu|Selector24~0_combout  = (\my_processor|my_alu|Selector31~11_combout  & (!\my_processor|my_alu|Selector25~0_combout  & (\my_processor|my_alu|ShiftRight0~78_combout ))) # (!\my_processor|my_alu|Selector31~11_combout  & 
// ((\my_processor|my_alu|Selector25~0_combout ) # ((\my_processor|my_alu|ShiftRight0~94_combout ))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|my_alu|Selector25~0_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~78_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~94_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector24~0 .lut_mask = 16'h7564;
defparam \my_processor|my_alu|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector24~1 (
// Equation(s):
// \my_processor|my_alu|Selector24~1_combout  = (\my_processor|my_alu|Selector25~0_combout  & ((\my_processor|my_alu|Selector24~0_combout  & ((\my_processor|my_alu|ShiftRight0~96_combout ))) # (!\my_processor|my_alu|Selector24~0_combout  & 
// (\my_processor|my_alu|ShiftRight0~80_combout )))) # (!\my_processor|my_alu|Selector25~0_combout  & (((\my_processor|my_alu|Selector24~0_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~80_combout ),
	.datab(\my_processor|my_alu|Selector25~0_combout ),
	.datac(\my_processor|my_alu|Selector24~0_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~96_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector24~1 .lut_mask = 16'hF838;
defparam \my_processor|my_alu|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector24~4 (
// Equation(s):
// \my_processor|my_alu|Selector24~4_combout  = (\my_processor|my_alu|Selector25~2_combout  & ((\my_processor|my_alu|Selector24~3_combout  & (\my_processor|my_alu|Selector24~1_combout )) # (!\my_processor|my_alu|Selector24~3_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~31_combout ))))) # (!\my_processor|my_alu|Selector25~2_combout  & (\my_processor|my_alu|Selector24~3_combout ))

	.dataa(\my_processor|my_alu|Selector25~2_combout ),
	.datab(\my_processor|my_alu|Selector24~3_combout ),
	.datac(\my_processor|my_alu|Selector24~1_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector24~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector24~4 .lut_mask = 16'hE6C4;
defparam \my_processor|my_alu|Selector24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \my_processor|data_writeReg[7]~35 (
// Equation(s):
// \my_processor|data_writeReg[7]~35_combout  = (\my_processor|data_writeReg[16]~27_combout  & ((\my_processor|my_alu|Selector29~16_combout  & (\my_processor|my_alu|Add0~14_combout )) # (!\my_processor|my_alu|Selector29~16_combout  & 
// ((\my_processor|my_alu|Selector24~4_combout )))))

	.dataa(\my_processor|data_writeReg[16]~27_combout ),
	.datab(\my_processor|my_alu|Selector29~16_combout ),
	.datac(\my_processor|my_alu|Add0~14_combout ),
	.datad(\my_processor|my_alu|Selector24~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~35 .lut_mask = 16'hA280;
defparam \my_processor|data_writeReg[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N27
dffeas \my_regfile|register[15].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N13
dffeas \my_regfile|register[16].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~116 (
// Equation(s):
// \my_regfile|data_readRegA[7]~116_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[7].df|q~q  & ((\my_regfile|register[15].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[7].df|q~q ) # ((!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~116 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[7]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N19
dffeas \my_regfile|register[9].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N9
dffeas \my_regfile|register[10].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~113 (
// Equation(s):
// \my_regfile|data_readRegA[7]~113_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[7].df|q~q  & ((\my_regfile|register[10].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~113 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[7]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N7
dffeas \my_regfile|register[11].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N21
dffeas \my_regfile|register[12].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~114 (
// Equation(s):
// \my_regfile|data_readRegA[7]~114_combout  = (\my_regfile|register[11].df|dffe_array[7].df|q~q  & (((\my_regfile|register[12].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d2|and4~combout ))) # (!\my_regfile|register[11].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~114 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[7]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N31
dffeas \my_regfile|register[13].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N17
dffeas \my_regfile|register[14].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~115 (
// Equation(s):
// \my_regfile|data_readRegA[7]~115_combout  = (\my_regfile|register[13].df|dffe_array[7].df|q~q  & (((\my_regfile|register[14].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~115 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[7]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~117 (
// Equation(s):
// \my_regfile|data_readRegA[7]~117_combout  = (\my_regfile|data_readRegA[7]~116_combout  & (\my_regfile|data_readRegA[7]~113_combout  & (\my_regfile|data_readRegA[7]~114_combout  & \my_regfile|data_readRegA[7]~115_combout )))

	.dataa(\my_regfile|data_readRegA[7]~116_combout ),
	.datab(\my_regfile|data_readRegA[7]~113_combout ),
	.datac(\my_regfile|data_readRegA[7]~114_combout ),
	.datad(\my_regfile|data_readRegA[7]~115_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~117 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N5
dffeas \my_regfile|register[18].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N11
dffeas \my_regfile|register[17].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~118 (
// Equation(s):
// \my_regfile|data_readRegA[7]~118_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[7].df|q~q  & ((\my_regfile|register[18].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~118 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[7]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N25
dffeas \my_regfile|register[20].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N31
dffeas \my_regfile|register[19].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~119 (
// Equation(s):
// \my_regfile|data_readRegA[7]~119_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[7].df|q~q  & ((\my_regfile|register[20].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~119 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[7]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N3
dffeas \my_regfile|register[21].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N9
dffeas \my_regfile|register[22].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~120 (
// Equation(s):
// \my_regfile|data_readRegA[7]~120_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[7].df|q~q  & ((\my_regfile|register[21].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[7].df|q~q ) # ((!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~120 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[7]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N11
dffeas \my_regfile|register[23].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N9
dffeas \my_regfile|register[24].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~121 (
// Equation(s):
// \my_regfile|data_readRegA[7]~121_combout  = (\my_regfile|register[23].df|dffe_array[7].df|q~q  & (((\my_regfile|register[24].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d4|and0~combout ))) # (!\my_regfile|register[23].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~121 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[7]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~122 (
// Equation(s):
// \my_regfile|data_readRegA[7]~122_combout  = (\my_regfile|data_readRegA[7]~118_combout  & (\my_regfile|data_readRegA[7]~119_combout  & (\my_regfile|data_readRegA[7]~120_combout  & \my_regfile|data_readRegA[7]~121_combout )))

	.dataa(\my_regfile|data_readRegA[7]~118_combout ),
	.datab(\my_regfile|data_readRegA[7]~119_combout ),
	.datac(\my_regfile|data_readRegA[7]~120_combout ),
	.datad(\my_regfile|data_readRegA[7]~121_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~122 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N11
dffeas \my_regfile|register[1].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N13
dffeas \my_regfile|register[2].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~107 (
// Equation(s):
// \my_regfile|data_readRegA[7]~107_combout  = (\my_regfile|register[1].df|dffe_array[7].df|q~q  & (((\my_regfile|register[2].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~107 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[7]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N31
dffeas \my_regfile|register[5].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N9
dffeas \my_regfile|register[6].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~110 (
// Equation(s):
// \my_regfile|data_readRegA[7]~110_combout  = (\my_regfile|register[5].df|dffe_array[7].df|q~q  & (((\my_regfile|register[6].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~110 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[7]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N23
dffeas \my_regfile|register[7].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N13
dffeas \my_regfile|register[8].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~111 (
// Equation(s):
// \my_regfile|data_readRegA[7]~111_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[7].df|q~q  & ((\my_regfile|register[8].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~111 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[7]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N15
dffeas \my_regfile|register[3].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N17
dffeas \my_regfile|register[4].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~108 (
// Equation(s):
// \my_regfile|data_readRegA[7]~108_combout  = (\my_regfile|d1|d0|and0~1_combout ) # (((\my_regfile|register[4].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d1|d0|and0~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~108 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[7]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~109 (
// Equation(s):
// \my_regfile|data_readRegA[7]~109_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[7]~108_combout  & ((\my_regfile|register[3].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|data_readRegA[7]~108_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~109 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[7]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~112 (
// Equation(s):
// \my_regfile|data_readRegA[7]~112_combout  = (\my_regfile|data_readRegA[7]~107_combout  & (\my_regfile|data_readRegA[7]~110_combout  & (\my_regfile|data_readRegA[7]~111_combout  & \my_regfile|data_readRegA[7]~109_combout )))

	.dataa(\my_regfile|data_readRegA[7]~107_combout ),
	.datab(\my_regfile|data_readRegA[7]~110_combout ),
	.datac(\my_regfile|data_readRegA[7]~111_combout ),
	.datad(\my_regfile|data_readRegA[7]~109_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~112 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N3
dffeas \my_regfile|register[27].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N13
dffeas \my_regfile|register[28].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~124 (
// Equation(s):
// \my_regfile|data_readRegA[7]~124_combout  = (\my_regfile|d0|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[7].df|q~q  & ((\my_regfile|register[27].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d4|and3~combout )))) # 
// (!\my_regfile|d0|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[7].df|q~q ) # ((!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and4~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~124 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[7]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N27
dffeas \my_regfile|register[29].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~747 (
// Equation(s):
// \my_regfile|data_readRegA[7]~747_combout  = (((\my_regfile|register[29].df|dffe_array[7].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|d0|d2|and5~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[7].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~747_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~747 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[7]~747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N15
dffeas \my_regfile|register[26].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N13
dffeas \my_regfile|register[25].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~123 (
// Equation(s):
// \my_regfile|data_readRegA[7]~123_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[7].df|q~q  & ((\my_regfile|register[25].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d4|and1~combout )))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~123 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[7]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N11
dffeas \my_regfile|register[30].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[7]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N25
dffeas \my_regfile|register[31].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~125 (
// Equation(s):
// \my_regfile|data_readRegA[7]~125_combout  = (\my_regfile|register[30].df|dffe_array[7].df|q~q  & ((\my_regfile|register[31].df|dffe_array[7].df|q~q ) # ((!\my_regfile|d0|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|register[31].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|d0|d4|and6~combout ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~125 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[7]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~126 (
// Equation(s):
// \my_regfile|data_readRegA[7]~126_combout  = (\my_regfile|data_readRegA[7]~124_combout  & (\my_regfile|data_readRegA[7]~747_combout  & (\my_regfile|data_readRegA[7]~123_combout  & \my_regfile|data_readRegA[7]~125_combout )))

	.dataa(\my_regfile|data_readRegA[7]~124_combout ),
	.datab(\my_regfile|data_readRegA[7]~747_combout ),
	.datac(\my_regfile|data_readRegA[7]~123_combout ),
	.datad(\my_regfile|data_readRegA[7]~125_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~126 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~127 (
// Equation(s):
// \my_regfile|data_readRegA[7]~127_combout  = (\my_regfile|data_readRegA[7]~117_combout  & (\my_regfile|data_readRegA[7]~122_combout  & (\my_regfile|data_readRegA[7]~112_combout  & \my_regfile|data_readRegA[7]~126_combout )))

	.dataa(\my_regfile|data_readRegA[7]~117_combout ),
	.datab(\my_regfile|data_readRegA[7]~122_combout ),
	.datac(\my_regfile|data_readRegA[7]~112_combout ),
	.datad(\my_regfile|data_readRegA[7]~126_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~127 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \my_processor|my_alu|Add1~16 (
// Equation(s):
// \my_processor|my_alu|Add1~16_combout  = (\my_regfile|data_readRegA[8]~713_combout  & ((GND) # (!\my_processor|my_alu|Add1~15 ))) # (!\my_regfile|data_readRegA[8]~713_combout  & (\my_processor|my_alu|Add1~15  $ (GND)))
// \my_processor|my_alu|Add1~17  = CARRY((\my_regfile|data_readRegA[8]~713_combout ) # (!\my_processor|my_alu|Add1~15 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[8]~713_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~15 ),
	.combout(\my_processor|my_alu|Add1~16_combout ),
	.cout(\my_processor|my_alu|Add1~17 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~16 .lut_mask = 16'h3CCF;
defparam \my_processor|my_alu|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \my_processor|my_alu|Add0~16 (
// Equation(s):
// \my_processor|my_alu|Add0~16_combout  = (\my_regfile|data_readRegA[8]~713_combout  & (\my_processor|my_alu|Add0~15  $ (GND))) # (!\my_regfile|data_readRegA[8]~713_combout  & (!\my_processor|my_alu|Add0~15  & VCC))
// \my_processor|my_alu|Add0~17  = CARRY((\my_regfile|data_readRegA[8]~713_combout  & !\my_processor|my_alu|Add0~15 ))

	.dataa(\my_regfile|data_readRegA[8]~713_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~15 ),
	.combout(\my_processor|my_alu|Add0~16_combout ),
	.cout(\my_processor|my_alu|Add0~17 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~16 .lut_mask = 16'hA50A;
defparam \my_processor|my_alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~25 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~25_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[15]~560_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[13]~582_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[15]~560_combout ),
	.datad(\my_regfile|data_readRegA[13]~582_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~25 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~27 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~25_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~26_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~25_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~27 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~31 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~27_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~30_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~27_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~31 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector22~4 (
// Equation(s):
// \my_processor|my_alu|Selector22~4_combout  = \my_imem|altsyncram_component|auto_generated|q_a [11] $ (((!\my_processor|alu_opcode[2]~6_combout  & \my_imem|altsyncram_component|auto_generated|q_a [2])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|alu_opcode[2]~6_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector22~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector22~4 .lut_mask = 16'hC3CC;
defparam \my_processor|my_alu|Selector22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \my_processor|my_alu|Selector22~5 (
// Equation(s):
// \my_processor|my_alu|Selector22~5_combout  = (!\my_processor|alu_opcode[2]~6_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2] & ((\my_imem|altsyncram_component|auto_generated|q_a [10]) # (\my_imem|altsyncram_component|auto_generated|q_a 
// [11]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|alu_opcode[2]~6_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector22~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector22~5 .lut_mask = 16'h0E00;
defparam \my_processor|my_alu|Selector22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector23~0 (
// Equation(s):
// \my_processor|my_alu|Selector23~0_combout  = (\my_processor|my_alu|Selector22~4_combout  & (\my_processor|my_alu|Selector22~5_combout )) # (!\my_processor|my_alu|Selector22~4_combout  & ((\my_processor|my_alu|Selector22~5_combout  & 
// (\my_processor|my_alu|ShiftRight0~105_combout )) # (!\my_processor|my_alu|Selector22~5_combout  & ((\my_processor|my_alu|ShiftLeft0~36_combout )))))

	.dataa(\my_processor|my_alu|Selector22~4_combout ),
	.datab(\my_processor|my_alu|Selector22~5_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~105_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector23~0 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~23 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~19_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~22_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~19_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~23 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector23~1 (
// Equation(s):
// \my_processor|my_alu|Selector23~1_combout  = (\my_processor|my_alu|Selector22~3_combout  & (((\my_processor|my_alu|Selector23~0_combout )))) # (!\my_processor|my_alu|Selector22~3_combout  & ((\my_processor|my_alu|Selector23~0_combout  & 
// ((\my_processor|my_alu|ShiftRight0~23_combout ))) # (!\my_processor|my_alu|Selector23~0_combout  & (\my_processor|my_alu|ShiftRight0~31_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~31_combout ),
	.datab(\my_processor|my_alu|Selector22~3_combout ),
	.datac(\my_processor|my_alu|Selector23~0_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector23~1 .lut_mask = 16'hF2C2;
defparam \my_processor|my_alu|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector23~2 (
// Equation(s):
// \my_processor|my_alu|Selector23~2_combout  = (\my_processor|my_alu|Selector22~0_combout  & (!\my_processor|my_alu|Selector22~1_combout )) # (!\my_processor|my_alu|Selector22~0_combout  & ((\my_processor|my_alu|Selector22~1_combout  & 
// (\my_processor|my_alu|Add0~16_combout )) # (!\my_processor|my_alu|Selector22~1_combout  & ((\my_processor|my_alu|Selector23~1_combout )))))

	.dataa(\my_processor|my_alu|Selector22~0_combout ),
	.datab(\my_processor|my_alu|Selector22~1_combout ),
	.datac(\my_processor|my_alu|Add0~16_combout ),
	.datad(\my_processor|my_alu|Selector23~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector23~2 .lut_mask = 16'h7362;
defparam \my_processor|my_alu|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector23 (
// Equation(s):
// \my_processor|my_alu|Selector23~combout  = (\my_processor|my_alu|Selector22~2_combout  & ((\my_processor|my_alu|Selector23~2_combout  & ((\my_processor|my_alu|Add1~16_combout ))) # (!\my_processor|my_alu|Selector23~2_combout  & 
// (\my_regfile|data_readRegA[8]~713_combout )))) # (!\my_processor|my_alu|Selector22~2_combout  & (((\my_processor|my_alu|Selector23~2_combout ))))

	.dataa(\my_regfile|data_readRegA[8]~713_combout ),
	.datab(\my_processor|my_alu|Add1~16_combout ),
	.datac(\my_processor|my_alu|Selector22~2_combout ),
	.datad(\my_processor|my_alu|Selector23~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector23~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector23 .lut_mask = 16'hCFA0;
defparam \my_processor|my_alu|Selector23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \my_processor|data_writeReg[8]~159 (
// Equation(s):
// \my_processor|data_writeReg[8]~159_combout  = (\my_processor|my_alu|Selector23~combout  & ((!\my_processor|cmp1|ad4~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(gnd),
	.datac(\my_processor|cmp1|ad4~0_combout ),
	.datad(\my_processor|my_alu|Selector23~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~159 .lut_mask = 16'h5F00;
defparam \my_processor|data_writeReg[8]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N3
dffeas \my_regfile|register[27].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N17
dffeas \my_regfile|register[28].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~709 (
// Equation(s):
// \my_regfile|data_readRegA[8]~709_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[8].df|q~q  & ((\my_regfile|register[28].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~709_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~709 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[8]~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N26
cycloneive_lcell_comb \my_regfile|register[31].df|dffe_array[8].df|q~feeder (
// Equation(s):
// \my_regfile|register[31].df|dffe_array[8].df|q~feeder_combout  = \my_processor|data_writeReg[8]~159_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~159_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[31].df|dffe_array[8].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[8].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[31].df|dffe_array[8].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N27
dffeas \my_regfile|register[31].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[31].df|dffe_array[8].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N15
dffeas \my_regfile|register[30].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~711 (
// Equation(s):
// \my_regfile|data_readRegA[8]~711_combout  = (\my_regfile|register[31].df|dffe_array[8].df|q~q  & (((\my_regfile|register[30].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~711_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~711 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[8]~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N1
dffeas \my_regfile|register[29].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~710 (
// Equation(s):
// \my_regfile|data_readRegA[8]~710_combout  = (((\my_regfile|register[29].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d0|and2~2_combout )

	.dataa(\my_regfile|d0|d0|and2~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d0|d1|and1~0_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~710_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~710 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[8]~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N11
dffeas \my_regfile|register[26].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N21
dffeas \my_regfile|register[25].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~708 (
// Equation(s):
// \my_regfile|data_readRegA[8]~708_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[8].df|q~q  & ((\my_regfile|register[26].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d4|and2~combout )))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~708_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~708 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[8]~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~712 (
// Equation(s):
// \my_regfile|data_readRegA[8]~712_combout  = (\my_regfile|data_readRegA[8]~709_combout  & (\my_regfile|data_readRegA[8]~711_combout  & (\my_regfile|data_readRegA[8]~710_combout  & \my_regfile|data_readRegA[8]~708_combout )))

	.dataa(\my_regfile|data_readRegA[8]~709_combout ),
	.datab(\my_regfile|data_readRegA[8]~711_combout ),
	.datac(\my_regfile|data_readRegA[8]~710_combout ),
	.datad(\my_regfile|data_readRegA[8]~708_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~712_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~712 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N25
dffeas \my_regfile|register[6].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N11
dffeas \my_regfile|register[5].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~695 (
// Equation(s):
// \my_regfile|data_readRegA[8]~695_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[8].df|q~q  & ((\my_regfile|register[6].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d1|and6~combout )))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~695_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~695 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[8]~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N19
dffeas \my_regfile|register[2].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \my_regfile|register[1].df|dffe_array[8].df|q~feeder (
// Equation(s):
// \my_regfile|register[1].df|dffe_array[8].df|q~feeder_combout  = \my_processor|data_writeReg[8]~159_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~159_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[1].df|dffe_array[8].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[8].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[1].df|dffe_array[8].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N1
dffeas \my_regfile|register[1].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[1].df|dffe_array[8].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~692 (
// Equation(s):
// \my_regfile|data_readRegA[8]~692_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[8].df|q~q  & ((\my_regfile|register[2].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|d0|d1|and2~combout ),
	.datad(\my_regfile|register[1].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~692_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~692 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[8]~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N3
dffeas \my_regfile|register[7].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N1
dffeas \my_regfile|register[8].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~696 (
// Equation(s):
// \my_regfile|data_readRegA[8]~696_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[8].df|q~q  & ((\my_regfile|register[8].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~696_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~696 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[8]~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N31
dffeas \my_regfile|register[3].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N3
dffeas \my_regfile|register[4].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~693 (
// Equation(s):
// \my_regfile|data_readRegA[8]~693_combout  = (\my_regfile|d1|d0|and0~1_combout ) # (((\my_regfile|register[4].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d1|d0|and0~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d0|d1|and0~4_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~693_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~693 .lut_mask = 16'hFFBF;
defparam \my_regfile|data_readRegA[8]~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~694 (
// Equation(s):
// \my_regfile|data_readRegA[8]~694_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[8]~693_combout  & ((\my_regfile|register[3].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|data_readRegA[8]~693_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~694_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~694 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[8]~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~697 (
// Equation(s):
// \my_regfile|data_readRegA[8]~697_combout  = (\my_regfile|data_readRegA[8]~695_combout  & (\my_regfile|data_readRegA[8]~692_combout  & (\my_regfile|data_readRegA[8]~696_combout  & \my_regfile|data_readRegA[8]~694_combout )))

	.dataa(\my_regfile|data_readRegA[8]~695_combout ),
	.datab(\my_regfile|data_readRegA[8]~692_combout ),
	.datac(\my_regfile|data_readRegA[8]~696_combout ),
	.datad(\my_regfile|data_readRegA[8]~694_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~697_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~697 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N16
cycloneive_lcell_comb \my_regfile|register[18].df|dffe_array[8].df|q~feeder (
// Equation(s):
// \my_regfile|register[18].df|dffe_array[8].df|q~feeder_combout  = \my_processor|data_writeReg[8]~159_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[8]~159_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[18].df|dffe_array[8].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[8].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[18].df|dffe_array[8].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N17
dffeas \my_regfile|register[18].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].df|dffe_array[8].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N18
cycloneive_lcell_comb \my_regfile|register[17].df|dffe_array[8].df|q~feeder (
// Equation(s):
// \my_regfile|register[17].df|dffe_array[8].df|q~feeder_combout  = \my_processor|data_writeReg[8]~159_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[8]~159_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[17].df|dffe_array[8].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[8].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[17].df|dffe_array[8].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N19
dffeas \my_regfile|register[17].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[17].df|dffe_array[8].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~703 (
// Equation(s):
// \my_regfile|data_readRegA[8]~703_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[8].df|q~q  & ((\my_regfile|register[17].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and1~combout ))))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|d0|d3|and1~combout ),
	.datad(\my_regfile|register[17].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~703_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~703 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[8]~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N15
dffeas \my_regfile|register[21].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N13
dffeas \my_regfile|register[22].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~705 (
// Equation(s):
// \my_regfile|data_readRegA[8]~705_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[8].df|q~q  & ((\my_regfile|register[21].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~705_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~705 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[8]~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N15
dffeas \my_regfile|register[20].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N9
dffeas \my_regfile|register[19].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~704 (
// Equation(s):
// \my_regfile|data_readRegA[8]~704_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[8].df|q~q  & ((\my_regfile|register[20].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~704_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~704 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[8]~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N19
dffeas \my_regfile|register[23].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N5
dffeas \my_regfile|register[24].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~706 (
// Equation(s):
// \my_regfile|data_readRegA[8]~706_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[8].df|q~q  & ((\my_regfile|register[23].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~706_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~706 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[8]~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~707 (
// Equation(s):
// \my_regfile|data_readRegA[8]~707_combout  = (\my_regfile|data_readRegA[8]~703_combout  & (\my_regfile|data_readRegA[8]~705_combout  & (\my_regfile|data_readRegA[8]~704_combout  & \my_regfile|data_readRegA[8]~706_combout )))

	.dataa(\my_regfile|data_readRegA[8]~703_combout ),
	.datab(\my_regfile|data_readRegA[8]~705_combout ),
	.datac(\my_regfile|data_readRegA[8]~704_combout ),
	.datad(\my_regfile|data_readRegA[8]~706_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~707_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~707 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N15
dffeas \my_regfile|register[12].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N24
cycloneive_lcell_comb \my_regfile|register[11].df|dffe_array[8].df|q~feeder (
// Equation(s):
// \my_regfile|register[11].df|dffe_array[8].df|q~feeder_combout  = \my_processor|data_writeReg[8]~159_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[8]~159_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[11].df|dffe_array[8].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[8].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[11].df|dffe_array[8].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N25
dffeas \my_regfile|register[11].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].df|dffe_array[8].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~699 (
// Equation(s):
// \my_regfile|data_readRegA[8]~699_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[8].df|q~q  & ((\my_regfile|register[12].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|d0|d2|and4~combout ),
	.datad(\my_regfile|register[11].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~699_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~699 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[8]~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N10
cycloneive_lcell_comb \my_regfile|register[15].df|dffe_array[8].df|q~feeder (
// Equation(s):
// \my_regfile|register[15].df|dffe_array[8].df|q~feeder_combout  = \my_processor|data_writeReg[8]~159_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~159_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[15].df|dffe_array[8].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[8].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[15].df|dffe_array[8].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N11
dffeas \my_regfile|register[15].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[15].df|dffe_array[8].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N8
cycloneive_lcell_comb \my_regfile|register[16].df|dffe_array[8].df|q~feeder (
// Equation(s):
// \my_regfile|register[16].df|dffe_array[8].df|q~feeder_combout  = \my_processor|data_writeReg[8]~159_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~159_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[16].df|dffe_array[8].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[8].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[16].df|dffe_array[8].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N9
dffeas \my_regfile|register[16].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[16].df|dffe_array[8].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~701 (
// Equation(s):
// \my_regfile|data_readRegA[8]~701_combout  = (\my_regfile|register[15].df|dffe_array[8].df|q~q  & ((\my_regfile|register[16].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d0|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|register[16].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|d0|d3|and0~combout ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~701_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~701 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[8]~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N29
dffeas \my_regfile|register[9].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N23
dffeas \my_regfile|register[10].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~698 (
// Equation(s):
// \my_regfile|data_readRegA[8]~698_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[8].df|q~q  & ((\my_regfile|register[10].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~698_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~698 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[8]~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N3
dffeas \my_regfile|register[13].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N1
dffeas \my_regfile|register[14].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~159_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~700 (
// Equation(s):
// \my_regfile|data_readRegA[8]~700_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[8].df|q~q  & ((\my_regfile|register[14].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~700_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~700 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[8]~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~702 (
// Equation(s):
// \my_regfile|data_readRegA[8]~702_combout  = (\my_regfile|data_readRegA[8]~699_combout  & (\my_regfile|data_readRegA[8]~701_combout  & (\my_regfile|data_readRegA[8]~698_combout  & \my_regfile|data_readRegA[8]~700_combout )))

	.dataa(\my_regfile|data_readRegA[8]~699_combout ),
	.datab(\my_regfile|data_readRegA[8]~701_combout ),
	.datac(\my_regfile|data_readRegA[8]~698_combout ),
	.datad(\my_regfile|data_readRegA[8]~700_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~702_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~702 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~713 (
// Equation(s):
// \my_regfile|data_readRegA[8]~713_combout  = (\my_regfile|data_readRegA[8]~712_combout  & (\my_regfile|data_readRegA[8]~697_combout  & (\my_regfile|data_readRegA[8]~707_combout  & \my_regfile|data_readRegA[8]~702_combout )))

	.dataa(\my_regfile|data_readRegA[8]~712_combout ),
	.datab(\my_regfile|data_readRegA[8]~697_combout ),
	.datac(\my_regfile|data_readRegA[8]~707_combout ),
	.datad(\my_regfile|data_readRegA[8]~702_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~713_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~713 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \my_processor|my_alu|Add1~18 (
// Equation(s):
// \my_processor|my_alu|Add1~18_combout  = (\my_regfile|data_readRegA[9]~669_combout  & (\my_processor|my_alu|Add1~17  & VCC)) # (!\my_regfile|data_readRegA[9]~669_combout  & (!\my_processor|my_alu|Add1~17 ))
// \my_processor|my_alu|Add1~19  = CARRY((!\my_regfile|data_readRegA[9]~669_combout  & !\my_processor|my_alu|Add1~17 ))

	.dataa(\my_regfile|data_readRegA[9]~669_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~17 ),
	.combout(\my_processor|my_alu|Add1~18_combout ),
	.cout(\my_processor|my_alu|Add1~19 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~18 .lut_mask = 16'hA505;
defparam \my_processor|my_alu|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \my_processor|my_alu|Add0~18 (
// Equation(s):
// \my_processor|my_alu|Add0~18_combout  = (\my_regfile|data_readRegA[9]~669_combout  & (!\my_processor|my_alu|Add0~17 )) # (!\my_regfile|data_readRegA[9]~669_combout  & ((\my_processor|my_alu|Add0~17 ) # (GND)))
// \my_processor|my_alu|Add0~19  = CARRY((!\my_processor|my_alu|Add0~17 ) # (!\my_regfile|data_readRegA[9]~669_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[9]~669_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~17 ),
	.combout(\my_processor|my_alu|Add0~18_combout ),
	.cout(\my_processor|my_alu|Add0~19 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~18 .lut_mask = 16'h3C3F;
defparam \my_processor|my_alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~41 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~38_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~40_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~38_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~40_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~41 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector22~6 (
// Equation(s):
// \my_processor|my_alu|Selector22~6_combout  = (\my_processor|my_alu|Selector22~5_combout  & ((\my_processor|my_alu|Selector22~4_combout ) # ((\my_processor|my_alu|ShiftRight0~98_combout )))) # (!\my_processor|my_alu|Selector22~5_combout  & 
// (!\my_processor|my_alu|Selector22~4_combout  & ((\my_processor|my_alu|ShiftLeft0~42_combout ))))

	.dataa(\my_processor|my_alu|Selector22~5_combout ),
	.datab(\my_processor|my_alu|Selector22~4_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~98_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector22~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector22~6 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|Selector22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector22~7 (
// Equation(s):
// \my_processor|my_alu|Selector22~7_combout  = (\my_processor|my_alu|Selector22~3_combout  & (((\my_processor|my_alu|Selector22~6_combout )))) # (!\my_processor|my_alu|Selector22~3_combout  & ((\my_processor|my_alu|Selector22~6_combout  & 
// (\my_processor|my_alu|ShiftRight0~41_combout )) # (!\my_processor|my_alu|Selector22~6_combout  & ((\my_processor|my_alu|ShiftRight0~51_combout )))))

	.dataa(\my_processor|my_alu|ShiftRight0~41_combout ),
	.datab(\my_processor|my_alu|Selector22~3_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~51_combout ),
	.datad(\my_processor|my_alu|Selector22~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector22~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector22~7 .lut_mask = 16'hEE30;
defparam \my_processor|my_alu|Selector22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector22~8 (
// Equation(s):
// \my_processor|my_alu|Selector22~8_combout  = (\my_processor|my_alu|Selector22~0_combout  & (!\my_processor|my_alu|Selector22~1_combout )) # (!\my_processor|my_alu|Selector22~0_combout  & ((\my_processor|my_alu|Selector22~1_combout  & 
// (\my_processor|my_alu|Add0~18_combout )) # (!\my_processor|my_alu|Selector22~1_combout  & ((\my_processor|my_alu|Selector22~7_combout )))))

	.dataa(\my_processor|my_alu|Selector22~0_combout ),
	.datab(\my_processor|my_alu|Selector22~1_combout ),
	.datac(\my_processor|my_alu|Add0~18_combout ),
	.datad(\my_processor|my_alu|Selector22~7_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector22~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector22~8 .lut_mask = 16'h7362;
defparam \my_processor|my_alu|Selector22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector22 (
// Equation(s):
// \my_processor|my_alu|Selector22~combout  = (\my_processor|my_alu|Selector22~2_combout  & ((\my_processor|my_alu|Selector22~8_combout  & ((\my_processor|my_alu|Add1~18_combout ))) # (!\my_processor|my_alu|Selector22~8_combout  & 
// (\my_regfile|data_readRegA[9]~669_combout )))) # (!\my_processor|my_alu|Selector22~2_combout  & (((\my_processor|my_alu|Selector22~8_combout ))))

	.dataa(\my_regfile|data_readRegA[9]~669_combout ),
	.datab(\my_processor|my_alu|Selector22~2_combout ),
	.datac(\my_processor|my_alu|Add1~18_combout ),
	.datad(\my_processor|my_alu|Selector22~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector22~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector22 .lut_mask = 16'hF388;
defparam \my_processor|my_alu|Selector22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \my_processor|data_writeReg[9]~160 (
// Equation(s):
// \my_processor|data_writeReg[9]~160_combout  = (\my_processor|my_alu|Selector22~combout  & ((!\my_processor|cmp1|ad4~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|cmp1|ad4~0_combout ),
	.datad(\my_processor|my_alu|Selector22~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~160 .lut_mask = 16'h3F00;
defparam \my_processor|data_writeReg[9]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N9
dffeas \my_regfile|register[27].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N11
dffeas \my_regfile|register[28].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~665 (
// Equation(s):
// \my_regfile|data_readRegA[9]~665_combout  = (\my_regfile|register[27].df|dffe_array[9].df|q~q  & (((\my_regfile|register[28].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d4|and4~combout ))) # (!\my_regfile|register[27].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d0|d4|and4~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~665 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[9]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N27
dffeas \my_regfile|register[26].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N17
dffeas \my_regfile|register[25].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~664 (
// Equation(s):
// \my_regfile|data_readRegA[9]~664_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[9].df|q~q  & ((\my_regfile|register[26].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d4|and2~combout )))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~664 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[9]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N3
dffeas \my_regfile|register[29].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~666 (
// Equation(s):
// \my_regfile|data_readRegA[9]~666_combout  = (((\my_regfile|register[29].df|dffe_array[9].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [20])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|d0|d2|and5~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[9].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~666 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[9]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N1
dffeas \my_regfile|register[31].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N25
dffeas \my_regfile|register[30].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~667 (
// Equation(s):
// \my_regfile|data_readRegA[9]~667_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[9].df|q~q  & ((\my_regfile|register[31].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d4|and7~combout )))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~667 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[9]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~668 (
// Equation(s):
// \my_regfile|data_readRegA[9]~668_combout  = (\my_regfile|data_readRegA[9]~665_combout  & (\my_regfile|data_readRegA[9]~664_combout  & (\my_regfile|data_readRegA[9]~666_combout  & \my_regfile|data_readRegA[9]~667_combout )))

	.dataa(\my_regfile|data_readRegA[9]~665_combout ),
	.datab(\my_regfile|data_readRegA[9]~664_combout ),
	.datac(\my_regfile|data_readRegA[9]~666_combout ),
	.datad(\my_regfile|data_readRegA[9]~667_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~668 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N23
dffeas \my_regfile|register[21].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N21
dffeas \my_regfile|register[22].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~661 (
// Equation(s):
// \my_regfile|data_readRegA[9]~661_combout  = (\my_regfile|register[21].df|dffe_array[9].df|q~q  & (((\my_regfile|register[22].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~661 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[9]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N17
dffeas \my_regfile|register[20].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N7
dffeas \my_regfile|register[19].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~660 (
// Equation(s):
// \my_regfile|data_readRegA[9]~660_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[9].df|q~q  & ((\my_regfile|register[20].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~660 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[9]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N15
dffeas \my_regfile|register[23].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N17
dffeas \my_regfile|register[24].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~662 (
// Equation(s):
// \my_regfile|data_readRegA[9]~662_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[9].df|q~q  & ((\my_regfile|register[24].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~662 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[9]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N3
dffeas \my_regfile|register[18].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N17
dffeas \my_regfile|register[17].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~659 (
// Equation(s):
// \my_regfile|data_readRegA[9]~659_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[9].df|q~q  & ((\my_regfile|register[18].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~659 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[9]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~663 (
// Equation(s):
// \my_regfile|data_readRegA[9]~663_combout  = (\my_regfile|data_readRegA[9]~661_combout  & (\my_regfile|data_readRegA[9]~660_combout  & (\my_regfile|data_readRegA[9]~662_combout  & \my_regfile|data_readRegA[9]~659_combout )))

	.dataa(\my_regfile|data_readRegA[9]~661_combout ),
	.datab(\my_regfile|data_readRegA[9]~660_combout ),
	.datac(\my_regfile|data_readRegA[9]~662_combout ),
	.datad(\my_regfile|data_readRegA[9]~659_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~663 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N13
dffeas \my_regfile|register[6].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N7
dffeas \my_regfile|register[5].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~651 (
// Equation(s):
// \my_regfile|data_readRegA[9]~651_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[9].df|q~q  & ((\my_regfile|register[5].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d1|and5~combout )))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~651 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[9]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N17
dffeas \my_regfile|register[3].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N21
dffeas \my_regfile|register[4].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~649 (
// Equation(s):
// \my_regfile|data_readRegA[9]~649_combout  = (\my_regfile|d1|d0|and0~1_combout ) # (((\my_regfile|register[4].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d1|d0|and0~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d0|d1|and0~4_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~649 .lut_mask = 16'hFFBF;
defparam \my_regfile|data_readRegA[9]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~650 (
// Equation(s):
// \my_regfile|data_readRegA[9]~650_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[9]~649_combout  & ((\my_regfile|register[3].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|data_readRegA[9]~649_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~650 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[9]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N23
dffeas \my_regfile|register[2].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N21
dffeas \my_regfile|register[1].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~648 (
// Equation(s):
// \my_regfile|data_readRegA[9]~648_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[9].df|q~q  & ((\my_regfile|register[2].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d1|and2~combout )))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~648 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[9]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N31
dffeas \my_regfile|register[7].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N1
dffeas \my_regfile|register[8].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~652 (
// Equation(s):
// \my_regfile|data_readRegA[9]~652_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[9].df|q~q  & ((\my_regfile|register[8].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~652 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[9]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~653 (
// Equation(s):
// \my_regfile|data_readRegA[9]~653_combout  = (\my_regfile|data_readRegA[9]~651_combout  & (\my_regfile|data_readRegA[9]~650_combout  & (\my_regfile|data_readRegA[9]~648_combout  & \my_regfile|data_readRegA[9]~652_combout )))

	.dataa(\my_regfile|data_readRegA[9]~651_combout ),
	.datab(\my_regfile|data_readRegA[9]~650_combout ),
	.datac(\my_regfile|data_readRegA[9]~648_combout ),
	.datad(\my_regfile|data_readRegA[9]~652_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~653 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N3
dffeas \my_regfile|register[9].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N1
dffeas \my_regfile|register[10].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~654 (
// Equation(s):
// \my_regfile|data_readRegA[9]~654_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[9].df|q~q  & ((\my_regfile|register[10].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~654 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[9]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N25
dffeas \my_regfile|register[12].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N3
dffeas \my_regfile|register[11].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~655 (
// Equation(s):
// \my_regfile|data_readRegA[9]~655_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[9].df|q~q  & ((\my_regfile|register[11].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~655 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[9]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N15
dffeas \my_regfile|register[13].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N29
dffeas \my_regfile|register[14].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~656 (
// Equation(s):
// \my_regfile|data_readRegA[9]~656_combout  = (\my_regfile|register[13].df|dffe_array[9].df|q~q  & (((\my_regfile|register[14].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~656 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[9]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N23
dffeas \my_regfile|register[15].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N9
dffeas \my_regfile|register[16].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~160_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~657 (
// Equation(s):
// \my_regfile|data_readRegA[9]~657_combout  = (\my_regfile|register[15].df|dffe_array[9].df|q~q  & (((\my_regfile|register[16].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~657 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[9]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~658 (
// Equation(s):
// \my_regfile|data_readRegA[9]~658_combout  = (\my_regfile|data_readRegA[9]~654_combout  & (\my_regfile|data_readRegA[9]~655_combout  & (\my_regfile|data_readRegA[9]~656_combout  & \my_regfile|data_readRegA[9]~657_combout )))

	.dataa(\my_regfile|data_readRegA[9]~654_combout ),
	.datab(\my_regfile|data_readRegA[9]~655_combout ),
	.datac(\my_regfile|data_readRegA[9]~656_combout ),
	.datad(\my_regfile|data_readRegA[9]~657_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~658 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~669 (
// Equation(s):
// \my_regfile|data_readRegA[9]~669_combout  = (\my_regfile|data_readRegA[9]~668_combout  & (\my_regfile|data_readRegA[9]~663_combout  & (\my_regfile|data_readRegA[9]~653_combout  & \my_regfile|data_readRegA[9]~658_combout )))

	.dataa(\my_regfile|data_readRegA[9]~668_combout ),
	.datab(\my_regfile|data_readRegA[9]~663_combout ),
	.datac(\my_regfile|data_readRegA[9]~653_combout ),
	.datad(\my_regfile|data_readRegA[9]~658_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~669 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \my_processor|my_alu|Add1~20 (
// Equation(s):
// \my_processor|my_alu|Add1~20_combout  = (\my_regfile|data_readRegA[10]~691_combout  & ((GND) # (!\my_processor|my_alu|Add1~19 ))) # (!\my_regfile|data_readRegA[10]~691_combout  & (\my_processor|my_alu|Add1~19  $ (GND)))
// \my_processor|my_alu|Add1~21  = CARRY((\my_regfile|data_readRegA[10]~691_combout ) # (!\my_processor|my_alu|Add1~19 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[10]~691_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~19 ),
	.combout(\my_processor|my_alu|Add1~20_combout ),
	.cout(\my_processor|my_alu|Add1~21 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~20 .lut_mask = 16'h3CCF;
defparam \my_processor|my_alu|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \my_processor|my_alu|Add0~20 (
// Equation(s):
// \my_processor|my_alu|Add0~20_combout  = (\my_regfile|data_readRegA[10]~691_combout  & (\my_processor|my_alu|Add0~19  $ (GND))) # (!\my_regfile|data_readRegA[10]~691_combout  & (!\my_processor|my_alu|Add0~19  & VCC))
// \my_processor|my_alu|Add0~21  = CARRY((\my_regfile|data_readRegA[10]~691_combout  & !\my_processor|my_alu|Add0~19 ))

	.dataa(\my_regfile|data_readRegA[10]~691_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~19 ),
	.combout(\my_processor|my_alu|Add0~20_combout ),
	.cout(\my_processor|my_alu|Add0~21 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~20 .lut_mask = 16'hA50A;
defparam \my_processor|my_alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~60 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~57_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~59_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~57_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~60 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector21~0 (
// Equation(s):
// \my_processor|my_alu|Selector21~0_combout  = (\my_processor|my_alu|Selector22~4_combout  & (\my_processor|my_alu|Selector22~5_combout )) # (!\my_processor|my_alu|Selector22~4_combout  & ((\my_processor|my_alu|Selector22~5_combout  & 
// (\my_processor|my_alu|ShiftRight0~99_combout )) # (!\my_processor|my_alu|Selector22~5_combout  & ((\my_processor|my_alu|ShiftLeft0~47_combout )))))

	.dataa(\my_processor|my_alu|Selector22~4_combout ),
	.datab(\my_processor|my_alu|Selector22~5_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~99_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector21~0 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~70 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~70_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~67_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~69_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~69_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~70 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector21~1 (
// Equation(s):
// \my_processor|my_alu|Selector21~1_combout  = (\my_processor|my_alu|Selector22~3_combout  & (((\my_processor|my_alu|Selector21~0_combout )))) # (!\my_processor|my_alu|Selector22~3_combout  & ((\my_processor|my_alu|Selector21~0_combout  & 
// (\my_processor|my_alu|ShiftRight0~60_combout )) # (!\my_processor|my_alu|Selector21~0_combout  & ((\my_processor|my_alu|ShiftRight0~70_combout )))))

	.dataa(\my_processor|my_alu|ShiftRight0~60_combout ),
	.datab(\my_processor|my_alu|Selector22~3_combout ),
	.datac(\my_processor|my_alu|Selector21~0_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~70_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector21~1 .lut_mask = 16'hE3E0;
defparam \my_processor|my_alu|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector21~2 (
// Equation(s):
// \my_processor|my_alu|Selector21~2_combout  = (\my_processor|my_alu|Selector22~1_combout  & (!\my_processor|my_alu|Selector22~0_combout  & (\my_processor|my_alu|Add0~20_combout ))) # (!\my_processor|my_alu|Selector22~1_combout  & 
// ((\my_processor|my_alu|Selector22~0_combout ) # ((\my_processor|my_alu|Selector21~1_combout ))))

	.dataa(\my_processor|my_alu|Selector22~1_combout ),
	.datab(\my_processor|my_alu|Selector22~0_combout ),
	.datac(\my_processor|my_alu|Add0~20_combout ),
	.datad(\my_processor|my_alu|Selector21~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector21~2 .lut_mask = 16'h7564;
defparam \my_processor|my_alu|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector21 (
// Equation(s):
// \my_processor|my_alu|Selector21~combout  = (\my_processor|my_alu|Selector22~2_combout  & ((\my_processor|my_alu|Selector21~2_combout  & (\my_processor|my_alu|Add1~20_combout )) # (!\my_processor|my_alu|Selector21~2_combout  & 
// ((\my_regfile|data_readRegA[10]~691_combout ))))) # (!\my_processor|my_alu|Selector22~2_combout  & (((\my_processor|my_alu|Selector21~2_combout ))))

	.dataa(\my_processor|my_alu|Selector22~2_combout ),
	.datab(\my_processor|my_alu|Add1~20_combout ),
	.datac(\my_regfile|data_readRegA[10]~691_combout ),
	.datad(\my_processor|my_alu|Selector21~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector21~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector21 .lut_mask = 16'hDDA0;
defparam \my_processor|my_alu|Selector21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \my_processor|data_writeReg[10]~161 (
// Equation(s):
// \my_processor|data_writeReg[10]~161_combout  = (\my_processor|my_alu|Selector21~combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|cmp1|ad4~0_combout )))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|my_alu|Selector21~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~161 .lut_mask = 16'h5F00;
defparam \my_processor|data_writeReg[10]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N17
dffeas \my_regfile|register[21].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N11
dffeas \my_regfile|register[22].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~683 (
// Equation(s):
// \my_regfile|data_readRegA[10]~683_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[10].df|q~q  & ((\my_regfile|register[21].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~683_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~683 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[10]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N27
dffeas \my_regfile|register[18].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N25
dffeas \my_regfile|register[17].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~681 (
// Equation(s):
// \my_regfile|data_readRegA[10]~681_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[10].df|q~q  & ((\my_regfile|register[18].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[10].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~681_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~681 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[10]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N15
dffeas \my_regfile|register[19].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N13
dffeas \my_regfile|register[20].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~682 (
// Equation(s):
// \my_regfile|data_readRegA[10]~682_combout  = (\my_regfile|register[19].df|dffe_array[10].df|q~q  & (((\my_regfile|register[20].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # (!\my_regfile|register[19].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~682_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~682 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[10]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N27
dffeas \my_regfile|register[23].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N25
dffeas \my_regfile|register[24].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~684 (
// Equation(s):
// \my_regfile|data_readRegA[10]~684_combout  = (\my_regfile|register[23].df|dffe_array[10].df|q~q  & (((\my_regfile|register[24].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~684_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~684 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[10]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~685 (
// Equation(s):
// \my_regfile|data_readRegA[10]~685_combout  = (\my_regfile|data_readRegA[10]~683_combout  & (\my_regfile|data_readRegA[10]~681_combout  & (\my_regfile|data_readRegA[10]~682_combout  & \my_regfile|data_readRegA[10]~684_combout )))

	.dataa(\my_regfile|data_readRegA[10]~683_combout ),
	.datab(\my_regfile|data_readRegA[10]~681_combout ),
	.datac(\my_regfile|data_readRegA[10]~682_combout ),
	.datad(\my_regfile|data_readRegA[10]~684_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~685_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~685 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N7
dffeas \my_regfile|register[30].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N21
dffeas \my_regfile|register[31].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~689 (
// Equation(s):
// \my_regfile|data_readRegA[10]~689_combout  = (\my_regfile|register[30].df|dffe_array[10].df|q~q  & (((\my_regfile|register[31].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~689_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~689 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[10]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N11
dffeas \my_regfile|register[28].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N25
dffeas \my_regfile|register[27].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~687 (
// Equation(s):
// \my_regfile|data_readRegA[10]~687_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[10].df|q~q  & ((\my_regfile|register[28].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[10].df|q~q )) # (!\my_regfile|d0|d4|and4~combout )))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|d0|d4|and4~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[27].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~687_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~687 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[10]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N19
dffeas \my_regfile|register[25].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N3
dffeas \my_regfile|register[26].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~686 (
// Equation(s):
// \my_regfile|data_readRegA[10]~686_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[10].df|q~q  & ((\my_regfile|register[26].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[10].df|q~q )) # (!\my_regfile|d0|d4|and2~combout )))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~686_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~686 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[10]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N19
dffeas \my_regfile|register[29].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~688 (
// Equation(s):
// \my_regfile|data_readRegA[10]~688_combout  = (((\my_regfile|register[29].df|dffe_array[10].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|d0|d2|and5~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[10].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~688_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~688 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[10]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~690 (
// Equation(s):
// \my_regfile|data_readRegA[10]~690_combout  = (\my_regfile|data_readRegA[10]~689_combout  & (\my_regfile|data_readRegA[10]~687_combout  & (\my_regfile|data_readRegA[10]~686_combout  & \my_regfile|data_readRegA[10]~688_combout )))

	.dataa(\my_regfile|data_readRegA[10]~689_combout ),
	.datab(\my_regfile|data_readRegA[10]~687_combout ),
	.datac(\my_regfile|data_readRegA[10]~686_combout ),
	.datad(\my_regfile|data_readRegA[10]~688_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~690_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~690 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N17
dffeas \my_regfile|register[12].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N19
dffeas \my_regfile|register[11].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~677 (
// Equation(s):
// \my_regfile|data_readRegA[10]~677_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[10].df|q~q  & ((\my_regfile|register[11].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[10].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~677_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~677 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[10]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N15
dffeas \my_regfile|register[9].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N5
dffeas \my_regfile|register[10].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~676 (
// Equation(s):
// \my_regfile|data_readRegA[10]~676_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[10].df|q~q  & ((\my_regfile|register[10].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~676_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~676 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[10]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N7
dffeas \my_regfile|register[15].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N5
dffeas \my_regfile|register[16].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~679 (
// Equation(s):
// \my_regfile|data_readRegA[10]~679_combout  = (\my_regfile|register[15].df|dffe_array[10].df|q~q  & (((\my_regfile|register[16].df|dffe_array[10].df|q~q )) # (!\my_regfile|d0|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~679_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~679 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[10]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N23
dffeas \my_regfile|register[13].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N25
dffeas \my_regfile|register[14].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~678 (
// Equation(s):
// \my_regfile|data_readRegA[10]~678_combout  = (\my_regfile|register[13].df|dffe_array[10].df|q~q  & (((\my_regfile|register[14].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~678_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~678 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[10]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~680 (
// Equation(s):
// \my_regfile|data_readRegA[10]~680_combout  = (\my_regfile|data_readRegA[10]~677_combout  & (\my_regfile|data_readRegA[10]~676_combout  & (\my_regfile|data_readRegA[10]~679_combout  & \my_regfile|data_readRegA[10]~678_combout )))

	.dataa(\my_regfile|data_readRegA[10]~677_combout ),
	.datab(\my_regfile|data_readRegA[10]~676_combout ),
	.datac(\my_regfile|data_readRegA[10]~679_combout ),
	.datad(\my_regfile|data_readRegA[10]~678_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~680_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~680 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N15
dffeas \my_regfile|register[1].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N9
dffeas \my_regfile|register[2].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~670 (
// Equation(s):
// \my_regfile|data_readRegA[10]~670_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[10].df|q~q  & ((\my_regfile|register[1].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~670 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[10]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N7
dffeas \my_regfile|register[7].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N25
dffeas \my_regfile|register[8].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~674 (
// Equation(s):
// \my_regfile|data_readRegA[10]~674_combout  = (\my_regfile|register[7].df|dffe_array[10].df|q~q  & (((\my_regfile|register[8].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~674_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~674 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[10]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N29
dffeas \my_regfile|register[6].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
cycloneive_lcell_comb \my_regfile|register[5].df|dffe_array[10].df|q~feeder (
// Equation(s):
// \my_regfile|register[5].df|dffe_array[10].df|q~feeder_combout  = \my_processor|data_writeReg[10]~161_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[10]~161_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[5].df|dffe_array[10].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[10].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[5].df|dffe_array[10].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N3
dffeas \my_regfile|register[5].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].df|dffe_array[10].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~673 (
// Equation(s):
// \my_regfile|data_readRegA[10]~673_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[10].df|q~q  & ((\my_regfile|register[6].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|d0|d1|and6~combout ),
	.datad(\my_regfile|register[5].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~673_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~673 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[10]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N23
dffeas \my_regfile|register[3].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N31
dffeas \my_regfile|register[4].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~671 (
// Equation(s):
// \my_regfile|data_readRegA[10]~671_combout  = (\my_regfile|d1|d0|and0~1_combout ) # (((\my_regfile|register[4].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d1|d0|and0~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~671 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[10]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~672 (
// Equation(s):
// \my_regfile|data_readRegA[10]~672_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[10]~671_combout  & ((\my_regfile|register[3].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|register[3].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|d0|d1|and3~combout ),
	.datad(\my_regfile|data_readRegA[10]~671_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~672_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~672 .lut_mask = 16'h2300;
defparam \my_regfile|data_readRegA[10]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~675 (
// Equation(s):
// \my_regfile|data_readRegA[10]~675_combout  = (\my_regfile|data_readRegA[10]~670_combout  & (\my_regfile|data_readRegA[10]~674_combout  & (\my_regfile|data_readRegA[10]~673_combout  & \my_regfile|data_readRegA[10]~672_combout )))

	.dataa(\my_regfile|data_readRegA[10]~670_combout ),
	.datab(\my_regfile|data_readRegA[10]~674_combout ),
	.datac(\my_regfile|data_readRegA[10]~673_combout ),
	.datad(\my_regfile|data_readRegA[10]~672_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~675_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~675 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~691 (
// Equation(s):
// \my_regfile|data_readRegA[10]~691_combout  = (\my_regfile|data_readRegA[10]~685_combout  & (\my_regfile|data_readRegA[10]~690_combout  & (\my_regfile|data_readRegA[10]~680_combout  & \my_regfile|data_readRegA[10]~675_combout )))

	.dataa(\my_regfile|data_readRegA[10]~685_combout ),
	.datab(\my_regfile|data_readRegA[10]~690_combout ),
	.datac(\my_regfile|data_readRegA[10]~680_combout ),
	.datad(\my_regfile|data_readRegA[10]~675_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~691_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~691 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \my_processor|my_alu|Add1~22 (
// Equation(s):
// \my_processor|my_alu|Add1~22_combout  = (\my_regfile|data_readRegA[11]~647_combout  & (\my_processor|my_alu|Add1~21  & VCC)) # (!\my_regfile|data_readRegA[11]~647_combout  & (!\my_processor|my_alu|Add1~21 ))
// \my_processor|my_alu|Add1~23  = CARRY((!\my_regfile|data_readRegA[11]~647_combout  & !\my_processor|my_alu|Add1~21 ))

	.dataa(\my_regfile|data_readRegA[11]~647_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~21 ),
	.combout(\my_processor|my_alu|Add1~22_combout ),
	.cout(\my_processor|my_alu|Add1~23 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~22 .lut_mask = 16'hA505;
defparam \my_processor|my_alu|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \my_processor|my_alu|Add0~22 (
// Equation(s):
// \my_processor|my_alu|Add0~22_combout  = (\my_regfile|data_readRegA[11]~647_combout  & (!\my_processor|my_alu|Add0~21 )) # (!\my_regfile|data_readRegA[11]~647_combout  & ((\my_processor|my_alu|Add0~21 ) # (GND)))
// \my_processor|my_alu|Add0~23  = CARRY((!\my_processor|my_alu|Add0~21 ) # (!\my_regfile|data_readRegA[11]~647_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[11]~647_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~21 ),
	.combout(\my_processor|my_alu|Add0~22_combout ),
	.cout(\my_processor|my_alu|Add0~23 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~22 .lut_mask = 16'h3C3F;
defparam \my_processor|my_alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~76 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~74_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~75_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~74_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~75_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~76 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~81 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~79_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~80_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftRight0~80_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~79_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~81 .lut_mask = 16'hE4E4;
defparam \my_processor|my_alu|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector20~0 (
// Equation(s):
// \my_processor|my_alu|Selector20~0_combout  = (\my_processor|my_alu|Selector22~5_combout  & ((\my_processor|my_alu|Selector22~4_combout ) # ((\my_processor|my_alu|ShiftRight0~106_combout )))) # (!\my_processor|my_alu|Selector22~5_combout  & 
// (!\my_processor|my_alu|Selector22~4_combout  & (\my_processor|my_alu|ShiftLeft0~51_combout )))

	.dataa(\my_processor|my_alu|Selector22~5_combout ),
	.datab(\my_processor|my_alu|Selector22~4_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~51_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~106_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector20~0 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector20~1 (
// Equation(s):
// \my_processor|my_alu|Selector20~1_combout  = (\my_processor|my_alu|Selector22~3_combout  & (((\my_processor|my_alu|Selector20~0_combout )))) # (!\my_processor|my_alu|Selector22~3_combout  & ((\my_processor|my_alu|Selector20~0_combout  & 
// (\my_processor|my_alu|ShiftRight0~76_combout )) # (!\my_processor|my_alu|Selector20~0_combout  & ((\my_processor|my_alu|ShiftRight0~81_combout )))))

	.dataa(\my_processor|my_alu|Selector22~3_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~76_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~81_combout ),
	.datad(\my_processor|my_alu|Selector20~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector20~1 .lut_mask = 16'hEE50;
defparam \my_processor|my_alu|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector20~2 (
// Equation(s):
// \my_processor|my_alu|Selector20~2_combout  = (\my_processor|my_alu|Selector22~0_combout  & (((!\my_processor|my_alu|Selector22~1_combout )))) # (!\my_processor|my_alu|Selector22~0_combout  & ((\my_processor|my_alu|Selector22~1_combout  & 
// (\my_processor|my_alu|Add0~22_combout )) # (!\my_processor|my_alu|Selector22~1_combout  & ((\my_processor|my_alu|Selector20~1_combout )))))

	.dataa(\my_processor|my_alu|Selector22~0_combout ),
	.datab(\my_processor|my_alu|Add0~22_combout ),
	.datac(\my_processor|my_alu|Selector22~1_combout ),
	.datad(\my_processor|my_alu|Selector20~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector20~2 .lut_mask = 16'h4F4A;
defparam \my_processor|my_alu|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector20 (
// Equation(s):
// \my_processor|my_alu|Selector20~combout  = (\my_processor|my_alu|Selector22~2_combout  & ((\my_processor|my_alu|Selector20~2_combout  & ((\my_processor|my_alu|Add1~22_combout ))) # (!\my_processor|my_alu|Selector20~2_combout  & 
// (\my_regfile|data_readRegA[11]~647_combout )))) # (!\my_processor|my_alu|Selector22~2_combout  & (((\my_processor|my_alu|Selector20~2_combout ))))

	.dataa(\my_regfile|data_readRegA[11]~647_combout ),
	.datab(\my_processor|my_alu|Add1~22_combout ),
	.datac(\my_processor|my_alu|Selector22~2_combout ),
	.datad(\my_processor|my_alu|Selector20~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector20~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector20 .lut_mask = 16'hCFA0;
defparam \my_processor|my_alu|Selector20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \my_processor|data_writeReg[11]~162 (
// Equation(s):
// \my_processor|data_writeReg[11]~162_combout  = (\my_processor|my_alu|Selector20~combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|cmp1|ad4~0_combout )))

	.dataa(gnd),
	.datab(\my_processor|cmp1|ad4~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|my_alu|Selector20~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~162 .lut_mask = 16'h3F00;
defparam \my_processor|data_writeReg[11]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N7
dffeas \my_regfile|register[18].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N13
dffeas \my_regfile|register[17].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~637 (
// Equation(s):
// \my_regfile|data_readRegA[11]~637_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[11].df|q~q  & ((\my_regfile|register[18].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~637 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[11]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N7
dffeas \my_regfile|register[21].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N21
dffeas \my_regfile|register[22].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~639 (
// Equation(s):
// \my_regfile|data_readRegA[11]~639_combout  = (\my_regfile|register[21].df|dffe_array[11].df|q~q  & (((\my_regfile|register[22].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~639 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[11]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N21
dffeas \my_regfile|register[23].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N31
dffeas \my_regfile|register[24].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~640 (
// Equation(s):
// \my_regfile|data_readRegA[11]~640_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[11].df|q~q  & ((\my_regfile|register[23].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~640 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[11]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N19
dffeas \my_regfile|register[19].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N1
dffeas \my_regfile|register[20].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~638 (
// Equation(s):
// \my_regfile|data_readRegA[11]~638_combout  = (\my_regfile|register[19].df|dffe_array[11].df|q~q  & (((\my_regfile|register[20].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # (!\my_regfile|register[19].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~638 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[11]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~641 (
// Equation(s):
// \my_regfile|data_readRegA[11]~641_combout  = (\my_regfile|data_readRegA[11]~637_combout  & (\my_regfile|data_readRegA[11]~639_combout  & (\my_regfile|data_readRegA[11]~640_combout  & \my_regfile|data_readRegA[11]~638_combout )))

	.dataa(\my_regfile|data_readRegA[11]~637_combout ),
	.datab(\my_regfile|data_readRegA[11]~639_combout ),
	.datac(\my_regfile|data_readRegA[11]~640_combout ),
	.datad(\my_regfile|data_readRegA[11]~638_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~641 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N25
dffeas \my_regfile|register[5].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N11
dffeas \my_regfile|register[6].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~629 (
// Equation(s):
// \my_regfile|data_readRegA[11]~629_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[11].df|q~q  & ((\my_regfile|register[5].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~629 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[11]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N5
dffeas \my_regfile|register[2].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N23
dffeas \my_regfile|register[1].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~626 (
// Equation(s):
// \my_regfile|data_readRegA[11]~626_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[11].df|q~q  & ((\my_regfile|register[1].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~626 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[11]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N11
dffeas \my_regfile|register[3].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N13
dffeas \my_regfile|register[4].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~627 (
// Equation(s):
// \my_regfile|data_readRegA[11]~627_combout  = (\my_regfile|d1|d0|and0~1_combout ) # (((\my_regfile|register[4].df|dffe_array[11].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout ))

	.dataa(\my_regfile|d1|d0|and0~1_combout ),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[11].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~627 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[11]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~628 (
// Equation(s):
// \my_regfile|data_readRegA[11]~628_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[11]~627_combout  & ((\my_regfile|register[3].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|data_readRegA[11]~627_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~628 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[11]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N3
dffeas \my_regfile|register[7].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N29
dffeas \my_regfile|register[8].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~630 (
// Equation(s):
// \my_regfile|data_readRegA[11]~630_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[11].df|q~q  & ((\my_regfile|register[8].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~630 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[11]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~631 (
// Equation(s):
// \my_regfile|data_readRegA[11]~631_combout  = (\my_regfile|data_readRegA[11]~629_combout  & (\my_regfile|data_readRegA[11]~626_combout  & (\my_regfile|data_readRegA[11]~628_combout  & \my_regfile|data_readRegA[11]~630_combout )))

	.dataa(\my_regfile|data_readRegA[11]~629_combout ),
	.datab(\my_regfile|data_readRegA[11]~626_combout ),
	.datac(\my_regfile|data_readRegA[11]~628_combout ),
	.datad(\my_regfile|data_readRegA[11]~630_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~631 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N13
dffeas \my_regfile|register[11].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N27
dffeas \my_regfile|register[12].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~633 (
// Equation(s):
// \my_regfile|data_readRegA[11]~633_combout  = (\my_regfile|register[11].df|dffe_array[11].df|q~q  & (((\my_regfile|register[12].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d2|and4~combout ))) # (!\my_regfile|register[11].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~633 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[11]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N31
dffeas \my_regfile|register[15].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N1
dffeas \my_regfile|register[16].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~635 (
// Equation(s):
// \my_regfile|data_readRegA[11]~635_combout  = (\my_regfile|register[15].df|dffe_array[11].df|q~q  & (((\my_regfile|register[16].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~635 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[11]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N11
dffeas \my_regfile|register[9].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N21
dffeas \my_regfile|register[10].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~632 (
// Equation(s):
// \my_regfile|data_readRegA[11]~632_combout  = (\my_regfile|register[9].df|dffe_array[11].df|q~q  & (((\my_regfile|register[10].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d2|and2~combout ))) # (!\my_regfile|register[9].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~632 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[11]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N15
dffeas \my_regfile|register[13].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N17
dffeas \my_regfile|register[14].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~634 (
// Equation(s):
// \my_regfile|data_readRegA[11]~634_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[11].df|q~q  & ((\my_regfile|register[13].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~634 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[11]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~636 (
// Equation(s):
// \my_regfile|data_readRegA[11]~636_combout  = (\my_regfile|data_readRegA[11]~633_combout  & (\my_regfile|data_readRegA[11]~635_combout  & (\my_regfile|data_readRegA[11]~632_combout  & \my_regfile|data_readRegA[11]~634_combout )))

	.dataa(\my_regfile|data_readRegA[11]~633_combout ),
	.datab(\my_regfile|data_readRegA[11]~635_combout ),
	.datac(\my_regfile|data_readRegA[11]~632_combout ),
	.datad(\my_regfile|data_readRegA[11]~634_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~636 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[11].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[11].df|q~feeder_combout  = \my_processor|data_writeReg[11]~162_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[11]~162_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[11].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[11].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[29].df|dffe_array[11].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N27
dffeas \my_regfile|register[29].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[11].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N5
dffeas \my_regfile|register[31].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N11
dffeas \my_regfile|register[30].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~645 (
// Equation(s):
// \my_regfile|data_readRegA[11]~645_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[11].df|q~q  & ((\my_regfile|register[30].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~645 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[11]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N29
dffeas \my_regfile|register[27].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N1
dffeas \my_regfile|register[28].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~643 (
// Equation(s):
// \my_regfile|data_readRegA[11]~643_combout  = (((\my_regfile|register[28].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and2~2_combout ),
	.datac(\my_regfile|d0|d1|and0~4_combout ),
	.datad(\my_regfile|register[28].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~643 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[11]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N5
dffeas \my_regfile|register[26].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N23
dffeas \my_regfile|register[25].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~642 (
// Equation(s):
// \my_regfile|data_readRegA[11]~642_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[11].df|q~q  & ((\my_regfile|register[26].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~642 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[11]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~644 (
// Equation(s):
// \my_regfile|data_readRegA[11]~644_combout  = (\my_regfile|data_readRegA[11]~643_combout  & (\my_regfile|data_readRegA[11]~642_combout  & ((\my_regfile|register[27].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|data_readRegA[11]~643_combout ),
	.datad(\my_regfile|data_readRegA[11]~642_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~644 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[11]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~646 (
// Equation(s):
// \my_regfile|data_readRegA[11]~646_combout  = (\my_regfile|data_readRegA[11]~645_combout  & (\my_regfile|data_readRegA[11]~644_combout  & ((\my_regfile|register[29].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|d0|d4|and5~combout ),
	.datab(\my_regfile|register[29].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|data_readRegA[11]~645_combout ),
	.datad(\my_regfile|data_readRegA[11]~644_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~646 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[11]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~647 (
// Equation(s):
// \my_regfile|data_readRegA[11]~647_combout  = (\my_regfile|data_readRegA[11]~641_combout  & (\my_regfile|data_readRegA[11]~631_combout  & (\my_regfile|data_readRegA[11]~636_combout  & \my_regfile|data_readRegA[11]~646_combout )))

	.dataa(\my_regfile|data_readRegA[11]~641_combout ),
	.datab(\my_regfile|data_readRegA[11]~631_combout ),
	.datac(\my_regfile|data_readRegA[11]~636_combout ),
	.datad(\my_regfile|data_readRegA[11]~646_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~647 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \my_processor|my_alu|Add0~24 (
// Equation(s):
// \my_processor|my_alu|Add0~24_combout  = (\my_regfile|data_readRegA[12]~625_combout  & (\my_processor|my_alu|Add0~23  $ (GND))) # (!\my_regfile|data_readRegA[12]~625_combout  & (!\my_processor|my_alu|Add0~23  & VCC))
// \my_processor|my_alu|Add0~25  = CARRY((\my_regfile|data_readRegA[12]~625_combout  & !\my_processor|my_alu|Add0~23 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[12]~625_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~23 ),
	.combout(\my_processor|my_alu|Add0~24_combout ),
	.cout(\my_processor|my_alu|Add0~25 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~24 .lut_mask = 16'hC30C;
defparam \my_processor|my_alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \my_processor|my_alu|Add0~26 (
// Equation(s):
// \my_processor|my_alu|Add0~26_combout  = (\my_regfile|data_readRegA[13]~582_combout  & (!\my_processor|my_alu|Add0~25 )) # (!\my_regfile|data_readRegA[13]~582_combout  & ((\my_processor|my_alu|Add0~25 ) # (GND)))
// \my_processor|my_alu|Add0~27  = CARRY((!\my_processor|my_alu|Add0~25 ) # (!\my_regfile|data_readRegA[13]~582_combout ))

	.dataa(\my_regfile|data_readRegA[13]~582_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~25 ),
	.combout(\my_processor|my_alu|Add0~26_combout ),
	.cout(\my_processor|my_alu|Add0~27 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~26 .lut_mask = 16'h5A5F;
defparam \my_processor|my_alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \my_processor|my_alu|Add0~28 (
// Equation(s):
// \my_processor|my_alu|Add0~28_combout  = (\my_regfile|data_readRegA[14]~604_combout  & (\my_processor|my_alu|Add0~27  $ (GND))) # (!\my_regfile|data_readRegA[14]~604_combout  & (!\my_processor|my_alu|Add0~27  & VCC))
// \my_processor|my_alu|Add0~29  = CARRY((\my_regfile|data_readRegA[14]~604_combout  & !\my_processor|my_alu|Add0~27 ))

	.dataa(\my_regfile|data_readRegA[14]~604_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~27 ),
	.combout(\my_processor|my_alu|Add0~28_combout ),
	.cout(\my_processor|my_alu|Add0~29 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~28 .lut_mask = 16'hA50A;
defparam \my_processor|my_alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \my_processor|my_alu|Add0~30 (
// Equation(s):
// \my_processor|my_alu|Add0~30_combout  = (\my_regfile|data_readRegA[15]~560_combout  & (!\my_processor|my_alu|Add0~29 )) # (!\my_regfile|data_readRegA[15]~560_combout  & ((\my_processor|my_alu|Add0~29 ) # (GND)))
// \my_processor|my_alu|Add0~31  = CARRY((!\my_processor|my_alu|Add0~29 ) # (!\my_regfile|data_readRegA[15]~560_combout ))

	.dataa(\my_regfile|data_readRegA[15]~560_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~29 ),
	.combout(\my_processor|my_alu|Add0~30_combout ),
	.cout(\my_processor|my_alu|Add0~31 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~30 .lut_mask = 16'h5A5F;
defparam \my_processor|my_alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \my_processor|my_alu|Add0~32 (
// Equation(s):
// \my_processor|my_alu|Add0~32_combout  = (\my_regfile|data_readRegA[16]~539_combout  & (\my_processor|my_alu|Add0~31  $ (GND))) # (!\my_regfile|data_readRegA[16]~539_combout  & (!\my_processor|my_alu|Add0~31  & VCC))
// \my_processor|my_alu|Add0~33  = CARRY((\my_regfile|data_readRegA[16]~539_combout  & !\my_processor|my_alu|Add0~31 ))

	.dataa(\my_regfile|data_readRegA[16]~539_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~31 ),
	.combout(\my_processor|my_alu|Add0~32_combout ),
	.cout(\my_processor|my_alu|Add0~33 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~32 .lut_mask = 16'hA50A;
defparam \my_processor|my_alu|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneive_lcell_comb \my_processor|data_writeReg[16]~58 (
// Equation(s):
// \my_processor|data_writeReg[16]~58_combout  = (\my_processor|data_writeReg[16]~56_combout  & ((\my_processor|data_writeReg[16]~57_combout  & (\my_regfile|data_readRegA[16]~539_combout )) # (!\my_processor|data_writeReg[16]~57_combout  & 
// ((\my_processor|my_alu|Add1~32_combout ))))) # (!\my_processor|data_writeReg[16]~56_combout  & (((!\my_processor|data_writeReg[16]~57_combout ))))

	.dataa(\my_regfile|data_readRegA[16]~539_combout ),
	.datab(\my_processor|data_writeReg[16]~56_combout ),
	.datac(\my_processor|data_writeReg[16]~57_combout ),
	.datad(\my_processor|my_alu|Add1~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~58 .lut_mask = 16'h8F83;
defparam \my_processor|data_writeReg[16]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~71 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~71_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_processor|my_alu|ShiftLeft0~4_combout  & \my_regfile|data_readRegA[0]~41_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|my_alu|ShiftLeft0~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[0]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~71 .lut_mask = 16'h1100;
defparam \my_processor|my_alu|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \my_processor|data_writeReg[16]~54 (
// Equation(s):
// \my_processor|data_writeReg[16]~54_combout  = (\my_processor|data_writeReg[16]~53_combout  & ((\my_processor|data_writeReg[16]~52_combout ) # ((\my_processor|my_alu|ShiftLeft0~35_combout )))) # (!\my_processor|data_writeReg[16]~53_combout  & 
// (!\my_processor|data_writeReg[16]~52_combout  & (\my_processor|my_alu|ShiftLeft0~75_combout )))

	.dataa(\my_processor|data_writeReg[16]~53_combout ),
	.datab(\my_processor|data_writeReg[16]~52_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~75_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~54 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[16]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~16 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~12_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~15_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|my_alu|ShiftRight0~15_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~16 .lut_mask = 16'hA808;
defparam \my_processor|my_alu|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~24 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~24_combout  = (\my_processor|my_alu|ShiftRight0~16_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftRight0~23_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftRight0~23_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~24 .lut_mask = 16'hFF30;
defparam \my_processor|my_alu|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \my_processor|data_writeReg[16]~55 (
// Equation(s):
// \my_processor|data_writeReg[16]~55_combout  = (\my_processor|data_writeReg[16]~52_combout  & ((\my_processor|data_writeReg[16]~54_combout  & ((\my_processor|my_alu|ShiftRight0~24_combout ))) # (!\my_processor|data_writeReg[16]~54_combout  & 
// (\my_processor|my_alu|ShiftLeft0~71_combout )))) # (!\my_processor|data_writeReg[16]~52_combout  & (((\my_processor|data_writeReg[16]~54_combout ))))

	.dataa(\my_processor|data_writeReg[16]~52_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~71_combout ),
	.datac(\my_processor|data_writeReg[16]~54_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~55 .lut_mask = 16'hF858;
defparam \my_processor|data_writeReg[16]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneive_lcell_comb \my_processor|data_writeReg[16]~59 (
// Equation(s):
// \my_processor|data_writeReg[16]~59_combout  = (\my_processor|alu_opcode[2]~8_combout  & (((\my_processor|data_writeReg[16]~58_combout )))) # (!\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|data_writeReg[16]~58_combout  & 
// ((\my_processor|data_writeReg[16]~55_combout ))) # (!\my_processor|data_writeReg[16]~58_combout  & (\my_regfile|data_readRegA[31]~214_combout ))))

	.dataa(\my_processor|alu_opcode[2]~8_combout ),
	.datab(\my_regfile|data_readRegA[31]~214_combout ),
	.datac(\my_processor|data_writeReg[16]~58_combout ),
	.datad(\my_processor|data_writeReg[16]~55_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~59 .lut_mask = 16'hF4A4;
defparam \my_processor|data_writeReg[16]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneive_lcell_comb \my_processor|data_writeReg[16]~60 (
// Equation(s):
// \my_processor|data_writeReg[16]~60_combout  = (\my_processor|data_writeReg[16]~27_combout  & ((\my_processor|my_alu|Selector29~16_combout  & (\my_processor|my_alu|Add0~32_combout )) # (!\my_processor|my_alu|Selector29~16_combout  & 
// ((\my_processor|data_writeReg[16]~59_combout )))))

	.dataa(\my_processor|my_alu|Selector29~16_combout ),
	.datab(\my_processor|data_writeReg[16]~27_combout ),
	.datac(\my_processor|my_alu|Add0~32_combout ),
	.datad(\my_processor|data_writeReg[16]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~60 .lut_mask = 16'hC480;
defparam \my_processor|data_writeReg[16]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N29
dffeas \my_regfile|register[2].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N3
dffeas \my_regfile|register[1].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~518 (
// Equation(s):
// \my_regfile|data_readRegA[16]~518_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[16].df|q~q  & ((\my_regfile|register[2].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d1|and2~combout )))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~518 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[16]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \my_regfile|register[5].df|dffe_array[16].df|q~feeder (
// Equation(s):
// \my_regfile|register[5].df|dffe_array[16].df|q~feeder_combout  = \my_processor|data_writeReg[16]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[16]~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[5].df|dffe_array[16].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[16].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[5].df|dffe_array[16].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N27
dffeas \my_regfile|register[5].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].df|dffe_array[16].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N1
dffeas \my_regfile|register[6].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~521 (
// Equation(s):
// \my_regfile|data_readRegA[16]~521_combout  = (\my_regfile|register[5].df|dffe_array[16].df|q~q  & ((\my_regfile|register[6].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d0|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|register[6].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|d0|d1|and5~combout ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~521 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[16]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N25
dffeas \my_regfile|register[3].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N1
dffeas \my_regfile|register[4].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~519 (
// Equation(s):
// \my_regfile|data_readRegA[16]~519_combout  = (\my_regfile|d1|d0|and0~1_combout ) # ((\my_regfile|register[4].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d0|d1|and0~4_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\my_regfile|d1|d0|and0~1_combout ),
	.datab(\my_regfile|register[4].df|dffe_array[16].df|q~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~519 .lut_mask = 16'hEFFF;
defparam \my_regfile|data_readRegA[16]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~520 (
// Equation(s):
// \my_regfile|data_readRegA[16]~520_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[16]~519_combout  & ((\my_regfile|register[3].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|data_readRegA[16]~519_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~520 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[16]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N27
dffeas \my_regfile|register[7].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N29
dffeas \my_regfile|register[8].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~522 (
// Equation(s):
// \my_regfile|data_readRegA[16]~522_combout  = (\my_regfile|register[7].df|dffe_array[16].df|q~q  & ((\my_regfile|register[8].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d0|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|register[8].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|d0|d1|and7~combout ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~522 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[16]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~523 (
// Equation(s):
// \my_regfile|data_readRegA[16]~523_combout  = (\my_regfile|data_readRegA[16]~518_combout  & (\my_regfile|data_readRegA[16]~521_combout  & (\my_regfile|data_readRegA[16]~520_combout  & \my_regfile|data_readRegA[16]~522_combout )))

	.dataa(\my_regfile|data_readRegA[16]~518_combout ),
	.datab(\my_regfile|data_readRegA[16]~521_combout ),
	.datac(\my_regfile|data_readRegA[16]~520_combout ),
	.datad(\my_regfile|data_readRegA[16]~522_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~523 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N23
dffeas \my_regfile|register[13].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N9
dffeas \my_regfile|register[14].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~526 (
// Equation(s):
// \my_regfile|data_readRegA[16]~526_combout  = (\my_regfile|register[13].df|dffe_array[16].df|q~q  & (((\my_regfile|register[14].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~526 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[16]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N1
dffeas \my_regfile|register[15].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N27
dffeas \my_regfile|register[16].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~527 (
// Equation(s):
// \my_regfile|data_readRegA[16]~527_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[16].df|q~q  & ((\my_regfile|register[15].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~527 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[16]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N25
dffeas \my_regfile|register[11].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N3
dffeas \my_regfile|register[12].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~525 (
// Equation(s):
// \my_regfile|data_readRegA[16]~525_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[16].df|q~q  & ((\my_regfile|register[11].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~525 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[16]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N27
dffeas \my_regfile|register[9].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N9
dffeas \my_regfile|register[10].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~524 (
// Equation(s):
// \my_regfile|data_readRegA[16]~524_combout  = (\my_regfile|register[9].df|dffe_array[16].df|q~q  & (((\my_regfile|register[10].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~524 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[16]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~528 (
// Equation(s):
// \my_regfile|data_readRegA[16]~528_combout  = (\my_regfile|data_readRegA[16]~526_combout  & (\my_regfile|data_readRegA[16]~527_combout  & (\my_regfile|data_readRegA[16]~525_combout  & \my_regfile|data_readRegA[16]~524_combout )))

	.dataa(\my_regfile|data_readRegA[16]~526_combout ),
	.datab(\my_regfile|data_readRegA[16]~527_combout ),
	.datac(\my_regfile|data_readRegA[16]~525_combout ),
	.datad(\my_regfile|data_readRegA[16]~524_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~528 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N5
dffeas \my_regfile|register[17].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N3
dffeas \my_regfile|register[18].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~529 (
// Equation(s):
// \my_regfile|data_readRegA[16]~529_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[16].df|q~q  & ((\my_regfile|register[17].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d0|d3|and1~combout ))))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~529 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[16]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N19
dffeas \my_regfile|register[23].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N25
dffeas \my_regfile|register[24].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~532 (
// Equation(s):
// \my_regfile|data_readRegA[16]~532_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[16].df|q~q  & ((\my_regfile|register[23].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~532 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[16]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N23
dffeas \my_regfile|register[21].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N5
dffeas \my_regfile|register[22].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~531 (
// Equation(s):
// \my_regfile|data_readRegA[16]~531_combout  = (\my_regfile|register[21].df|dffe_array[16].df|q~q  & (((\my_regfile|register[22].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~531 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[16]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N11
dffeas \my_regfile|register[19].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N5
dffeas \my_regfile|register[20].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~530 (
// Equation(s):
// \my_regfile|data_readRegA[16]~530_combout  = (\my_regfile|register[19].df|dffe_array[16].df|q~q  & (((\my_regfile|register[20].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~530 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[16]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~533 (
// Equation(s):
// \my_regfile|data_readRegA[16]~533_combout  = (\my_regfile|data_readRegA[16]~529_combout  & (\my_regfile|data_readRegA[16]~532_combout  & (\my_regfile|data_readRegA[16]~531_combout  & \my_regfile|data_readRegA[16]~530_combout )))

	.dataa(\my_regfile|data_readRegA[16]~529_combout ),
	.datab(\my_regfile|data_readRegA[16]~532_combout ),
	.datac(\my_regfile|data_readRegA[16]~531_combout ),
	.datad(\my_regfile|data_readRegA[16]~530_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~533 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N19
dffeas \my_regfile|register[30].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N1
dffeas \my_regfile|register[31].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~537 (
// Equation(s):
// \my_regfile|data_readRegA[16]~537_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[16].df|q~q  & ((\my_regfile|register[30].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~537 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[16]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N31
dffeas \my_regfile|register[29].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N13
dffeas \my_regfile|register[27].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N5
dffeas \my_regfile|register[28].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~535 (
// Equation(s):
// \my_regfile|data_readRegA[16]~535_combout  = ((\my_regfile|register[28].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d0|d1|and0~4_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))) # (!\my_regfile|d0|d0|and2~2_combout )

	.dataa(\my_regfile|d0|d0|and2~2_combout ),
	.datab(\my_regfile|register[28].df|dffe_array[16].df|q~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~535 .lut_mask = 16'hDFFF;
defparam \my_regfile|data_readRegA[16]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N27
dffeas \my_regfile|register[26].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N29
dffeas \my_regfile|register[25].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~534 (
// Equation(s):
// \my_regfile|data_readRegA[16]~534_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[16].df|q~q  & ((\my_regfile|register[26].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d4|and2~combout )))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~534 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[16]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~536 (
// Equation(s):
// \my_regfile|data_readRegA[16]~536_combout  = (\my_regfile|data_readRegA[16]~535_combout  & (\my_regfile|data_readRegA[16]~534_combout  & ((\my_regfile|register[27].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|data_readRegA[16]~535_combout ),
	.datad(\my_regfile|data_readRegA[16]~534_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~536 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[16]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~538 (
// Equation(s):
// \my_regfile|data_readRegA[16]~538_combout  = (\my_regfile|data_readRegA[16]~537_combout  & (\my_regfile|data_readRegA[16]~536_combout  & ((\my_regfile|register[29].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|d0|d4|and5~combout ),
	.datab(\my_regfile|data_readRegA[16]~537_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|data_readRegA[16]~536_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~538 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[16]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~539 (
// Equation(s):
// \my_regfile|data_readRegA[16]~539_combout  = (\my_regfile|data_readRegA[16]~523_combout  & (\my_regfile|data_readRegA[16]~528_combout  & (\my_regfile|data_readRegA[16]~533_combout  & \my_regfile|data_readRegA[16]~538_combout )))

	.dataa(\my_regfile|data_readRegA[16]~523_combout ),
	.datab(\my_regfile|data_readRegA[16]~528_combout ),
	.datac(\my_regfile|data_readRegA[16]~533_combout ),
	.datad(\my_regfile|data_readRegA[16]~538_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~539 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \my_processor|my_alu|Add0~34 (
// Equation(s):
// \my_processor|my_alu|Add0~34_combout  = (\my_regfile|data_readRegA[17]~495_combout  & (!\my_processor|my_alu|Add0~33 )) # (!\my_regfile|data_readRegA[17]~495_combout  & ((\my_processor|my_alu|Add0~33 ) # (GND)))
// \my_processor|my_alu|Add0~35  = CARRY((!\my_processor|my_alu|Add0~33 ) # (!\my_regfile|data_readRegA[17]~495_combout ))

	.dataa(\my_regfile|data_readRegA[17]~495_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~33 ),
	.combout(\my_processor|my_alu|Add0~34_combout ),
	.cout(\my_processor|my_alu|Add0~35 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~34 .lut_mask = 16'h5A5F;
defparam \my_processor|my_alu|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~115 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~115_combout  = (\my_processor|my_alu|ShiftLeft0~7_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\my_processor|my_alu|ShiftLeft0~7_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~115 .lut_mask = 16'h0002;
defparam \my_processor|my_alu|ShiftLeft0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \my_processor|data_writeReg[17]~61 (
// Equation(s):
// \my_processor|data_writeReg[17]~61_combout  = (\my_processor|data_writeReg[16]~53_combout  & (\my_processor|data_writeReg[16]~52_combout )) # (!\my_processor|data_writeReg[16]~53_combout  & ((\my_processor|data_writeReg[16]~52_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~115_combout ))) # (!\my_processor|data_writeReg[16]~52_combout  & (\my_processor|my_alu|ShiftLeft0~79_combout ))))

	.dataa(\my_processor|data_writeReg[16]~53_combout ),
	.datab(\my_processor|data_writeReg[16]~52_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~79_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~115_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~61 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[17]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~103 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~103_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftRight0~36_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_processor|my_alu|ShiftRight0~41_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftRight0~41_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~103 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
cycloneive_lcell_comb \my_processor|data_writeReg[17]~62 (
// Equation(s):
// \my_processor|data_writeReg[17]~62_combout  = (\my_processor|data_writeReg[16]~53_combout  & ((\my_processor|data_writeReg[17]~61_combout  & ((\my_processor|my_alu|ShiftRight0~103_combout ))) # (!\my_processor|data_writeReg[17]~61_combout  & 
// (\my_processor|my_alu|ShiftLeft0~41_combout )))) # (!\my_processor|data_writeReg[16]~53_combout  & (((\my_processor|data_writeReg[17]~61_combout ))))

	.dataa(\my_processor|data_writeReg[16]~53_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~41_combout ),
	.datac(\my_processor|data_writeReg[17]~61_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~103_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~62 .lut_mask = 16'hF858;
defparam \my_processor|data_writeReg[17]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
cycloneive_lcell_comb \my_processor|data_writeReg[17]~63 (
// Equation(s):
// \my_processor|data_writeReg[17]~63_combout  = (\my_processor|data_writeReg[16]~57_combout  & (\my_regfile|data_readRegA[17]~495_combout  & (\my_processor|data_writeReg[16]~56_combout ))) # (!\my_processor|data_writeReg[16]~57_combout  & 
// (((\my_processor|my_alu|Add1~34_combout ) # (!\my_processor|data_writeReg[16]~56_combout ))))

	.dataa(\my_regfile|data_readRegA[17]~495_combout ),
	.datab(\my_processor|data_writeReg[16]~57_combout ),
	.datac(\my_processor|data_writeReg[16]~56_combout ),
	.datad(\my_processor|my_alu|Add1~34_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~63 .lut_mask = 16'hB383;
defparam \my_processor|data_writeReg[17]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
cycloneive_lcell_comb \my_processor|data_writeReg[17]~64 (
// Equation(s):
// \my_processor|data_writeReg[17]~64_combout  = (\my_processor|alu_opcode[2]~8_combout  & (((\my_processor|data_writeReg[17]~63_combout )))) # (!\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|data_writeReg[17]~63_combout  & 
// ((\my_processor|data_writeReg[17]~62_combout ))) # (!\my_processor|data_writeReg[17]~63_combout  & (\my_regfile|data_readRegA[31]~214_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~214_combout ),
	.datab(\my_processor|alu_opcode[2]~8_combout ),
	.datac(\my_processor|data_writeReg[17]~62_combout ),
	.datad(\my_processor|data_writeReg[17]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~64 .lut_mask = 16'hFC22;
defparam \my_processor|data_writeReg[17]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \my_processor|data_writeReg[17]~65 (
// Equation(s):
// \my_processor|data_writeReg[17]~65_combout  = (\my_processor|data_writeReg[16]~27_combout  & ((\my_processor|my_alu|Selector29~16_combout  & (\my_processor|my_alu|Add0~34_combout )) # (!\my_processor|my_alu|Selector29~16_combout  & 
// ((\my_processor|data_writeReg[17]~64_combout )))))

	.dataa(\my_processor|my_alu|Add0~34_combout ),
	.datab(\my_processor|my_alu|Selector29~16_combout ),
	.datac(\my_processor|data_writeReg[16]~27_combout ),
	.datad(\my_processor|data_writeReg[17]~64_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~65 .lut_mask = 16'hB080;
defparam \my_processor|data_writeReg[17]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N25
dffeas \my_regfile|register[2].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N3
dffeas \my_regfile|register[1].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~474 (
// Equation(s):
// \my_regfile|data_readRegA[17]~474_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[17].df|q~q  & ((\my_regfile|register[2].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[17].df|q~q )) # (!\my_regfile|d0|d1|and2~combout )))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~474 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[17]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N17
dffeas \my_regfile|register[6].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N19
dffeas \my_regfile|register[5].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~477 (
// Equation(s):
// \my_regfile|data_readRegA[17]~477_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[17].df|q~q  & ((\my_regfile|register[5].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|d0|d1|and5~combout ),
	.datad(\my_regfile|register[5].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~477 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[17]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N25
dffeas \my_regfile|register[7].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N31
dffeas \my_regfile|register[8].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~478 (
// Equation(s):
// \my_regfile|data_readRegA[17]~478_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[17].df|q~q  & ((\my_regfile|register[8].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~478 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[17]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N25
dffeas \my_regfile|register[3].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y35_N21
dffeas \my_regfile|register[4].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~475 (
// Equation(s):
// \my_regfile|data_readRegA[17]~475_combout  = ((\my_regfile|register[4].df|dffe_array[17].df|q~q ) # ((\my_regfile|d1|d0|and0~1_combout ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|register[4].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|d1|d0|and0~1_combout ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~475 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[17]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~476 (
// Equation(s):
// \my_regfile|data_readRegA[17]~476_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[17]~475_combout  & ((\my_regfile|register[3].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|d0|d1|and3~combout ),
	.datad(\my_regfile|data_readRegA[17]~475_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~476 .lut_mask = 16'h4500;
defparam \my_regfile|data_readRegA[17]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~479 (
// Equation(s):
// \my_regfile|data_readRegA[17]~479_combout  = (\my_regfile|data_readRegA[17]~474_combout  & (\my_regfile|data_readRegA[17]~477_combout  & (\my_regfile|data_readRegA[17]~478_combout  & \my_regfile|data_readRegA[17]~476_combout )))

	.dataa(\my_regfile|data_readRegA[17]~474_combout ),
	.datab(\my_regfile|data_readRegA[17]~477_combout ),
	.datac(\my_regfile|data_readRegA[17]~478_combout ),
	.datad(\my_regfile|data_readRegA[17]~476_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~479 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N23
dffeas \my_regfile|register[29].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~492 (
// Equation(s):
// \my_regfile|data_readRegA[17]~492_combout  = (((\my_regfile|register[29].df|dffe_array[17].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and1~0_combout )) # (!\my_regfile|d0|d0|and2~2_combout )

	.dataa(\my_regfile|d0|d0|and2~2_combout ),
	.datab(\my_regfile|d0|d1|and1~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[17].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~492 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[17]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N7
dffeas \my_regfile|register[25].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N25
dffeas \my_regfile|register[26].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~490 (
// Equation(s):
// \my_regfile|data_readRegA[17]~490_combout  = (\my_regfile|register[25].df|dffe_array[17].df|q~q  & (((\my_regfile|register[26].df|dffe_array[17].df|q~q )) # (!\my_regfile|d0|d4|and2~combout ))) # (!\my_regfile|register[25].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~490 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[17]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N17
dffeas \my_regfile|register[30].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[17]~65_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N23
dffeas \my_regfile|register[31].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~493 (
// Equation(s):
// \my_regfile|data_readRegA[17]~493_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[17].df|q~q  & ((\my_regfile|register[31].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~493 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[17]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N27
dffeas \my_regfile|register[27].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N25
dffeas \my_regfile|register[28].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~491 (
// Equation(s):
// \my_regfile|data_readRegA[17]~491_combout  = (\my_regfile|register[27].df|dffe_array[17].df|q~q  & (((\my_regfile|register[28].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # (!\my_regfile|register[27].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~491 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[17]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~494 (
// Equation(s):
// \my_regfile|data_readRegA[17]~494_combout  = (\my_regfile|data_readRegA[17]~492_combout  & (\my_regfile|data_readRegA[17]~490_combout  & (\my_regfile|data_readRegA[17]~493_combout  & \my_regfile|data_readRegA[17]~491_combout )))

	.dataa(\my_regfile|data_readRegA[17]~492_combout ),
	.datab(\my_regfile|data_readRegA[17]~490_combout ),
	.datac(\my_regfile|data_readRegA[17]~493_combout ),
	.datad(\my_regfile|data_readRegA[17]~491_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~494 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N11
dffeas \my_regfile|register[9].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N29
dffeas \my_regfile|register[10].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~480 (
// Equation(s):
// \my_regfile|data_readRegA[17]~480_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[17].df|q~q  & ((\my_regfile|register[10].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~480 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[17]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N23
dffeas \my_regfile|register[11].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N17
dffeas \my_regfile|register[12].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~481 (
// Equation(s):
// \my_regfile|data_readRegA[17]~481_combout  = (\my_regfile|register[11].df|dffe_array[17].df|q~q  & (((\my_regfile|register[12].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~481 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[17]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N13
dffeas \my_regfile|register[15].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N15
dffeas \my_regfile|register[16].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~483 (
// Equation(s):
// \my_regfile|data_readRegA[17]~483_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[17].df|q~q  & ((\my_regfile|register[15].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~483 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[17]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N3
dffeas \my_regfile|register[13].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N29
dffeas \my_regfile|register[14].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~482 (
// Equation(s):
// \my_regfile|data_readRegA[17]~482_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[17].df|q~q  & ((\my_regfile|register[13].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~482 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[17]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~484 (
// Equation(s):
// \my_regfile|data_readRegA[17]~484_combout  = (\my_regfile|data_readRegA[17]~480_combout  & (\my_regfile|data_readRegA[17]~481_combout  & (\my_regfile|data_readRegA[17]~483_combout  & \my_regfile|data_readRegA[17]~482_combout )))

	.dataa(\my_regfile|data_readRegA[17]~480_combout ),
	.datab(\my_regfile|data_readRegA[17]~481_combout ),
	.datac(\my_regfile|data_readRegA[17]~483_combout ),
	.datad(\my_regfile|data_readRegA[17]~482_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~484 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N29
dffeas \my_regfile|register[23].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N31
dffeas \my_regfile|register[24].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~488 (
// Equation(s):
// \my_regfile|data_readRegA[17]~488_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[17].df|q~q  & ((\my_regfile|register[23].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~488 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[17]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N19
dffeas \my_regfile|register[19].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N25
dffeas \my_regfile|register[20].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~486 (
// Equation(s):
// \my_regfile|data_readRegA[17]~486_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[17].df|q~q  & ((\my_regfile|register[19].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~486 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[17]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N31
dffeas \my_regfile|register[21].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N13
dffeas \my_regfile|register[22].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~487 (
// Equation(s):
// \my_regfile|data_readRegA[17]~487_combout  = (\my_regfile|register[21].df|dffe_array[17].df|q~q  & (((\my_regfile|register[22].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~487 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[17]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N25
dffeas \my_regfile|register[17].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N7
dffeas \my_regfile|register[18].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~65_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~485 (
// Equation(s):
// \my_regfile|data_readRegA[17]~485_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[17].df|q~q  & ((\my_regfile|register[17].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d0|d3|and1~combout ))))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~485 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[17]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~489 (
// Equation(s):
// \my_regfile|data_readRegA[17]~489_combout  = (\my_regfile|data_readRegA[17]~488_combout  & (\my_regfile|data_readRegA[17]~486_combout  & (\my_regfile|data_readRegA[17]~487_combout  & \my_regfile|data_readRegA[17]~485_combout )))

	.dataa(\my_regfile|data_readRegA[17]~488_combout ),
	.datab(\my_regfile|data_readRegA[17]~486_combout ),
	.datac(\my_regfile|data_readRegA[17]~487_combout ),
	.datad(\my_regfile|data_readRegA[17]~485_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~489 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~495 (
// Equation(s):
// \my_regfile|data_readRegA[17]~495_combout  = (\my_regfile|data_readRegA[17]~479_combout  & (\my_regfile|data_readRegA[17]~494_combout  & (\my_regfile|data_readRegA[17]~484_combout  & \my_regfile|data_readRegA[17]~489_combout )))

	.dataa(\my_regfile|data_readRegA[17]~479_combout ),
	.datab(\my_regfile|data_readRegA[17]~494_combout ),
	.datac(\my_regfile|data_readRegA[17]~484_combout ),
	.datad(\my_regfile|data_readRegA[17]~489_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~495 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \my_processor|my_alu|Add0~36 (
// Equation(s):
// \my_processor|my_alu|Add0~36_combout  = (\my_regfile|data_readRegA[18]~517_combout  & (\my_processor|my_alu|Add0~35  $ (GND))) # (!\my_regfile|data_readRegA[18]~517_combout  & (!\my_processor|my_alu|Add0~35  & VCC))
// \my_processor|my_alu|Add0~37  = CARRY((\my_regfile|data_readRegA[18]~517_combout  & !\my_processor|my_alu|Add0~35 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[18]~517_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~35 ),
	.combout(\my_processor|my_alu|Add0~36_combout ),
	.cout(\my_processor|my_alu|Add0~37 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~36 .lut_mask = 16'hC30C;
defparam \my_processor|my_alu|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \my_processor|data_writeReg[18]~68 (
// Equation(s):
// \my_processor|data_writeReg[18]~68_combout  = (\my_processor|data_writeReg[16]~57_combout  & (\my_processor|data_writeReg[16]~56_combout  & (\my_regfile|data_readRegA[18]~517_combout ))) # (!\my_processor|data_writeReg[16]~57_combout  & 
// (((\my_processor|my_alu|Add1~36_combout )) # (!\my_processor|data_writeReg[16]~56_combout )))

	.dataa(\my_processor|data_writeReg[16]~57_combout ),
	.datab(\my_processor|data_writeReg[16]~56_combout ),
	.datac(\my_regfile|data_readRegA[18]~517_combout ),
	.datad(\my_processor|my_alu|Add1~36_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~68 .lut_mask = 16'hD591;
defparam \my_processor|data_writeReg[18]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~10 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~10_combout  = (\my_processor|my_alu|ShiftRight0~42_combout  & ((\my_processor|my_alu|ShiftLeft0~8_combout ) # ((\my_processor|my_alu|ShiftLeft0~9_combout  & \my_regfile|data_readRegA[0]~41_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~42_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_regfile|data_readRegA[0]~41_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~10 .lut_mask = 16'hAA80;
defparam \my_processor|my_alu|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~61 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftRight0~55_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|my_alu|ShiftRight0~60_combout )))

	.dataa(\my_processor|my_alu|ShiftRight0~55_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~61 .lut_mask = 16'hBB88;
defparam \my_processor|my_alu|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
cycloneive_lcell_comb \my_processor|data_writeReg[18]~66 (
// Equation(s):
// \my_processor|data_writeReg[18]~66_combout  = (\my_processor|data_writeReg[16]~53_combout  & (((\my_processor|data_writeReg[16]~52_combout ) # (\my_processor|my_alu|ShiftLeft0~46_combout )))) # (!\my_processor|data_writeReg[16]~53_combout  & 
// (\my_processor|my_alu|ShiftLeft0~82_combout  & (!\my_processor|data_writeReg[16]~52_combout )))

	.dataa(\my_processor|data_writeReg[16]~53_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~82_combout ),
	.datac(\my_processor|data_writeReg[16]~52_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~66 .lut_mask = 16'hAEA4;
defparam \my_processor|data_writeReg[18]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \my_processor|data_writeReg[18]~67 (
// Equation(s):
// \my_processor|data_writeReg[18]~67_combout  = (\my_processor|data_writeReg[16]~52_combout  & ((\my_processor|data_writeReg[18]~66_combout  & ((\my_processor|my_alu|ShiftRight0~61_combout ))) # (!\my_processor|data_writeReg[18]~66_combout  & 
// (\my_processor|my_alu|ShiftLeft0~10_combout )))) # (!\my_processor|data_writeReg[16]~52_combout  & (((\my_processor|data_writeReg[18]~66_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~10_combout ),
	.datab(\my_processor|data_writeReg[16]~52_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~61_combout ),
	.datad(\my_processor|data_writeReg[18]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~67 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[18]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \my_processor|data_writeReg[18]~69 (
// Equation(s):
// \my_processor|data_writeReg[18]~69_combout  = (\my_processor|alu_opcode[2]~8_combout  & (((\my_processor|data_writeReg[18]~68_combout )))) # (!\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|data_writeReg[18]~68_combout  & 
// ((\my_processor|data_writeReg[18]~67_combout ))) # (!\my_processor|data_writeReg[18]~68_combout  & (\my_regfile|data_readRegA[31]~214_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~214_combout ),
	.datab(\my_processor|alu_opcode[2]~8_combout ),
	.datac(\my_processor|data_writeReg[18]~68_combout ),
	.datad(\my_processor|data_writeReg[18]~67_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~69 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[18]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
cycloneive_lcell_comb \my_processor|data_writeReg[18]~70 (
// Equation(s):
// \my_processor|data_writeReg[18]~70_combout  = (\my_processor|data_writeReg[16]~27_combout  & ((\my_processor|my_alu|Selector29~16_combout  & (\my_processor|my_alu|Add0~36_combout )) # (!\my_processor|my_alu|Selector29~16_combout  & 
// ((\my_processor|data_writeReg[18]~69_combout )))))

	.dataa(\my_processor|data_writeReg[16]~27_combout ),
	.datab(\my_processor|my_alu|Selector29~16_combout ),
	.datac(\my_processor|my_alu|Add0~36_combout ),
	.datad(\my_processor|data_writeReg[18]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~70 .lut_mask = 16'hA280;
defparam \my_processor|data_writeReg[18]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N31
dffeas \my_regfile|register[27].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneive_lcell_comb \my_regfile|register[28].df|dffe_array[18].df|q~feeder (
// Equation(s):
// \my_regfile|register[28].df|dffe_array[18].df|q~feeder_combout  = \my_processor|data_writeReg[18]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~70_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[28].df|dffe_array[18].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[18].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[28].df|dffe_array[18].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N29
dffeas \my_regfile|register[28].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].df|dffe_array[18].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~513 (
// Equation(s):
// \my_regfile|data_readRegA[18]~513_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[18].df|q~q  & ((\my_regfile|register[28].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[18].df|q~q )) # (!\my_regfile|d0|d4|and4~combout )))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|d0|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~513 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[18]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N27
dffeas \my_regfile|register[30].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N9
dffeas \my_regfile|register[31].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~515 (
// Equation(s):
// \my_regfile|data_readRegA[18]~515_combout  = (\my_regfile|register[30].df|dffe_array[18].df|q~q  & (((\my_regfile|register[31].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~515 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[18]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N21
dffeas \my_regfile|register[26].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N27
dffeas \my_regfile|register[25].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~512 (
// Equation(s):
// \my_regfile|data_readRegA[18]~512_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[18].df|q~q  & ((\my_regfile|register[26].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~512 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[18]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N21
dffeas \my_regfile|register[29].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~514 (
// Equation(s):
// \my_regfile|data_readRegA[18]~514_combout  = (((\my_regfile|register[29].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|register[29].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~514 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[18]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~516 (
// Equation(s):
// \my_regfile|data_readRegA[18]~516_combout  = (\my_regfile|data_readRegA[18]~513_combout  & (\my_regfile|data_readRegA[18]~515_combout  & (\my_regfile|data_readRegA[18]~512_combout  & \my_regfile|data_readRegA[18]~514_combout )))

	.dataa(\my_regfile|data_readRegA[18]~513_combout ),
	.datab(\my_regfile|data_readRegA[18]~515_combout ),
	.datac(\my_regfile|data_readRegA[18]~512_combout ),
	.datad(\my_regfile|data_readRegA[18]~514_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~516 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N17
dffeas \my_regfile|register[15].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N3
dffeas \my_regfile|register[16].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~505 (
// Equation(s):
// \my_regfile|data_readRegA[18]~505_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[18].df|q~q  & ((\my_regfile|register[15].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~505 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[18]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N5
dffeas \my_regfile|register[11].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N7
dffeas \my_regfile|register[12].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~503 (
// Equation(s):
// \my_regfile|data_readRegA[18]~503_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[18].df|q~q  & ((\my_regfile|register[11].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~503 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[18]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N15
dffeas \my_regfile|register[13].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N13
dffeas \my_regfile|register[14].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~504 (
// Equation(s):
// \my_regfile|data_readRegA[18]~504_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[18].df|q~q  & ((\my_regfile|register[13].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~504 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[18]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N3
dffeas \my_regfile|register[9].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N21
dffeas \my_regfile|register[10].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~502 (
// Equation(s):
// \my_regfile|data_readRegA[18]~502_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[18].df|q~q  & ((\my_regfile|register[10].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~502 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[18]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~506 (
// Equation(s):
// \my_regfile|data_readRegA[18]~506_combout  = (\my_regfile|data_readRegA[18]~505_combout  & (\my_regfile|data_readRegA[18]~503_combout  & (\my_regfile|data_readRegA[18]~504_combout  & \my_regfile|data_readRegA[18]~502_combout )))

	.dataa(\my_regfile|data_readRegA[18]~505_combout ),
	.datab(\my_regfile|data_readRegA[18]~503_combout ),
	.datac(\my_regfile|data_readRegA[18]~504_combout ),
	.datad(\my_regfile|data_readRegA[18]~502_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~506 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N21
dffeas \my_regfile|register[21].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N23
dffeas \my_regfile|register[22].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~509 (
// Equation(s):
// \my_regfile|data_readRegA[18]~509_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[18].df|q~q  & ((\my_regfile|register[22].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~509 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[18]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N11
dffeas \my_regfile|register[23].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N1
dffeas \my_regfile|register[24].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~510 (
// Equation(s):
// \my_regfile|data_readRegA[18]~510_combout  = (\my_regfile|register[23].df|dffe_array[18].df|q~q  & (((\my_regfile|register[24].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~510 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[18]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N7
dffeas \my_regfile|register[19].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N21
dffeas \my_regfile|register[20].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~508 (
// Equation(s):
// \my_regfile|data_readRegA[18]~508_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[18].df|q~q  & ((\my_regfile|register[19].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~508 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[18]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N9
dffeas \my_regfile|register[17].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N11
dffeas \my_regfile|register[18].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~507 (
// Equation(s):
// \my_regfile|data_readRegA[18]~507_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[18].df|q~q  & ((\my_regfile|register[17].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d0|d3|and1~combout ))))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~507 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[18]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~511 (
// Equation(s):
// \my_regfile|data_readRegA[18]~511_combout  = (\my_regfile|data_readRegA[18]~509_combout  & (\my_regfile|data_readRegA[18]~510_combout  & (\my_regfile|data_readRegA[18]~508_combout  & \my_regfile|data_readRegA[18]~507_combout )))

	.dataa(\my_regfile|data_readRegA[18]~509_combout ),
	.datab(\my_regfile|data_readRegA[18]~510_combout ),
	.datac(\my_regfile|data_readRegA[18]~508_combout ),
	.datad(\my_regfile|data_readRegA[18]~507_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~511 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N10
cycloneive_lcell_comb \my_regfile|register[1].df|dffe_array[18].df|q~feeder (
// Equation(s):
// \my_regfile|register[1].df|dffe_array[18].df|q~feeder_combout  = \my_processor|data_writeReg[18]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[18]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[1].df|dffe_array[18].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[18].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[1].df|dffe_array[18].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N11
dffeas \my_regfile|register[1].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[1].df|dffe_array[18].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N28
cycloneive_lcell_comb \my_regfile|register[2].df|dffe_array[18].df|q~feeder (
// Equation(s):
// \my_regfile|register[2].df|dffe_array[18].df|q~feeder_combout  = \my_processor|data_writeReg[18]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[18]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[2].df|dffe_array[18].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[18].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[2].df|dffe_array[18].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N29
dffeas \my_regfile|register[2].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].df|dffe_array[18].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~496 (
// Equation(s):
// \my_regfile|data_readRegA[18]~496_combout  = (\my_regfile|register[1].df|dffe_array[18].df|q~q  & ((\my_regfile|register[2].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d0|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|register[2].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|d0|d1|and2~combout ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~496 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[18]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N10
cycloneive_lcell_comb \my_regfile|register[5].df|dffe_array[18].df|q~feeder (
// Equation(s):
// \my_regfile|register[5].df|dffe_array[18].df|q~feeder_combout  = \my_processor|data_writeReg[18]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~70_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[5].df|dffe_array[18].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[18].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[5].df|dffe_array[18].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N11
dffeas \my_regfile|register[5].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].df|dffe_array[18].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N28
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[18].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[18].df|q~feeder_combout  = \my_processor|data_writeReg[18]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~70_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[18].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[18].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[6].df|dffe_array[18].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N29
dffeas \my_regfile|register[6].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[18].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~499 (
// Equation(s):
// \my_regfile|data_readRegA[18]~499_combout  = (\my_regfile|register[5].df|dffe_array[18].df|q~q  & ((\my_regfile|register[6].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d0|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|register[6].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|d0|d1|and6~combout ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~499 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[18]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N1
dffeas \my_regfile|register[7].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N23
dffeas \my_regfile|register[8].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~500 (
// Equation(s):
// \my_regfile|data_readRegA[18]~500_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[18].df|q~q  & ((\my_regfile|register[8].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~500 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[18]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N7
dffeas \my_regfile|register[3].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y35_N13
dffeas \my_regfile|register[4].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~497 (
// Equation(s):
// \my_regfile|data_readRegA[18]~497_combout  = ((\my_regfile|d1|d0|and0~1_combout ) # ((\my_regfile|register[4].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d1|d0|and0~1_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~497 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[18]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~498 (
// Equation(s):
// \my_regfile|data_readRegA[18]~498_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[18]~497_combout  & ((\my_regfile|register[3].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|data_readRegA[18]~497_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~498 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[18]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~501 (
// Equation(s):
// \my_regfile|data_readRegA[18]~501_combout  = (\my_regfile|data_readRegA[18]~496_combout  & (\my_regfile|data_readRegA[18]~499_combout  & (\my_regfile|data_readRegA[18]~500_combout  & \my_regfile|data_readRegA[18]~498_combout )))

	.dataa(\my_regfile|data_readRegA[18]~496_combout ),
	.datab(\my_regfile|data_readRegA[18]~499_combout ),
	.datac(\my_regfile|data_readRegA[18]~500_combout ),
	.datad(\my_regfile|data_readRegA[18]~498_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~501 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~517 (
// Equation(s):
// \my_regfile|data_readRegA[18]~517_combout  = (\my_regfile|data_readRegA[18]~516_combout  & (\my_regfile|data_readRegA[18]~506_combout  & (\my_regfile|data_readRegA[18]~511_combout  & \my_regfile|data_readRegA[18]~501_combout )))

	.dataa(\my_regfile|data_readRegA[18]~516_combout ),
	.datab(\my_regfile|data_readRegA[18]~506_combout ),
	.datac(\my_regfile|data_readRegA[18]~511_combout ),
	.datad(\my_regfile|data_readRegA[18]~501_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~517 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \my_processor|data_writeReg[19]~73 (
// Equation(s):
// \my_processor|data_writeReg[19]~73_combout  = (\my_processor|data_writeReg[16]~57_combout  & (\my_regfile|data_readRegA[19]~473_combout  & (\my_processor|data_writeReg[16]~56_combout ))) # (!\my_processor|data_writeReg[16]~57_combout  & 
// (((\my_processor|my_alu|Add1~38_combout ) # (!\my_processor|data_writeReg[16]~56_combout ))))

	.dataa(\my_regfile|data_readRegA[19]~473_combout ),
	.datab(\my_processor|data_writeReg[16]~57_combout ),
	.datac(\my_processor|data_writeReg[16]~56_combout ),
	.datad(\my_processor|my_alu|Add1~38_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~73 .lut_mask = 16'hB383;
defparam \my_processor|data_writeReg[19]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~12 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~12_combout  = (\my_processor|my_alu|ShiftRight0~42_combout  & ((\my_processor|my_alu|ShiftLeft0~11_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~7_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|my_alu|ShiftRight0~42_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~7_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~12 .lut_mask = 16'hCC80;
defparam \my_processor|my_alu|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \my_processor|data_writeReg[19]~71 (
// Equation(s):
// \my_processor|data_writeReg[19]~71_combout  = (\my_processor|data_writeReg[16]~53_combout  & (\my_processor|data_writeReg[16]~52_combout )) # (!\my_processor|data_writeReg[16]~53_combout  & ((\my_processor|data_writeReg[16]~52_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~12_combout ))) # (!\my_processor|data_writeReg[16]~52_combout  & (\my_processor|my_alu|ShiftLeft0~85_combout ))))

	.dataa(\my_processor|data_writeReg[16]~53_combout ),
	.datab(\my_processor|data_writeReg[16]~52_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~85_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~71 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[19]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~73 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_regfile|data_readRegA[31]~214_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~72_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftRight0~72_combout ),
	.datad(\my_regfile|data_readRegA[31]~214_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~73 .lut_mask = 16'hC840;
defparam \my_processor|my_alu|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~77 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~77_combout  = (\my_processor|my_alu|ShiftRight0~73_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftRight0~76_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~73_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~76_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~77 .lut_mask = 16'hF5F0;
defparam \my_processor|my_alu|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \my_processor|data_writeReg[19]~72 (
// Equation(s):
// \my_processor|data_writeReg[19]~72_combout  = (\my_processor|data_writeReg[16]~53_combout  & ((\my_processor|data_writeReg[19]~71_combout  & ((\my_processor|my_alu|ShiftRight0~77_combout ))) # (!\my_processor|data_writeReg[19]~71_combout  & 
// (\my_processor|my_alu|ShiftLeft0~50_combout )))) # (!\my_processor|data_writeReg[16]~53_combout  & (((\my_processor|data_writeReg[19]~71_combout ))))

	.dataa(\my_processor|data_writeReg[16]~53_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~50_combout ),
	.datac(\my_processor|data_writeReg[19]~71_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~77_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~72 .lut_mask = 16'hF858;
defparam \my_processor|data_writeReg[19]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \my_processor|data_writeReg[19]~74 (
// Equation(s):
// \my_processor|data_writeReg[19]~74_combout  = (\my_processor|alu_opcode[2]~8_combout  & (((\my_processor|data_writeReg[19]~73_combout )))) # (!\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|data_writeReg[19]~73_combout  & 
// ((\my_processor|data_writeReg[19]~72_combout ))) # (!\my_processor|data_writeReg[19]~73_combout  & (\my_regfile|data_readRegA[31]~214_combout ))))

	.dataa(\my_processor|alu_opcode[2]~8_combout ),
	.datab(\my_regfile|data_readRegA[31]~214_combout ),
	.datac(\my_processor|data_writeReg[19]~73_combout ),
	.datad(\my_processor|data_writeReg[19]~72_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~74 .lut_mask = 16'hF4A4;
defparam \my_processor|data_writeReg[19]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \my_processor|data_writeReg[19]~75 (
// Equation(s):
// \my_processor|data_writeReg[19]~75_combout  = (\my_processor|data_writeReg[16]~27_combout  & ((\my_processor|my_alu|Selector29~16_combout  & (\my_processor|my_alu|Add0~38_combout )) # (!\my_processor|my_alu|Selector29~16_combout  & 
// ((\my_processor|data_writeReg[19]~74_combout )))))

	.dataa(\my_processor|data_writeReg[16]~27_combout ),
	.datab(\my_processor|my_alu|Selector29~16_combout ),
	.datac(\my_processor|my_alu|Add0~38_combout ),
	.datad(\my_processor|data_writeReg[19]~74_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~75 .lut_mask = 16'hA280;
defparam \my_processor|data_writeReg[19]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N15
dffeas \my_regfile|register[11].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N1
dffeas \my_regfile|register[12].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~459 (
// Equation(s):
// \my_regfile|data_readRegA[19]~459_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[19].df|q~q  & ((\my_regfile|register[12].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~459 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[19]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N17
dffeas \my_regfile|register[13].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N19
dffeas \my_regfile|register[14].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~460 (
// Equation(s):
// \my_regfile|data_readRegA[19]~460_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[19].df|q~q  & ((\my_regfile|register[13].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~460 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[19]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N9
dffeas \my_regfile|register[15].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N11
dffeas \my_regfile|register[16].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~461 (
// Equation(s):
// \my_regfile|data_readRegA[19]~461_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[19].df|q~q  & ((\my_regfile|register[15].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~461 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[19]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N7
dffeas \my_regfile|register[9].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N1
dffeas \my_regfile|register[10].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~458 (
// Equation(s):
// \my_regfile|data_readRegA[19]~458_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[19].df|q~q  & ((\my_regfile|register[10].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~458 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[19]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~462 (
// Equation(s):
// \my_regfile|data_readRegA[19]~462_combout  = (\my_regfile|data_readRegA[19]~459_combout  & (\my_regfile|data_readRegA[19]~460_combout  & (\my_regfile|data_readRegA[19]~461_combout  & \my_regfile|data_readRegA[19]~458_combout )))

	.dataa(\my_regfile|data_readRegA[19]~459_combout ),
	.datab(\my_regfile|data_readRegA[19]~460_combout ),
	.datac(\my_regfile|data_readRegA[19]~461_combout ),
	.datad(\my_regfile|data_readRegA[19]~458_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~462 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N31
dffeas \my_regfile|register[7].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
cycloneive_lcell_comb \my_regfile|register[8].df|dffe_array[19].df|q~feeder (
// Equation(s):
// \my_regfile|register[8].df|dffe_array[19].df|q~feeder_combout  = \my_processor|data_writeReg[19]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[19]~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[8].df|dffe_array[19].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[19].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[8].df|dffe_array[19].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N21
dffeas \my_regfile|register[8].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[8].df|dffe_array[19].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~456 (
// Equation(s):
// \my_regfile|data_readRegA[19]~456_combout  = (\my_regfile|register[7].df|dffe_array[19].df|q~q  & ((\my_regfile|register[8].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d0|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|register[8].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|d0|d1|and7~combout ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~456 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[19]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
cycloneive_lcell_comb \my_regfile|register[1].df|dffe_array[19].df|q~feeder (
// Equation(s):
// \my_regfile|register[1].df|dffe_array[19].df|q~feeder_combout  = \my_processor|data_writeReg[19]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[19]~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[1].df|dffe_array[19].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[19].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[1].df|dffe_array[19].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N13
dffeas \my_regfile|register[1].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[1].df|dffe_array[19].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N27
dffeas \my_regfile|register[2].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~452 (
// Equation(s):
// \my_regfile|data_readRegA[19]~452_combout  = (\my_regfile|register[1].df|dffe_array[19].df|q~q  & (((\my_regfile|register[2].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~452 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[19]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[19].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[19].df|q~feeder_combout  = \my_processor|data_writeReg[19]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~75_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[19].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[19].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[6].df|dffe_array[19].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N19
dffeas \my_regfile|register[6].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[19].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N25
dffeas \my_regfile|register[5].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~455 (
// Equation(s):
// \my_regfile|data_readRegA[19]~455_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[19].df|q~q  & ((\my_regfile|register[5].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|d0|d1|and5~combout ),
	.datad(\my_regfile|register[5].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~455 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[19]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N1
dffeas \my_regfile|register[3].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y35_N9
dffeas \my_regfile|register[4].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~453 (
// Equation(s):
// \my_regfile|data_readRegA[19]~453_combout  = ((\my_regfile|register[4].df|dffe_array[19].df|q~q ) # ((\my_regfile|d1|d0|and0~1_combout ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|register[4].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|d1|d0|and0~1_combout ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~453 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[19]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~454 (
// Equation(s):
// \my_regfile|data_readRegA[19]~454_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[19]~453_combout  & ((\my_regfile|register[3].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|d0|d1|and3~combout ),
	.datad(\my_regfile|data_readRegA[19]~453_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~454 .lut_mask = 16'h4500;
defparam \my_regfile|data_readRegA[19]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~457 (
// Equation(s):
// \my_regfile|data_readRegA[19]~457_combout  = (\my_regfile|data_readRegA[19]~456_combout  & (\my_regfile|data_readRegA[19]~452_combout  & (\my_regfile|data_readRegA[19]~455_combout  & \my_regfile|data_readRegA[19]~454_combout )))

	.dataa(\my_regfile|data_readRegA[19]~456_combout ),
	.datab(\my_regfile|data_readRegA[19]~452_combout ),
	.datac(\my_regfile|data_readRegA[19]~455_combout ),
	.datad(\my_regfile|data_readRegA[19]~454_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~457 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N15
dffeas \my_regfile|register[19].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N13
dffeas \my_regfile|register[20].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~464 (
// Equation(s):
// \my_regfile|data_readRegA[19]~464_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[19].df|q~q  & ((\my_regfile|register[19].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~464 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[19]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N31
dffeas \my_regfile|register[17].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N29
dffeas \my_regfile|register[18].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~463 (
// Equation(s):
// \my_regfile|data_readRegA[19]~463_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[19].df|q~q  & ((\my_regfile|register[18].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~463 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[19]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N3
dffeas \my_regfile|register[23].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N9
dffeas \my_regfile|register[24].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~466 (
// Equation(s):
// \my_regfile|data_readRegA[19]~466_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[19].df|q~q  & ((\my_regfile|register[24].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~466 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[19]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N1
dffeas \my_regfile|register[22].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N3
dffeas \my_regfile|register[21].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~465 (
// Equation(s):
// \my_regfile|data_readRegA[19]~465_combout  = (\my_regfile|register[22].df|dffe_array[19].df|q~q  & ((\my_regfile|register[21].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d0|d3|and5~combout )))) # (!\my_regfile|register[22].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|register[21].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|d0|d3|and5~combout ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~465 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[19]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~467 (
// Equation(s):
// \my_regfile|data_readRegA[19]~467_combout  = (\my_regfile|data_readRegA[19]~464_combout  & (\my_regfile|data_readRegA[19]~463_combout  & (\my_regfile|data_readRegA[19]~466_combout  & \my_regfile|data_readRegA[19]~465_combout )))

	.dataa(\my_regfile|data_readRegA[19]~464_combout ),
	.datab(\my_regfile|data_readRegA[19]~463_combout ),
	.datac(\my_regfile|data_readRegA[19]~466_combout ),
	.datad(\my_regfile|data_readRegA[19]~465_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~467 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N17
dffeas \my_regfile|register[29].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N13
dffeas \my_regfile|register[31].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N2
cycloneive_lcell_comb \my_regfile|register[30].df|dffe_array[19].df|q~feeder (
// Equation(s):
// \my_regfile|register[30].df|dffe_array[19].df|q~feeder_combout  = \my_processor|data_writeReg[19]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[19]~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[30].df|dffe_array[19].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[19].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[30].df|dffe_array[19].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N3
dffeas \my_regfile|register[30].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].df|dffe_array[19].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~471 (
// Equation(s):
// \my_regfile|data_readRegA[19]~471_combout  = (\my_regfile|register[31].df|dffe_array[19].df|q~q  & (((\my_regfile|register[30].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|d0|d4|and6~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~471 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[19]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N17
dffeas \my_regfile|register[27].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N1
dffeas \my_regfile|register[28].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~469 (
// Equation(s):
// \my_regfile|data_readRegA[19]~469_combout  = (((\my_regfile|register[28].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d0|and2~2_combout )

	.dataa(\my_regfile|d0|d0|and2~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[28].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~469 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[19]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N19
dffeas \my_regfile|register[25].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N29
dffeas \my_regfile|register[26].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~468 (
// Equation(s):
// \my_regfile|data_readRegA[19]~468_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[19].df|q~q  & ((\my_regfile|register[26].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~468 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[19]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~470 (
// Equation(s):
// \my_regfile|data_readRegA[19]~470_combout  = (\my_regfile|data_readRegA[19]~469_combout  & (\my_regfile|data_readRegA[19]~468_combout  & ((\my_regfile|register[27].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|data_readRegA[19]~469_combout ),
	.datad(\my_regfile|data_readRegA[19]~468_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~470 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[19]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~472 (
// Equation(s):
// \my_regfile|data_readRegA[19]~472_combout  = (\my_regfile|data_readRegA[19]~471_combout  & (\my_regfile|data_readRegA[19]~470_combout  & ((\my_regfile|register[29].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|d0|d4|and5~combout ),
	.datab(\my_regfile|register[29].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|data_readRegA[19]~471_combout ),
	.datad(\my_regfile|data_readRegA[19]~470_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~472 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[19]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~473 (
// Equation(s):
// \my_regfile|data_readRegA[19]~473_combout  = (\my_regfile|data_readRegA[19]~462_combout  & (\my_regfile|data_readRegA[19]~457_combout  & (\my_regfile|data_readRegA[19]~467_combout  & \my_regfile|data_readRegA[19]~472_combout )))

	.dataa(\my_regfile|data_readRegA[19]~462_combout ),
	.datab(\my_regfile|data_readRegA[19]~457_combout ),
	.datac(\my_regfile|data_readRegA[19]~467_combout ),
	.datad(\my_regfile|data_readRegA[19]~472_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~473 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~20 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[19]~473_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[17]~495_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[19]~473_combout ),
	.datad(\my_regfile|data_readRegA[17]~495_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~20 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~22 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~21_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~20_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~22 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~82 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~22_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~27_combout 
// )))

	.dataa(\my_processor|my_alu|ShiftRight0~22_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~82 .lut_mask = 16'hAFA0;
defparam \my_processor|my_alu|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \my_processor|data_writeReg[12]~36 (
// Equation(s):
// \my_processor|data_writeReg[12]~36_combout  = (\my_processor|my_alu|Selector22~5_combout  & ((\my_processor|my_alu|ShiftRight0~100_combout ) # ((\my_processor|my_alu|Selector22~4_combout )))) # (!\my_processor|my_alu|Selector22~5_combout  & 
// (((!\my_processor|my_alu|Selector22~4_combout  & \my_processor|my_alu|ShiftLeft0~55_combout ))))

	.dataa(\my_processor|my_alu|Selector22~5_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~100_combout ),
	.datac(\my_processor|my_alu|Selector22~4_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~36 .lut_mask = 16'hADA8;
defparam \my_processor|data_writeReg[12]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \my_processor|data_writeReg[12]~37 (
// Equation(s):
// \my_processor|data_writeReg[12]~37_combout  = (\my_processor|my_alu|Selector22~3_combout  & (((\my_processor|data_writeReg[12]~36_combout )))) # (!\my_processor|my_alu|Selector22~3_combout  & ((\my_processor|data_writeReg[12]~36_combout  & 
// ((\my_processor|my_alu|ShiftRight0~84_combout ))) # (!\my_processor|data_writeReg[12]~36_combout  & (\my_processor|my_alu|ShiftRight0~82_combout ))))

	.dataa(\my_processor|my_alu|Selector22~3_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~82_combout ),
	.datac(\my_processor|data_writeReg[12]~36_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~84_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~37 .lut_mask = 16'hF4A4;
defparam \my_processor|data_writeReg[12]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \my_processor|data_writeReg[12]~38 (
// Equation(s):
// \my_processor|data_writeReg[12]~38_combout  = (\my_processor|my_alu|Selector22~1_combout  & (!\my_processor|my_alu|Selector22~0_combout  & ((\my_processor|my_alu|Add0~24_combout )))) # (!\my_processor|my_alu|Selector22~1_combout  & 
// ((\my_processor|my_alu|Selector22~0_combout ) # ((\my_processor|data_writeReg[12]~37_combout ))))

	.dataa(\my_processor|my_alu|Selector22~1_combout ),
	.datab(\my_processor|my_alu|Selector22~0_combout ),
	.datac(\my_processor|data_writeReg[12]~37_combout ),
	.datad(\my_processor|my_alu|Add0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~38 .lut_mask = 16'h7654;
defparam \my_processor|data_writeReg[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \my_processor|my_alu|Add1~24 (
// Equation(s):
// \my_processor|my_alu|Add1~24_combout  = (\my_regfile|data_readRegA[12]~625_combout  & ((GND) # (!\my_processor|my_alu|Add1~23 ))) # (!\my_regfile|data_readRegA[12]~625_combout  & (\my_processor|my_alu|Add1~23  $ (GND)))
// \my_processor|my_alu|Add1~25  = CARRY((\my_regfile|data_readRegA[12]~625_combout ) # (!\my_processor|my_alu|Add1~23 ))

	.dataa(\my_regfile|data_readRegA[12]~625_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~23 ),
	.combout(\my_processor|my_alu|Add1~24_combout ),
	.cout(\my_processor|my_alu|Add1~25 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~24 .lut_mask = 16'h5AAF;
defparam \my_processor|my_alu|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \my_processor|data_writeReg[12]~39 (
// Equation(s):
// \my_processor|data_writeReg[12]~39_combout  = (\my_processor|my_alu|Selector22~2_combout  & ((\my_processor|data_writeReg[12]~38_combout  & ((\my_processor|my_alu|Add1~24_combout ))) # (!\my_processor|data_writeReg[12]~38_combout  & 
// (\my_regfile|data_readRegA[12]~625_combout )))) # (!\my_processor|my_alu|Selector22~2_combout  & (((\my_processor|data_writeReg[12]~38_combout ))))

	.dataa(\my_processor|my_alu|Selector22~2_combout ),
	.datab(\my_regfile|data_readRegA[12]~625_combout ),
	.datac(\my_processor|data_writeReg[12]~38_combout ),
	.datad(\my_processor|my_alu|Add1~24_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~39 .lut_mask = 16'hF858;
defparam \my_processor|data_writeReg[12]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \my_processor|data_writeReg[12]~163 (
// Equation(s):
// \my_processor|data_writeReg[12]~163_combout  = (\my_processor|data_writeReg[12]~39_combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|cmp1|ad4~0_combout )))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|data_writeReg[12]~39_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~163 .lut_mask = 16'h5F00;
defparam \my_processor|data_writeReg[12]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N17
dffeas \my_regfile|register[10].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N7
dffeas \my_regfile|register[9].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~611 (
// Equation(s):
// \my_regfile|data_readRegA[12]~611_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[12].df|q~q  & ((\my_regfile|register[10].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~611 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[12]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N13
dffeas \my_regfile|register[12].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N11
dffeas \my_regfile|register[11].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~612 (
// Equation(s):
// \my_regfile|data_readRegA[12]~612_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[12].df|q~q  & ((\my_regfile|register[11].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~612 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[12]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N11
dffeas \my_regfile|register[15].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N29
dffeas \my_regfile|register[16].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~614 (
// Equation(s):
// \my_regfile|data_readRegA[12]~614_combout  = (\my_regfile|register[15].df|dffe_array[12].df|q~q  & (((\my_regfile|register[16].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~614 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[12]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N29
dffeas \my_regfile|register[14].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N7
dffeas \my_regfile|register[13].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~613 (
// Equation(s):
// \my_regfile|data_readRegA[12]~613_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[12].df|q~q  & ((\my_regfile|register[13].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[13].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~613 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[12]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~615 (
// Equation(s):
// \my_regfile|data_readRegA[12]~615_combout  = (\my_regfile|data_readRegA[12]~611_combout  & (\my_regfile|data_readRegA[12]~612_combout  & (\my_regfile|data_readRegA[12]~614_combout  & \my_regfile|data_readRegA[12]~613_combout )))

	.dataa(\my_regfile|data_readRegA[12]~611_combout ),
	.datab(\my_regfile|data_readRegA[12]~612_combout ),
	.datac(\my_regfile|data_readRegA[12]~614_combout ),
	.datad(\my_regfile|data_readRegA[12]~613_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~615 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N19
dffeas \my_regfile|register[28].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N21
dffeas \my_regfile|register[27].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~622 (
// Equation(s):
// \my_regfile|data_readRegA[12]~622_combout  = (\my_regfile|d0|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[12].df|q~q  & ((\my_regfile|register[27].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d4|and3~combout )))) # 
// (!\my_regfile|d0|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~622 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[12]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N9
dffeas \my_regfile|register[29].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~755 (
// Equation(s):
// \my_regfile|data_readRegA[12]~755_combout  = (((\my_regfile|register[29].df|dffe_array[12].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|d0|d2|and5~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[12].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~755_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~755 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[12]~755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N27
dffeas \my_regfile|register[31].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N11
dffeas \my_regfile|register[30].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[12]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~623 (
// Equation(s):
// \my_regfile|data_readRegA[12]~623_combout  = (\my_regfile|register[31].df|dffe_array[12].df|q~q  & (((\my_regfile|register[30].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d4|and6~combout ))) # (!\my_regfile|register[31].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|d0|d4|and7~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~623 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegA[12]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N19
dffeas \my_regfile|register[26].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N29
dffeas \my_regfile|register[25].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~621 (
// Equation(s):
// \my_regfile|data_readRegA[12]~621_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[12].df|q~q  & ((\my_regfile|register[26].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d4|and2~combout )))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~621 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[12]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~624 (
// Equation(s):
// \my_regfile|data_readRegA[12]~624_combout  = (\my_regfile|data_readRegA[12]~622_combout  & (\my_regfile|data_readRegA[12]~755_combout  & (\my_regfile|data_readRegA[12]~623_combout  & \my_regfile|data_readRegA[12]~621_combout )))

	.dataa(\my_regfile|data_readRegA[12]~622_combout ),
	.datab(\my_regfile|data_readRegA[12]~755_combout ),
	.datac(\my_regfile|data_readRegA[12]~623_combout ),
	.datad(\my_regfile|data_readRegA[12]~621_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~624 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
cycloneive_lcell_comb \my_regfile|register[8].df|dffe_array[12].df|q~feeder (
// Equation(s):
// \my_regfile|register[8].df|dffe_array[12].df|q~feeder_combout  = \my_processor|data_writeReg[12]~163_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~163_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[8].df|dffe_array[12].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[12].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[8].df|dffe_array[12].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N23
dffeas \my_regfile|register[8].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[8].df|dffe_array[12].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N21
dffeas \my_regfile|register[7].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~609 (
// Equation(s):
// \my_regfile|data_readRegA[12]~609_combout  = (\my_regfile|register[8].df|dffe_array[12].df|q~q  & ((\my_regfile|register[7].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d0|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|register[7].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|d0|d1|and7~combout ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~609 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[12]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N5
dffeas \my_regfile|register[5].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N31
dffeas \my_regfile|register[6].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~608 (
// Equation(s):
// \my_regfile|data_readRegA[12]~608_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[12].df|q~q  & ((\my_regfile|register[5].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~608 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[12]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N23
dffeas \my_regfile|register[1].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N29
dffeas \my_regfile|register[2].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~605 (
// Equation(s):
// \my_regfile|data_readRegA[12]~605_combout  = (\my_regfile|register[1].df|dffe_array[12].df|q~q  & (((\my_regfile|register[2].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~605 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[12]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N9
dffeas \my_regfile|register[3].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N13
dffeas \my_regfile|register[4].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~606 (
// Equation(s):
// \my_regfile|data_readRegA[12]~606_combout  = (\my_regfile|register[4].df|dffe_array[12].df|q~q ) # (((\my_regfile|d1|d0|and0~1_combout ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|register[4].df|dffe_array[12].df|q~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d1|d0|and0~1_combout ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~606 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[12]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~607 (
// Equation(s):
// \my_regfile|data_readRegA[12]~607_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[12]~606_combout  & ((\my_regfile|register[3].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|data_readRegA[12]~606_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~607 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[12]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~610 (
// Equation(s):
// \my_regfile|data_readRegA[12]~610_combout  = (\my_regfile|data_readRegA[12]~609_combout  & (\my_regfile|data_readRegA[12]~608_combout  & (\my_regfile|data_readRegA[12]~605_combout  & \my_regfile|data_readRegA[12]~607_combout )))

	.dataa(\my_regfile|data_readRegA[12]~609_combout ),
	.datab(\my_regfile|data_readRegA[12]~608_combout ),
	.datac(\my_regfile|data_readRegA[12]~605_combout ),
	.datad(\my_regfile|data_readRegA[12]~607_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~610 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N15
dffeas \my_regfile|register[17].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N4
cycloneive_lcell_comb \my_regfile|register[18].df|dffe_array[12].df|q~feeder (
// Equation(s):
// \my_regfile|register[18].df|dffe_array[12].df|q~feeder_combout  = \my_processor|data_writeReg[12]~163_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[12]~163_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[18].df|dffe_array[12].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[12].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[18].df|dffe_array[12].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N5
dffeas \my_regfile|register[18].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].df|dffe_array[12].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~616 (
// Equation(s):
// \my_regfile|data_readRegA[12]~616_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[12].df|q~q  & ((\my_regfile|register[18].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|d0|d3|and2~combout ),
	.datad(\my_regfile|register[18].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~616 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[12]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N3
dffeas \my_regfile|register[21].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N25
dffeas \my_regfile|register[22].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~618 (
// Equation(s):
// \my_regfile|data_readRegA[12]~618_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[12].df|q~q  & ((\my_regfile|register[21].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~618 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[12]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N7
dffeas \my_regfile|register[19].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N21
dffeas \my_regfile|register[20].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~617 (
// Equation(s):
// \my_regfile|data_readRegA[12]~617_combout  = (\my_regfile|register[19].df|dffe_array[12].df|q~q  & (((\my_regfile|register[20].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~617 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[12]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N7
dffeas \my_regfile|register[23].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N5
dffeas \my_regfile|register[24].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~619 (
// Equation(s):
// \my_regfile|data_readRegA[12]~619_combout  = (\my_regfile|register[23].df|dffe_array[12].df|q~q  & (((\my_regfile|register[24].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d4|and0~combout ))) # (!\my_regfile|register[23].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~619 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[12]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~620 (
// Equation(s):
// \my_regfile|data_readRegA[12]~620_combout  = (\my_regfile|data_readRegA[12]~616_combout  & (\my_regfile|data_readRegA[12]~618_combout  & (\my_regfile|data_readRegA[12]~617_combout  & \my_regfile|data_readRegA[12]~619_combout )))

	.dataa(\my_regfile|data_readRegA[12]~616_combout ),
	.datab(\my_regfile|data_readRegA[12]~618_combout ),
	.datac(\my_regfile|data_readRegA[12]~617_combout ),
	.datad(\my_regfile|data_readRegA[12]~619_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~620 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~625 (
// Equation(s):
// \my_regfile|data_readRegA[12]~625_combout  = (\my_regfile|data_readRegA[12]~615_combout  & (\my_regfile|data_readRegA[12]~624_combout  & (\my_regfile|data_readRegA[12]~610_combout  & \my_regfile|data_readRegA[12]~620_combout )))

	.dataa(\my_regfile|data_readRegA[12]~615_combout ),
	.datab(\my_regfile|data_readRegA[12]~624_combout ),
	.datac(\my_regfile|data_readRegA[12]~610_combout ),
	.datad(\my_regfile|data_readRegA[12]~620_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~625 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \my_processor|my_alu|Add1~26 (
// Equation(s):
// \my_processor|my_alu|Add1~26_combout  = (\my_regfile|data_readRegA[13]~582_combout  & (\my_processor|my_alu|Add1~25  & VCC)) # (!\my_regfile|data_readRegA[13]~582_combout  & (!\my_processor|my_alu|Add1~25 ))
// \my_processor|my_alu|Add1~27  = CARRY((!\my_regfile|data_readRegA[13]~582_combout  & !\my_processor|my_alu|Add1~25 ))

	.dataa(\my_regfile|data_readRegA[13]~582_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~25 ),
	.combout(\my_processor|my_alu|Add1~26_combout ),
	.cout(\my_processor|my_alu|Add1~27 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~26 .lut_mask = 16'hA505;
defparam \my_processor|my_alu|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N20
cycloneive_lcell_comb \my_processor|data_writeReg[13]~40 (
// Equation(s):
// \my_processor|data_writeReg[13]~40_combout  = (\my_processor|my_alu|Selector22~4_combout  & (\my_processor|my_alu|Selector22~5_combout )) # (!\my_processor|my_alu|Selector22~4_combout  & ((\my_processor|my_alu|Selector22~5_combout  & 
// ((\my_processor|my_alu|ShiftRight0~101_combout ))) # (!\my_processor|my_alu|Selector22~5_combout  & (\my_processor|my_alu|ShiftLeft0~59_combout ))))

	.dataa(\my_processor|my_alu|Selector22~4_combout ),
	.datab(\my_processor|my_alu|Selector22~5_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~59_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~101_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~40 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[13]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \my_processor|data_writeReg[13]~41 (
// Equation(s):
// \my_processor|data_writeReg[13]~41_combout  = (\my_processor|my_alu|Selector22~3_combout  & (((\my_processor|data_writeReg[13]~40_combout )))) # (!\my_processor|my_alu|Selector22~3_combout  & ((\my_processor|data_writeReg[13]~40_combout  & 
// ((\my_processor|my_alu|ShiftRight0~88_combout ))) # (!\my_processor|data_writeReg[13]~40_combout  & (\my_processor|my_alu|ShiftRight0~86_combout ))))

	.dataa(\my_processor|my_alu|Selector22~3_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~86_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~88_combout ),
	.datad(\my_processor|data_writeReg[13]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~41 .lut_mask = 16'hFA44;
defparam \my_processor|data_writeReg[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneive_lcell_comb \my_processor|data_writeReg[13]~42 (
// Equation(s):
// \my_processor|data_writeReg[13]~42_combout  = (\my_processor|my_alu|Selector22~0_combout  & (!\my_processor|my_alu|Selector22~1_combout )) # (!\my_processor|my_alu|Selector22~0_combout  & ((\my_processor|my_alu|Selector22~1_combout  & 
// (\my_processor|my_alu|Add0~26_combout )) # (!\my_processor|my_alu|Selector22~1_combout  & ((\my_processor|data_writeReg[13]~41_combout )))))

	.dataa(\my_processor|my_alu|Selector22~0_combout ),
	.datab(\my_processor|my_alu|Selector22~1_combout ),
	.datac(\my_processor|my_alu|Add0~26_combout ),
	.datad(\my_processor|data_writeReg[13]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~42 .lut_mask = 16'h7362;
defparam \my_processor|data_writeReg[13]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneive_lcell_comb \my_processor|data_writeReg[13]~43 (
// Equation(s):
// \my_processor|data_writeReg[13]~43_combout  = (\my_processor|my_alu|Selector22~2_combout  & ((\my_processor|data_writeReg[13]~42_combout  & (\my_processor|my_alu|Add1~26_combout )) # (!\my_processor|data_writeReg[13]~42_combout  & 
// ((\my_regfile|data_readRegA[13]~582_combout ))))) # (!\my_processor|my_alu|Selector22~2_combout  & (((\my_processor|data_writeReg[13]~42_combout ))))

	.dataa(\my_processor|my_alu|Add1~26_combout ),
	.datab(\my_processor|my_alu|Selector22~2_combout ),
	.datac(\my_regfile|data_readRegA[13]~582_combout ),
	.datad(\my_processor|data_writeReg[13]~42_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~43 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[13]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \my_processor|data_writeReg[13]~164 (
// Equation(s):
// \my_processor|data_writeReg[13]~164_combout  = (\my_processor|data_writeReg[13]~43_combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|cmp1|ad4~0_combout )))

	.dataa(gnd),
	.datab(\my_processor|cmp1|ad4~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|data_writeReg[13]~43_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~164 .lut_mask = 16'h3F00;
defparam \my_processor|data_writeReg[13]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N29
dffeas \my_regfile|register[18].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N11
dffeas \my_regfile|register[17].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~572 (
// Equation(s):
// \my_regfile|data_readRegA[13]~572_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[13].df|q~q  & ((\my_regfile|register[18].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[13].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~572 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[13]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N31
dffeas \my_regfile|register[19].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N25
dffeas \my_regfile|register[20].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~573 (
// Equation(s):
// \my_regfile|data_readRegA[13]~573_combout  = (\my_regfile|register[19].df|dffe_array[13].df|q~q  & (((\my_regfile|register[20].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # (!\my_regfile|register[19].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~573 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[13]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N23
dffeas \my_regfile|register[23].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N9
dffeas \my_regfile|register[24].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~575 (
// Equation(s):
// \my_regfile|data_readRegA[13]~575_combout  = (\my_regfile|register[23].df|dffe_array[13].df|q~q  & (((\my_regfile|register[24].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~575 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[13]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N15
dffeas \my_regfile|register[21].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N29
dffeas \my_regfile|register[22].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~574 (
// Equation(s):
// \my_regfile|data_readRegA[13]~574_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[13].df|q~q  & ((\my_regfile|register[22].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~574 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[13]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~576 (
// Equation(s):
// \my_regfile|data_readRegA[13]~576_combout  = (\my_regfile|data_readRegA[13]~572_combout  & (\my_regfile|data_readRegA[13]~573_combout  & (\my_regfile|data_readRegA[13]~575_combout  & \my_regfile|data_readRegA[13]~574_combout )))

	.dataa(\my_regfile|data_readRegA[13]~572_combout ),
	.datab(\my_regfile|data_readRegA[13]~573_combout ),
	.datac(\my_regfile|data_readRegA[13]~575_combout ),
	.datad(\my_regfile|data_readRegA[13]~574_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~576 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N13
dffeas \my_regfile|register[14].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N27
dffeas \my_regfile|register[13].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~569 (
// Equation(s):
// \my_regfile|data_readRegA[13]~569_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[13].df|q~q  & ((\my_regfile|register[13].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[13].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[13].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~569 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[13]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N9
dffeas \my_regfile|register[11].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N23
dffeas \my_regfile|register[12].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~568 (
// Equation(s):
// \my_regfile|data_readRegA[13]~568_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[13].df|q~q  & ((\my_regfile|register[11].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~568 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[13]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N23
dffeas \my_regfile|register[9].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N17
dffeas \my_regfile|register[10].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~567 (
// Equation(s):
// \my_regfile|data_readRegA[13]~567_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[13].df|q~q  & ((\my_regfile|register[10].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~567 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[13]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N19
dffeas \my_regfile|register[15].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N21
dffeas \my_regfile|register[16].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~570 (
// Equation(s):
// \my_regfile|data_readRegA[13]~570_combout  = (\my_regfile|register[15].df|dffe_array[13].df|q~q  & (((\my_regfile|register[16].df|dffe_array[13].df|q~q )) # (!\my_regfile|d0|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~570 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[13]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~571 (
// Equation(s):
// \my_regfile|data_readRegA[13]~571_combout  = (\my_regfile|data_readRegA[13]~569_combout  & (\my_regfile|data_readRegA[13]~568_combout  & (\my_regfile|data_readRegA[13]~567_combout  & \my_regfile|data_readRegA[13]~570_combout )))

	.dataa(\my_regfile|data_readRegA[13]~569_combout ),
	.datab(\my_regfile|data_readRegA[13]~568_combout ),
	.datac(\my_regfile|data_readRegA[13]~567_combout ),
	.datad(\my_regfile|data_readRegA[13]~570_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~571 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N17
dffeas \my_regfile|register[27].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N3
dffeas \my_regfile|register[28].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~578 (
// Equation(s):
// \my_regfile|data_readRegA[13]~578_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[13].df|q~q  & ((\my_regfile|register[28].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~578 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[13]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N23
dffeas \my_regfile|register[25].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N1
dffeas \my_regfile|register[26].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~577 (
// Equation(s):
// \my_regfile|data_readRegA[13]~577_combout  = (\my_regfile|register[25].df|dffe_array[13].df|q~q  & (((\my_regfile|register[26].df|dffe_array[13].df|q~q )) # (!\my_regfile|d0|d4|and2~combout ))) # (!\my_regfile|register[25].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~577 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[13]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N11
dffeas \my_regfile|register[29].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~579 (
// Equation(s):
// \my_regfile|data_readRegA[13]~579_combout  = (((\my_regfile|register[29].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d1|and1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d0|and2~2_combout )

	.dataa(\my_regfile|d0|d0|and2~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d0|d1|and1~0_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~579 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[13]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N21
dffeas \my_regfile|register[31].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N25
dffeas \my_regfile|register[30].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[13]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~580 (
// Equation(s):
// \my_regfile|data_readRegA[13]~580_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[13].df|q~q  & ((\my_regfile|register[30].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~580 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[13]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~581 (
// Equation(s):
// \my_regfile|data_readRegA[13]~581_combout  = (\my_regfile|data_readRegA[13]~578_combout  & (\my_regfile|data_readRegA[13]~577_combout  & (\my_regfile|data_readRegA[13]~579_combout  & \my_regfile|data_readRegA[13]~580_combout )))

	.dataa(\my_regfile|data_readRegA[13]~578_combout ),
	.datab(\my_regfile|data_readRegA[13]~577_combout ),
	.datac(\my_regfile|data_readRegA[13]~579_combout ),
	.datad(\my_regfile|data_readRegA[13]~580_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~581 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N15
dffeas \my_regfile|register[7].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N13
dffeas \my_regfile|register[8].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~565 (
// Equation(s):
// \my_regfile|data_readRegA[13]~565_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[13].df|q~q  & ((\my_regfile|register[8].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~565 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[13]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N15
dffeas \my_regfile|register[6].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N17
dffeas \my_regfile|register[5].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~564 (
// Equation(s):
// \my_regfile|data_readRegA[13]~564_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[13].df|q~q  & ((\my_regfile|register[5].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[13].df|q~q )) # (!\my_regfile|d0|d1|and5~combout )))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~564 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[13]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N7
dffeas \my_regfile|register[1].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N5
dffeas \my_regfile|register[2].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~561 (
// Equation(s):
// \my_regfile|data_readRegA[13]~561_combout  = (\my_regfile|register[1].df|dffe_array[13].df|q~q  & (((\my_regfile|register[2].df|dffe_array[13].df|q~q )) # (!\my_regfile|d0|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~561 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[13]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N15
dffeas \my_regfile|register[3].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N19
dffeas \my_regfile|register[4].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~164_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~562 (
// Equation(s):
// \my_regfile|data_readRegA[13]~562_combout  = (\my_regfile|d1|d0|and0~1_combout ) # ((\my_regfile|register[4].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d0|d1|and0~4_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\my_regfile|d1|d0|and0~1_combout ),
	.datab(\my_regfile|register[4].df|dffe_array[13].df|q~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~562 .lut_mask = 16'hEFFF;
defparam \my_regfile|data_readRegA[13]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~563 (
// Equation(s):
// \my_regfile|data_readRegA[13]~563_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[13]~562_combout  & ((\my_regfile|register[3].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|data_readRegA[13]~562_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~563 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[13]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~566 (
// Equation(s):
// \my_regfile|data_readRegA[13]~566_combout  = (\my_regfile|data_readRegA[13]~565_combout  & (\my_regfile|data_readRegA[13]~564_combout  & (\my_regfile|data_readRegA[13]~561_combout  & \my_regfile|data_readRegA[13]~563_combout )))

	.dataa(\my_regfile|data_readRegA[13]~565_combout ),
	.datab(\my_regfile|data_readRegA[13]~564_combout ),
	.datac(\my_regfile|data_readRegA[13]~561_combout ),
	.datad(\my_regfile|data_readRegA[13]~563_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~566 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~582 (
// Equation(s):
// \my_regfile|data_readRegA[13]~582_combout  = (\my_regfile|data_readRegA[13]~576_combout  & (\my_regfile|data_readRegA[13]~571_combout  & (\my_regfile|data_readRegA[13]~581_combout  & \my_regfile|data_readRegA[13]~566_combout )))

	.dataa(\my_regfile|data_readRegA[13]~576_combout ),
	.datab(\my_regfile|data_readRegA[13]~571_combout ),
	.datac(\my_regfile|data_readRegA[13]~581_combout ),
	.datad(\my_regfile|data_readRegA[13]~566_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~582 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \my_processor|my_alu|Add1~28 (
// Equation(s):
// \my_processor|my_alu|Add1~28_combout  = (\my_regfile|data_readRegA[14]~604_combout  & ((GND) # (!\my_processor|my_alu|Add1~27 ))) # (!\my_regfile|data_readRegA[14]~604_combout  & (\my_processor|my_alu|Add1~27  $ (GND)))
// \my_processor|my_alu|Add1~29  = CARRY((\my_regfile|data_readRegA[14]~604_combout ) # (!\my_processor|my_alu|Add1~27 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[14]~604_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~27 ),
	.combout(\my_processor|my_alu|Add1~28_combout ),
	.cout(\my_processor|my_alu|Add1~29 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~28 .lut_mask = 16'h3CCF;
defparam \my_processor|my_alu|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~102 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~102_combout  = (\my_processor|my_alu|ShiftLeft0~4_combout  & (\my_regfile|data_readRegA[31]~214_combout )) # (!\my_processor|my_alu|ShiftLeft0~4_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_regfile|data_readRegA[31]~214_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_regfile|data_readRegA[30]~256_combout )))))

	.dataa(\my_processor|my_alu|ShiftLeft0~4_combout ),
	.datab(\my_regfile|data_readRegA[31]~214_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_regfile|data_readRegA[30]~256_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~102 .lut_mask = 16'hCDC8;
defparam \my_processor|my_alu|ShiftRight0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \my_processor|data_writeReg[14]~44 (
// Equation(s):
// \my_processor|data_writeReg[14]~44_combout  = (\my_processor|my_alu|Selector22~4_combout  & (\my_processor|my_alu|Selector22~5_combout )) # (!\my_processor|my_alu|Selector22~4_combout  & ((\my_processor|my_alu|Selector22~5_combout  & 
// (\my_processor|my_alu|ShiftRight0~102_combout )) # (!\my_processor|my_alu|Selector22~5_combout  & ((\my_processor|my_alu|ShiftLeft0~63_combout )))))

	.dataa(\my_processor|my_alu|Selector22~4_combout ),
	.datab(\my_processor|my_alu|Selector22~5_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~102_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~44 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[14]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \my_processor|data_writeReg[14]~45 (
// Equation(s):
// \my_processor|data_writeReg[14]~45_combout  = (\my_processor|my_alu|Selector22~3_combout  & (((\my_processor|data_writeReg[14]~44_combout )))) # (!\my_processor|my_alu|Selector22~3_combout  & ((\my_processor|data_writeReg[14]~44_combout  & 
// (\my_processor|my_alu|ShiftRight0~92_combout )) # (!\my_processor|data_writeReg[14]~44_combout  & ((\my_processor|my_alu|ShiftRight0~90_combout )))))

	.dataa(\my_processor|my_alu|ShiftRight0~92_combout ),
	.datab(\my_processor|my_alu|Selector22~3_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~90_combout ),
	.datad(\my_processor|data_writeReg[14]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~45 .lut_mask = 16'hEE30;
defparam \my_processor|data_writeReg[14]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \my_processor|data_writeReg[14]~46 (
// Equation(s):
// \my_processor|data_writeReg[14]~46_combout  = (\my_processor|my_alu|Selector22~0_combout  & (!\my_processor|my_alu|Selector22~1_combout )) # (!\my_processor|my_alu|Selector22~0_combout  & ((\my_processor|my_alu|Selector22~1_combout  & 
// (\my_processor|my_alu|Add0~28_combout )) # (!\my_processor|my_alu|Selector22~1_combout  & ((\my_processor|data_writeReg[14]~45_combout )))))

	.dataa(\my_processor|my_alu|Selector22~0_combout ),
	.datab(\my_processor|my_alu|Selector22~1_combout ),
	.datac(\my_processor|my_alu|Add0~28_combout ),
	.datad(\my_processor|data_writeReg[14]~45_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~46 .lut_mask = 16'h7362;
defparam \my_processor|data_writeReg[14]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneive_lcell_comb \my_processor|data_writeReg[14]~47 (
// Equation(s):
// \my_processor|data_writeReg[14]~47_combout  = (\my_processor|my_alu|Selector22~2_combout  & ((\my_processor|data_writeReg[14]~46_combout  & ((\my_processor|my_alu|Add1~28_combout ))) # (!\my_processor|data_writeReg[14]~46_combout  & 
// (\my_regfile|data_readRegA[14]~604_combout )))) # (!\my_processor|my_alu|Selector22~2_combout  & (((\my_processor|data_writeReg[14]~46_combout ))))

	.dataa(\my_processor|my_alu|Selector22~2_combout ),
	.datab(\my_regfile|data_readRegA[14]~604_combout ),
	.datac(\my_processor|my_alu|Add1~28_combout ),
	.datad(\my_processor|data_writeReg[14]~46_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~47 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[14]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \my_processor|data_writeReg[14]~165 (
// Equation(s):
// \my_processor|data_writeReg[14]~165_combout  = (\my_processor|data_writeReg[14]~47_combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|cmp1|ad4~0_combout )))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~47_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~165 .lut_mask = 16'h7700;
defparam \my_processor|data_writeReg[14]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N21
dffeas \my_regfile|register[13].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N11
dffeas \my_regfile|register[14].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~591 (
// Equation(s):
// \my_regfile|data_readRegA[14]~591_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[14].df|q~q  & ((\my_regfile|register[13].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~591 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[14]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N27
dffeas \my_regfile|register[15].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N25
dffeas \my_regfile|register[16].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~592 (
// Equation(s):
// \my_regfile|data_readRegA[14]~592_combout  = (\my_regfile|register[15].df|dffe_array[14].df|q~q  & (((\my_regfile|register[16].df|dffe_array[14].df|q~q )) # (!\my_regfile|d0|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~592 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[14]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N27
dffeas \my_regfile|register[11].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N9
dffeas \my_regfile|register[12].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~590 (
// Equation(s):
// \my_regfile|data_readRegA[14]~590_combout  = (\my_regfile|register[11].df|dffe_array[14].df|q~q  & (((\my_regfile|register[12].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~590 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[14]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N15
dffeas \my_regfile|register[9].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N5
dffeas \my_regfile|register[10].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~589 (
// Equation(s):
// \my_regfile|data_readRegA[14]~589_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[14].df|q~q  & ((\my_regfile|register[10].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~589 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[14]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~593 (
// Equation(s):
// \my_regfile|data_readRegA[14]~593_combout  = (\my_regfile|data_readRegA[14]~591_combout  & (\my_regfile|data_readRegA[14]~592_combout  & (\my_regfile|data_readRegA[14]~590_combout  & \my_regfile|data_readRegA[14]~589_combout )))

	.dataa(\my_regfile|data_readRegA[14]~591_combout ),
	.datab(\my_regfile|data_readRegA[14]~592_combout ),
	.datac(\my_regfile|data_readRegA[14]~590_combout ),
	.datad(\my_regfile|data_readRegA[14]~589_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~593 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N3
dffeas \my_regfile|register[7].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N17
dffeas \my_regfile|register[8].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~587 (
// Equation(s):
// \my_regfile|data_readRegA[14]~587_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[14].df|q~q  & ((\my_regfile|register[8].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~587 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[14]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N1
dffeas \my_regfile|register[2].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N7
dffeas \my_regfile|register[1].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~583 (
// Equation(s):
// \my_regfile|data_readRegA[14]~583_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[14].df|q~q  & ((\my_regfile|register[2].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[14].df|q~q )) # (!\my_regfile|d0|d1|and2~combout )))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~583 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[14]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N11
dffeas \my_regfile|register[6].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N25
dffeas \my_regfile|register[5].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~586 (
// Equation(s):
// \my_regfile|data_readRegA[14]~586_combout  = (\my_regfile|register[6].df|dffe_array[14].df|q~q  & ((\my_regfile|register[5].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d0|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|register[5].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|d0|d1|and5~combout ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~586 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[14]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N23
dffeas \my_regfile|register[3].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N29
dffeas \my_regfile|register[4].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~584 (
// Equation(s):
// \my_regfile|data_readRegA[14]~584_combout  = (\my_regfile|d1|d0|and0~1_combout ) # (((\my_regfile|register[4].df|dffe_array[14].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout ))

	.dataa(\my_regfile|d1|d0|and0~1_combout ),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[14].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~584 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[14]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~585 (
// Equation(s):
// \my_regfile|data_readRegA[14]~585_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[14]~584_combout  & ((\my_regfile|register[3].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|data_readRegA[14]~584_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~585 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[14]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~588 (
// Equation(s):
// \my_regfile|data_readRegA[14]~588_combout  = (\my_regfile|data_readRegA[14]~587_combout  & (\my_regfile|data_readRegA[14]~583_combout  & (\my_regfile|data_readRegA[14]~586_combout  & \my_regfile|data_readRegA[14]~585_combout )))

	.dataa(\my_regfile|data_readRegA[14]~587_combout ),
	.datab(\my_regfile|data_readRegA[14]~583_combout ),
	.datac(\my_regfile|data_readRegA[14]~586_combout ),
	.datad(\my_regfile|data_readRegA[14]~585_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~588 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N27
dffeas \my_regfile|register[19].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N17
dffeas \my_regfile|register[20].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~595 (
// Equation(s):
// \my_regfile|data_readRegA[14]~595_combout  = (\my_regfile|register[19].df|dffe_array[14].df|q~q  & (((\my_regfile|register[20].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # (!\my_regfile|register[19].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~595 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[14]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N21
dffeas \my_regfile|register[24].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N23
dffeas \my_regfile|register[23].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~597 (
// Equation(s):
// \my_regfile|data_readRegA[14]~597_combout  = (\my_regfile|register[24].df|dffe_array[14].df|q~q  & (((\my_regfile|register[23].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # (!\my_regfile|register[24].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~597 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[14]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N1
dffeas \my_regfile|register[18].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N19
dffeas \my_regfile|register[17].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~594 (
// Equation(s):
// \my_regfile|data_readRegA[14]~594_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[14].df|q~q  & ((\my_regfile|register[17].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[14].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~594 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[14]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N11
dffeas \my_regfile|register[21].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N1
dffeas \my_regfile|register[22].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~596 (
// Equation(s):
// \my_regfile|data_readRegA[14]~596_combout  = (\my_regfile|register[21].df|dffe_array[14].df|q~q  & (((\my_regfile|register[22].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~596 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[14]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~598 (
// Equation(s):
// \my_regfile|data_readRegA[14]~598_combout  = (\my_regfile|data_readRegA[14]~595_combout  & (\my_regfile|data_readRegA[14]~597_combout  & (\my_regfile|data_readRegA[14]~594_combout  & \my_regfile|data_readRegA[14]~596_combout )))

	.dataa(\my_regfile|data_readRegA[14]~595_combout ),
	.datab(\my_regfile|data_readRegA[14]~597_combout ),
	.datac(\my_regfile|data_readRegA[14]~594_combout ),
	.datad(\my_regfile|data_readRegA[14]~596_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~598 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N17
dffeas \my_regfile|register[27].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N31
dffeas \my_regfile|register[28].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~600 (
// Equation(s):
// \my_regfile|data_readRegA[14]~600_combout  = (\my_regfile|d0|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[14].df|q~q  & ((\my_regfile|register[27].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d4|and3~combout )))) # 
// (!\my_regfile|d0|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and4~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~600 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[14]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N19
dffeas \my_regfile|register[29].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~601 (
// Equation(s):
// \my_regfile|data_readRegA[14]~601_combout  = (((\my_regfile|register[29].df|dffe_array[14].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and1~0_combout )) # (!\my_regfile|d0|d0|and2~2_combout )

	.dataa(\my_regfile|d0|d0|and2~2_combout ),
	.datab(\my_regfile|d0|d1|and1~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[14].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~601 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[14]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N9
dffeas \my_regfile|register[31].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N15
dffeas \my_regfile|register[30].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[14]~165_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~602 (
// Equation(s):
// \my_regfile|data_readRegA[14]~602_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[14].df|q~q  & ((\my_regfile|register[31].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[14].df|q~q )) # (!\my_regfile|d0|d4|and7~combout )))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~602 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[14]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N31
dffeas \my_regfile|register[25].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N9
dffeas \my_regfile|register[26].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~165_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~599 (
// Equation(s):
// \my_regfile|data_readRegA[14]~599_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[14].df|q~q  & ((\my_regfile|register[26].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~599 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[14]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~603 (
// Equation(s):
// \my_regfile|data_readRegA[14]~603_combout  = (\my_regfile|data_readRegA[14]~600_combout  & (\my_regfile|data_readRegA[14]~601_combout  & (\my_regfile|data_readRegA[14]~602_combout  & \my_regfile|data_readRegA[14]~599_combout )))

	.dataa(\my_regfile|data_readRegA[14]~600_combout ),
	.datab(\my_regfile|data_readRegA[14]~601_combout ),
	.datac(\my_regfile|data_readRegA[14]~602_combout ),
	.datad(\my_regfile|data_readRegA[14]~599_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~603 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~604 (
// Equation(s):
// \my_regfile|data_readRegA[14]~604_combout  = (\my_regfile|data_readRegA[14]~593_combout  & (\my_regfile|data_readRegA[14]~588_combout  & (\my_regfile|data_readRegA[14]~598_combout  & \my_regfile|data_readRegA[14]~603_combout )))

	.dataa(\my_regfile|data_readRegA[14]~593_combout ),
	.datab(\my_regfile|data_readRegA[14]~588_combout ),
	.datac(\my_regfile|data_readRegA[14]~598_combout ),
	.datad(\my_regfile|data_readRegA[14]~603_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~604 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \my_processor|data_writeReg[15]~48 (
// Equation(s):
// \my_processor|data_writeReg[15]~48_combout  = (\my_processor|my_alu|Selector22~5_combout  & ((\my_processor|my_alu|Selector22~4_combout ) # ((\my_regfile|data_readRegA[31]~214_combout )))) # (!\my_processor|my_alu|Selector22~5_combout  & 
// (!\my_processor|my_alu|Selector22~4_combout  & (\my_processor|my_alu|ShiftLeft0~70_combout )))

	.dataa(\my_processor|my_alu|Selector22~5_combout ),
	.datab(\my_processor|my_alu|Selector22~4_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~70_combout ),
	.datad(\my_regfile|data_readRegA[31]~214_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~48 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N10
cycloneive_lcell_comb \my_processor|data_writeReg[15]~49 (
// Equation(s):
// \my_processor|data_writeReg[15]~49_combout  = (\my_processor|my_alu|Selector22~3_combout  & (((\my_processor|data_writeReg[15]~48_combout )))) # (!\my_processor|my_alu|Selector22~3_combout  & ((\my_processor|data_writeReg[15]~48_combout  & 
// (\my_processor|my_alu|ShiftRight0~95_combout )) # (!\my_processor|data_writeReg[15]~48_combout  & ((\my_processor|my_alu|ShiftRight0~94_combout )))))

	.dataa(\my_processor|my_alu|ShiftRight0~95_combout ),
	.datab(\my_processor|my_alu|Selector22~3_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~94_combout ),
	.datad(\my_processor|data_writeReg[15]~48_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~49 .lut_mask = 16'hEE30;
defparam \my_processor|data_writeReg[15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N20
cycloneive_lcell_comb \my_processor|data_writeReg[15]~50 (
// Equation(s):
// \my_processor|data_writeReg[15]~50_combout  = (\my_processor|my_alu|Selector22~1_combout  & (\my_processor|my_alu|Add0~30_combout  & (!\my_processor|my_alu|Selector22~0_combout ))) # (!\my_processor|my_alu|Selector22~1_combout  & 
// (((\my_processor|my_alu|Selector22~0_combout ) # (\my_processor|data_writeReg[15]~49_combout ))))

	.dataa(\my_processor|my_alu|Selector22~1_combout ),
	.datab(\my_processor|my_alu|Add0~30_combout ),
	.datac(\my_processor|my_alu|Selector22~0_combout ),
	.datad(\my_processor|data_writeReg[15]~49_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~50 .lut_mask = 16'h5D58;
defparam \my_processor|data_writeReg[15]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N6
cycloneive_lcell_comb \my_processor|data_writeReg[15]~51 (
// Equation(s):
// \my_processor|data_writeReg[15]~51_combout  = (\my_processor|my_alu|Selector22~2_combout  & ((\my_processor|data_writeReg[15]~50_combout  & ((\my_processor|my_alu|Add1~30_combout ))) # (!\my_processor|data_writeReg[15]~50_combout  & 
// (\my_regfile|data_readRegA[15]~560_combout )))) # (!\my_processor|my_alu|Selector22~2_combout  & (((\my_processor|data_writeReg[15]~50_combout ))))

	.dataa(\my_processor|my_alu|Selector22~2_combout ),
	.datab(\my_regfile|data_readRegA[15]~560_combout ),
	.datac(\my_processor|my_alu|Add1~30_combout ),
	.datad(\my_processor|data_writeReg[15]~50_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~51 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
cycloneive_lcell_comb \my_processor|data_writeReg[15]~166 (
// Equation(s):
// \my_processor|data_writeReg[15]~166_combout  = (\my_processor|data_writeReg[15]~51_combout  & ((!\my_processor|cmp1|ad4~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|cmp1|ad4~0_combout ),
	.datad(\my_processor|data_writeReg[15]~51_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~166 .lut_mask = 16'h3F00;
defparam \my_processor|data_writeReg[15]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N9
dffeas \my_regfile|register[7].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N27
dffeas \my_regfile|register[8].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~544 (
// Equation(s):
// \my_regfile|data_readRegA[15]~544_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[15].df|q~q  & ((\my_regfile|register[8].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~544 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[15]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N23
dffeas \my_regfile|register[6].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \my_regfile|register[5].df|dffe_array[15].df|q~feeder (
// Equation(s):
// \my_regfile|register[5].df|dffe_array[15].df|q~feeder_combout  = \my_processor|data_writeReg[15]~166_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[15]~166_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[5].df|dffe_array[15].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[15].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[5].df|dffe_array[15].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N21
dffeas \my_regfile|register[5].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].df|dffe_array[15].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~543 (
// Equation(s):
// \my_regfile|data_readRegA[15]~543_combout  = (\my_regfile|register[6].df|dffe_array[15].df|q~q  & (((\my_regfile|register[5].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|d0|d1|and5~combout ),
	.datad(\my_regfile|register[5].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~543 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[15]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N19
dffeas \my_regfile|register[3].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y35_N27
dffeas \my_regfile|register[4].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~541 (
// Equation(s):
// \my_regfile|data_readRegA[15]~541_combout  = ((\my_regfile|d1|d0|and0~1_combout ) # ((\my_regfile|register[4].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d1|d0|and0~1_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~541 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[15]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~542 (
// Equation(s):
// \my_regfile|data_readRegA[15]~542_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[15]~541_combout  & ((\my_regfile|register[3].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|data_readRegA[15]~541_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~542 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[15]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N31
dffeas \my_regfile|register[1].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N13
dffeas \my_regfile|register[2].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~540 (
// Equation(s):
// \my_regfile|data_readRegA[15]~540_combout  = (\my_regfile|register[1].df|dffe_array[15].df|q~q  & (((\my_regfile|register[2].df|dffe_array[15].df|q~q )) # (!\my_regfile|d0|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~540 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[15]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~545 (
// Equation(s):
// \my_regfile|data_readRegA[15]~545_combout  = (\my_regfile|data_readRegA[15]~544_combout  & (\my_regfile|data_readRegA[15]~543_combout  & (\my_regfile|data_readRegA[15]~542_combout  & \my_regfile|data_readRegA[15]~540_combout )))

	.dataa(\my_regfile|data_readRegA[15]~544_combout ),
	.datab(\my_regfile|data_readRegA[15]~543_combout ),
	.datac(\my_regfile|data_readRegA[15]~542_combout ),
	.datad(\my_regfile|data_readRegA[15]~540_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~545 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N19
dffeas \my_regfile|register[21].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N9
dffeas \my_regfile|register[22].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~553 (
// Equation(s):
// \my_regfile|data_readRegA[15]~553_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[15].df|q~q  & ((\my_regfile|register[21].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~553 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[15]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N27
dffeas \my_regfile|register[23].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N17
dffeas \my_regfile|register[24].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~554 (
// Equation(s):
// \my_regfile|data_readRegA[15]~554_combout  = (\my_regfile|register[23].df|dffe_array[15].df|q~q  & (((\my_regfile|register[24].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~554 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[15]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N3
dffeas \my_regfile|register[19].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N9
dffeas \my_regfile|register[20].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~552 (
// Equation(s):
// \my_regfile|data_readRegA[15]~552_combout  = (\my_regfile|register[19].df|dffe_array[15].df|q~q  & (((\my_regfile|register[20].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # (!\my_regfile|register[19].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~552 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[15]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N1
dffeas \my_regfile|register[17].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N23
dffeas \my_regfile|register[18].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~551 (
// Equation(s):
// \my_regfile|data_readRegA[15]~551_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[15].df|q~q  & ((\my_regfile|register[17].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d0|d3|and1~combout ))))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~551 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[15]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~555 (
// Equation(s):
// \my_regfile|data_readRegA[15]~555_combout  = (\my_regfile|data_readRegA[15]~553_combout  & (\my_regfile|data_readRegA[15]~554_combout  & (\my_regfile|data_readRegA[15]~552_combout  & \my_regfile|data_readRegA[15]~551_combout )))

	.dataa(\my_regfile|data_readRegA[15]~553_combout ),
	.datab(\my_regfile|data_readRegA[15]~554_combout ),
	.datac(\my_regfile|data_readRegA[15]~552_combout ),
	.datad(\my_regfile|data_readRegA[15]~551_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~555 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N23
dffeas \my_regfile|register[31].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N29
dffeas \my_regfile|register[30].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~558 (
// Equation(s):
// \my_regfile|data_readRegA[15]~558_combout  = (\my_regfile|register[31].df|dffe_array[15].df|q~q  & ((\my_regfile|register[30].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d0|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|register[30].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|d0|d4|and6~combout ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~558 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[15]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N23
dffeas \my_regfile|register[29].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~754 (
// Equation(s):
// \my_regfile|data_readRegA[15]~754_combout  = (((\my_regfile|register[29].df|dffe_array[15].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|d0|d2|and5~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[15].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~754_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~754 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[15]~754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N31
dffeas \my_regfile|register[25].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N17
dffeas \my_regfile|register[26].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~556 (
// Equation(s):
// \my_regfile|data_readRegA[15]~556_combout  = (\my_regfile|register[25].df|dffe_array[15].df|q~q  & (((\my_regfile|register[26].df|dffe_array[15].df|q~q )) # (!\my_regfile|d0|d4|and2~combout ))) # (!\my_regfile|register[25].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~556 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[15]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N27
dffeas \my_regfile|register[28].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N25
dffeas \my_regfile|register[27].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~557 (
// Equation(s):
// \my_regfile|data_readRegA[15]~557_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[15].df|q~q  & ((\my_regfile|register[28].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[15].df|q~q )) # (!\my_regfile|d0|d4|and4~combout )))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|d0|d4|and4~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[27].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~557 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[15]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~559 (
// Equation(s):
// \my_regfile|data_readRegA[15]~559_combout  = (\my_regfile|data_readRegA[15]~558_combout  & (\my_regfile|data_readRegA[15]~754_combout  & (\my_regfile|data_readRegA[15]~556_combout  & \my_regfile|data_readRegA[15]~557_combout )))

	.dataa(\my_regfile|data_readRegA[15]~558_combout ),
	.datab(\my_regfile|data_readRegA[15]~754_combout ),
	.datac(\my_regfile|data_readRegA[15]~556_combout ),
	.datad(\my_regfile|data_readRegA[15]~557_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~559 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N19
dffeas \my_regfile|register[9].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N25
dffeas \my_regfile|register[10].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~546 (
// Equation(s):
// \my_regfile|data_readRegA[15]~546_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[15].df|q~q  & ((\my_regfile|register[10].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~546 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[15]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N13
dffeas \my_regfile|register[11].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N31
dffeas \my_regfile|register[12].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~547 (
// Equation(s):
// \my_regfile|data_readRegA[15]~547_combout  = (\my_regfile|register[11].df|dffe_array[15].df|q~q  & (((\my_regfile|register[12].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~547 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[15]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N29
dffeas \my_regfile|register[15].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N7
dffeas \my_regfile|register[16].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~549 (
// Equation(s):
// \my_regfile|data_readRegA[15]~549_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[15].df|q~q  & ((\my_regfile|register[15].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~549 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[15]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N27
dffeas \my_regfile|register[13].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N25
dffeas \my_regfile|register[14].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~548 (
// Equation(s):
// \my_regfile|data_readRegA[15]~548_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[15].df|q~q  & ((\my_regfile|register[13].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~548 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[15]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~550 (
// Equation(s):
// \my_regfile|data_readRegA[15]~550_combout  = (\my_regfile|data_readRegA[15]~546_combout  & (\my_regfile|data_readRegA[15]~547_combout  & (\my_regfile|data_readRegA[15]~549_combout  & \my_regfile|data_readRegA[15]~548_combout )))

	.dataa(\my_regfile|data_readRegA[15]~546_combout ),
	.datab(\my_regfile|data_readRegA[15]~547_combout ),
	.datac(\my_regfile|data_readRegA[15]~549_combout ),
	.datad(\my_regfile|data_readRegA[15]~548_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~550 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~560 (
// Equation(s):
// \my_regfile|data_readRegA[15]~560_combout  = (\my_regfile|data_readRegA[15]~545_combout  & (\my_regfile|data_readRegA[15]~555_combout  & (\my_regfile|data_readRegA[15]~559_combout  & \my_regfile|data_readRegA[15]~550_combout )))

	.dataa(\my_regfile|data_readRegA[15]~545_combout ),
	.datab(\my_regfile|data_readRegA[15]~555_combout ),
	.datac(\my_regfile|data_readRegA[15]~559_combout ),
	.datad(\my_regfile|data_readRegA[15]~550_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~560 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~50 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~50_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[15]~560_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[13]~582_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[15]~560_combout ),
	.datad(\my_regfile|data_readRegA[13]~582_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~50 .lut_mask = 16'h3120;
defparam \my_processor|my_alu|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~51 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~50_combout ) # ((\my_processor|my_alu|ShiftRight0~49_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftRight0~48_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftRight0~50_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~49_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~51 .lut_mask = 16'hFDA8;
defparam \my_processor|my_alu|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~43 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~43_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[4]~193_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[3]~85_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[4]~193_combout ),
	.datad(\my_regfile|data_readRegA[3]~85_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~43 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector30~3 (
// Equation(s):
// \my_processor|my_alu|Selector30~3_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[2]~106_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[1]~63_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[1]~63_combout ),
	.datad(\my_regfile|data_readRegA[2]~106_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~3 .lut_mask = 16'h5410;
defparam \my_processor|my_alu|Selector30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector30~4 (
// Equation(s):
// \my_processor|my_alu|Selector30~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|Selector30~3_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftRight0~43_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~43_combout ),
	.datad(\my_processor|my_alu|Selector30~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~4 .lut_mask = 16'h3320;
defparam \my_processor|my_alu|Selector30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector30~5 (
// Equation(s):
// \my_processor|my_alu|Selector30~5_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|Selector30~4_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|my_alu|ShiftRight0~46_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|Selector30~4_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~5 .lut_mask = 16'h3230;
defparam \my_processor|my_alu|Selector30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \my_processor|my_alu|Selector30~6 (
// Equation(s):
// \my_processor|my_alu|Selector30~6_combout  = (\my_processor|alu_opcode[0]~9_combout  & ((\my_processor|my_alu|Selector30~5_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftRight0~51_combout ))))

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftRight0~51_combout ),
	.datad(\my_processor|my_alu|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~6 .lut_mask = 16'hAA80;
defparam \my_processor|my_alu|Selector30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \my_processor|data_writeReg[16]~26 (
// Equation(s):
// \my_processor|data_writeReg[16]~26_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (!\my_processor|alu_opcode[2]~6_combout  & \my_imem|altsyncram_component|auto_generated|q_a [2]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|alu_opcode[2]~6_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~26 .lut_mask = 16'h0C00;
defparam \my_processor|data_writeReg[16]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector30~1 (
// Equation(s):
// \my_processor|my_alu|Selector30~1_combout  = (\my_processor|data_writeReg[16]~26_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftRight0~36_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [10] & (\my_processor|my_alu|ShiftRight0~41_combout ))))

	.dataa(\my_processor|data_writeReg[16]~26_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftRight0~41_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~1 .lut_mask = 16'hA820;
defparam \my_processor|my_alu|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector30~7 (
// Equation(s):
// \my_processor|my_alu|Selector30~7_combout  = (\my_processor|my_alu|Selector30~1_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|my_alu|Selector30~2_combout ) # (\my_processor|my_alu|Selector30~6_combout ))))

	.dataa(\my_processor|my_alu|Selector30~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|Selector30~6_combout ),
	.datad(\my_processor|my_alu|Selector30~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~7 .lut_mask = 16'hFF32;
defparam \my_processor|my_alu|Selector30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector30~8 (
// Equation(s):
// \my_processor|my_alu|Selector30~8_combout  = (!\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|alu_opcode[1]~7_combout  & (\my_processor|my_alu|Add0~2_combout )) # (!\my_processor|alu_opcode[1]~7_combout  & 
// ((\my_processor|my_alu|Selector30~7_combout )))))

	.dataa(\my_processor|alu_opcode[1]~7_combout ),
	.datab(\my_processor|alu_opcode[2]~8_combout ),
	.datac(\my_processor|my_alu|Add0~2_combout ),
	.datad(\my_processor|my_alu|Selector30~7_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~8 .lut_mask = 16'h3120;
defparam \my_processor|my_alu|Selector30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector30~10 (
// Equation(s):
// \my_processor|my_alu|Selector30~10_combout  = (\my_processor|my_alu|Selector30~8_combout ) # ((\my_processor|alu_opcode[0]~9_combout  & (\my_processor|alu_opcode[2]~8_combout  & \my_processor|my_alu|Selector30~9_combout )))

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(\my_processor|alu_opcode[2]~8_combout ),
	.datac(\my_processor|my_alu|Selector30~9_combout ),
	.datad(\my_processor|my_alu|Selector30~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~10 .lut_mask = 16'hFF80;
defparam \my_processor|my_alu|Selector30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
cycloneive_lcell_comb \my_processor|data_writeReg[1]~29 (
// Equation(s):
// \my_processor|data_writeReg[1]~29_combout  = (\my_processor|data_writeReg[16]~27_combout  & ((\my_processor|my_alu|Selector30~12_combout ) # ((!\my_processor|my_alu|Selector31~16_combout  & \my_processor|my_alu|Selector30~10_combout ))))

	.dataa(\my_processor|data_writeReg[16]~27_combout ),
	.datab(\my_processor|my_alu|Selector31~16_combout ),
	.datac(\my_processor|my_alu|Selector30~12_combout ),
	.datad(\my_processor|my_alu|Selector30~10_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~29 .lut_mask = 16'hA2A0;
defparam \my_processor|data_writeReg[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N9
dffeas \my_regfile|register[24].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N11
dffeas \my_regfile|register[23].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~56 (
// Equation(s):
// \my_regfile|data_readRegA[1]~56_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[1].df|q~q  & ((\my_regfile|register[24].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~56 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[1]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N19
dffeas \my_regfile|register[21].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N17
dffeas \my_regfile|register[22].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~55 (
// Equation(s):
// \my_regfile|data_readRegA[1]~55_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[1].df|q~q  & ((\my_regfile|register[21].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[1].df|q~q ) # ((!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~55 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[1]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N5
dffeas \my_regfile|register[20].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N3
dffeas \my_regfile|register[19].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~54 (
// Equation(s):
// \my_regfile|data_readRegA[1]~54_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[1].df|q~q  & ((\my_regfile|register[20].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~54 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[1]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N17
dffeas \my_regfile|register[18].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N3
dffeas \my_regfile|register[17].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~53 (
// Equation(s):
// \my_regfile|data_readRegA[1]~53_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[1].df|q~q  & ((\my_regfile|register[17].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~53 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[1]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~57 (
// Equation(s):
// \my_regfile|data_readRegA[1]~57_combout  = (\my_regfile|data_readRegA[1]~56_combout  & (\my_regfile|data_readRegA[1]~55_combout  & (\my_regfile|data_readRegA[1]~54_combout  & \my_regfile|data_readRegA[1]~53_combout )))

	.dataa(\my_regfile|data_readRegA[1]~56_combout ),
	.datab(\my_regfile|data_readRegA[1]~55_combout ),
	.datac(\my_regfile|data_readRegA[1]~54_combout ),
	.datad(\my_regfile|data_readRegA[1]~53_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~57 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N27
dffeas \my_regfile|register[27].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N29
dffeas \my_regfile|register[28].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~59 (
// Equation(s):
// \my_regfile|data_readRegA[1]~59_combout  = (\my_regfile|register[27].df|dffe_array[1].df|q~q  & (((\my_regfile|register[28].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # (!\my_regfile|register[27].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~59 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[1]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N5
dffeas \my_regfile|register[30].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N15
dffeas \my_regfile|register[31].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~61 (
// Equation(s):
// \my_regfile|data_readRegA[1]~61_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[1].df|q~q  & ((\my_regfile|register[31].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~61 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[1]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N17
dffeas \my_regfile|register[29].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~60 (
// Equation(s):
// \my_regfile|data_readRegA[1]~60_combout  = (((\my_regfile|register[29].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d1|and1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d0|and2~2_combout )

	.dataa(\my_regfile|d0|d0|and2~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d0|d1|and1~0_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~60 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[1]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N9
dffeas \my_regfile|register[26].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N7
dffeas \my_regfile|register[25].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~58 (
// Equation(s):
// \my_regfile|data_readRegA[1]~58_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[1].df|q~q  & ((\my_regfile|register[26].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d4|and2~combout )))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~58 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[1]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~62 (
// Equation(s):
// \my_regfile|data_readRegA[1]~62_combout  = (\my_regfile|data_readRegA[1]~59_combout  & (\my_regfile|data_readRegA[1]~61_combout  & (\my_regfile|data_readRegA[1]~60_combout  & \my_regfile|data_readRegA[1]~58_combout )))

	.dataa(\my_regfile|data_readRegA[1]~59_combout ),
	.datab(\my_regfile|data_readRegA[1]~61_combout ),
	.datac(\my_regfile|data_readRegA[1]~60_combout ),
	.datad(\my_regfile|data_readRegA[1]~58_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~62 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N19
dffeas \my_regfile|register[9].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N13
dffeas \my_regfile|register[10].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~48 (
// Equation(s):
// \my_regfile|data_readRegA[1]~48_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[1].df|q~q  & ((\my_regfile|register[9].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[1].df|q~q ) # ((!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~48 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[1]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N27
dffeas \my_regfile|register[13].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N13
dffeas \my_regfile|register[14].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~50 (
// Equation(s):
// \my_regfile|data_readRegA[1]~50_combout  = (\my_regfile|register[13].df|dffe_array[1].df|q~q  & (((\my_regfile|register[14].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~50 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[1]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N23
dffeas \my_regfile|register[15].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N13
dffeas \my_regfile|register[16].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~51 (
// Equation(s):
// \my_regfile|data_readRegA[1]~51_combout  = (\my_regfile|register[15].df|dffe_array[1].df|q~q  & (((\my_regfile|register[16].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~51 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[1]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N13
dffeas \my_regfile|register[12].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N7
dffeas \my_regfile|register[11].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~49 (
// Equation(s):
// \my_regfile|data_readRegA[1]~49_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[1].df|q~q  & ((\my_regfile|register[12].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d2|and4~combout )))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~49 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[1]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~52 (
// Equation(s):
// \my_regfile|data_readRegA[1]~52_combout  = (\my_regfile|data_readRegA[1]~48_combout  & (\my_regfile|data_readRegA[1]~50_combout  & (\my_regfile|data_readRegA[1]~51_combout  & \my_regfile|data_readRegA[1]~49_combout )))

	.dataa(\my_regfile|data_readRegA[1]~48_combout ),
	.datab(\my_regfile|data_readRegA[1]~50_combout ),
	.datac(\my_regfile|data_readRegA[1]~51_combout ),
	.datad(\my_regfile|data_readRegA[1]~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~52 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N13
dffeas \my_regfile|register[2].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N11
dffeas \my_regfile|register[1].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~42 (
// Equation(s):
// \my_regfile|data_readRegA[1]~42_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[1].df|q~q  & ((\my_regfile|register[1].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~42 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N29
dffeas \my_regfile|register[3].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N3
dffeas \my_regfile|register[4].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~43 (
// Equation(s):
// \my_regfile|data_readRegA[1]~43_combout  = ((\my_regfile|d1|d0|and0~1_combout ) # ((\my_regfile|register[4].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d1|d0|and0~1_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~43 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~44 (
// Equation(s):
// \my_regfile|data_readRegA[1]~44_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[1]~43_combout  & ((\my_regfile|register[3].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|data_readRegA[1]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~44 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N1
dffeas \my_regfile|register[6].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N19
dffeas \my_regfile|register[5].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~45 (
// Equation(s):
// \my_regfile|data_readRegA[1]~45_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[1].df|q~q  & ((\my_regfile|register[6].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d1|and6~combout )))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~45 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N11
dffeas \my_regfile|register[7].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N25
dffeas \my_regfile|register[8].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~46 (
// Equation(s):
// \my_regfile|data_readRegA[1]~46_combout  = (\my_regfile|register[7].df|dffe_array[1].df|q~q  & (((\my_regfile|register[8].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~46 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[1]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~47 (
// Equation(s):
// \my_regfile|data_readRegA[1]~47_combout  = (\my_regfile|data_readRegA[1]~42_combout  & (\my_regfile|data_readRegA[1]~44_combout  & (\my_regfile|data_readRegA[1]~45_combout  & \my_regfile|data_readRegA[1]~46_combout )))

	.dataa(\my_regfile|data_readRegA[1]~42_combout ),
	.datab(\my_regfile|data_readRegA[1]~44_combout ),
	.datac(\my_regfile|data_readRegA[1]~45_combout ),
	.datad(\my_regfile|data_readRegA[1]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~47 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~63 (
// Equation(s):
// \my_regfile|data_readRegA[1]~63_combout  = (\my_regfile|data_readRegA[1]~57_combout  & (\my_regfile|data_readRegA[1]~62_combout  & (\my_regfile|data_readRegA[1]~52_combout  & \my_regfile|data_readRegA[1]~47_combout )))

	.dataa(\my_regfile|data_readRegA[1]~57_combout ),
	.datab(\my_regfile|data_readRegA[1]~62_combout ),
	.datac(\my_regfile|data_readRegA[1]~52_combout ),
	.datad(\my_regfile|data_readRegA[1]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~63 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \my_processor|my_alu|Add0~4 (
// Equation(s):
// \my_processor|my_alu|Add0~4_combout  = (\my_regfile|data_readRegA[2]~106_combout  & (\my_processor|my_alu|Add0~3  $ (GND))) # (!\my_regfile|data_readRegA[2]~106_combout  & (!\my_processor|my_alu|Add0~3  & VCC))
// \my_processor|my_alu|Add0~5  = CARRY((\my_regfile|data_readRegA[2]~106_combout  & !\my_processor|my_alu|Add0~3 ))

	.dataa(\my_regfile|data_readRegA[2]~106_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~3 ),
	.combout(\my_processor|my_alu|Add0~4_combout ),
	.cout(\my_processor|my_alu|Add0~5 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~4 .lut_mask = 16'hA50A;
defparam \my_processor|my_alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector29~8 (
// Equation(s):
// \my_processor|my_alu|Selector29~8_combout  = ((\my_processor|alu_opcode[2]~6_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [2] & !\my_imem|altsyncram_component|auto_generated|q_a [11]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [4])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|alu_opcode[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~8 .lut_mask = 16'hFF57;
defparam \my_processor|my_alu|Selector29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector29~10 (
// Equation(s):
// \my_processor|my_alu|Selector29~10_combout  = (\my_processor|my_alu|Selector29~9_combout  & (\my_processor|my_alu|Selector29~8_combout  & (\my_processor|my_alu|ShiftLeft0~10_combout ))) # (!\my_processor|my_alu|Selector29~9_combout  & 
// (((\my_processor|my_alu|Add1~4_combout )) # (!\my_processor|my_alu|Selector29~8_combout )))

	.dataa(\my_processor|my_alu|Selector29~9_combout ),
	.datab(\my_processor|my_alu|Selector29~8_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~10_combout ),
	.datad(\my_processor|my_alu|Add1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~10 .lut_mask = 16'hD591;
defparam \my_processor|my_alu|Selector29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector29~5 (
// Equation(s):
// \my_processor|my_alu|Selector29~5_combout  = (\my_processor|my_alu|Selector29~4_combout  & (!\my_processor|my_alu|ShiftRight0~42_combout )) # (!\my_processor|my_alu|Selector29~4_combout  & ((\my_processor|my_alu|ShiftRight0~42_combout  & 
// (\my_processor|my_alu|ShiftRight0~6_combout )) # (!\my_processor|my_alu|ShiftRight0~42_combout  & ((\my_processor|my_alu|ShiftRight0~64_combout )))))

	.dataa(\my_processor|my_alu|Selector29~4_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~42_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~6_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~64_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~5 .lut_mask = 16'h7362;
defparam \my_processor|my_alu|Selector29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector29~6 (
// Equation(s):
// \my_processor|my_alu|Selector29~6_combout  = (\my_processor|my_alu|Selector29~4_combout  & ((\my_processor|my_alu|Selector29~5_combout  & (\my_processor|my_alu|ShiftRight0~70_combout )) # (!\my_processor|my_alu|Selector29~5_combout  & 
// ((\my_processor|my_alu|ShiftRight0~8_combout ))))) # (!\my_processor|my_alu|Selector29~4_combout  & (((\my_processor|my_alu|Selector29~5_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~70_combout ),
	.datab(\my_processor|my_alu|Selector29~4_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~8_combout ),
	.datad(\my_processor|my_alu|Selector29~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~6 .lut_mask = 16'hBBC0;
defparam \my_processor|my_alu|Selector29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector29~11 (
// Equation(s):
// \my_processor|my_alu|Selector29~11_combout  = (\my_processor|my_alu|Selector29~7_combout  & ((\my_processor|my_alu|Selector29~10_combout  & ((\my_processor|my_alu|Selector29~6_combout ))) # (!\my_processor|my_alu|Selector29~10_combout  & 
// (\my_processor|my_alu|ShiftRight0~61_combout )))) # (!\my_processor|my_alu|Selector29~7_combout  & (((\my_processor|my_alu|Selector29~10_combout ))))

	.dataa(\my_processor|my_alu|Selector29~7_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~61_combout ),
	.datac(\my_processor|my_alu|Selector29~10_combout ),
	.datad(\my_processor|my_alu|Selector29~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~11 .lut_mask = 16'hF858;
defparam \my_processor|my_alu|Selector29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector29~13 (
// Equation(s):
// \my_processor|my_alu|Selector29~13_combout  = (\my_processor|my_alu|Selector29~16_combout  & (((\my_processor|my_alu|Add0~4_combout )))) # (!\my_processor|my_alu|Selector29~16_combout  & (!\my_processor|my_alu|Selector29~12_combout  & 
// ((\my_processor|my_alu|Selector29~11_combout ))))

	.dataa(\my_processor|my_alu|Selector29~12_combout ),
	.datab(\my_processor|my_alu|Selector29~16_combout ),
	.datac(\my_processor|my_alu|Add0~4_combout ),
	.datad(\my_processor|my_alu|Selector29~11_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~13 .lut_mask = 16'hD1C0;
defparam \my_processor|my_alu|Selector29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \my_processor|data_writeReg[2]~30 (
// Equation(s):
// \my_processor|data_writeReg[2]~30_combout  = (\my_processor|data_writeReg[16]~27_combout  & ((\my_processor|my_alu|Selector29~13_combout ) # ((\my_processor|my_alu|Selector29~14_combout  & \my_regfile|data_readRegA[2]~106_combout ))))

	.dataa(\my_processor|my_alu|Selector29~14_combout ),
	.datab(\my_processor|data_writeReg[16]~27_combout ),
	.datac(\my_regfile|data_readRegA[2]~106_combout ),
	.datad(\my_processor|my_alu|Selector29~13_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~30 .lut_mask = 16'hCC80;
defparam \my_processor|data_writeReg[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N17
dffeas \my_regfile|register[16].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N19
dffeas \my_regfile|register[15].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~95 (
// Equation(s):
// \my_regfile|data_readRegA[2]~95_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[2].df|q~q  & ((\my_regfile|register[16].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d3|and0~combout )))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~95 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[2]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N23
dffeas \my_regfile|register[13].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N25
dffeas \my_regfile|register[14].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~94 (
// Equation(s):
// \my_regfile|data_readRegA[2]~94_combout  = (\my_regfile|register[13].df|dffe_array[2].df|q~q  & (((\my_regfile|register[14].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~94 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[2]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N31
dffeas \my_regfile|register[9].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N13
dffeas \my_regfile|register[10].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~92 (
// Equation(s):
// \my_regfile|data_readRegA[2]~92_combout  = (\my_regfile|register[9].df|dffe_array[2].df|q~q  & (((\my_regfile|register[10].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~92 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[2]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N11
dffeas \my_regfile|register[11].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N1
dffeas \my_regfile|register[12].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~93 (
// Equation(s):
// \my_regfile|data_readRegA[2]~93_combout  = (\my_regfile|register[11].df|dffe_array[2].df|q~q  & (((\my_regfile|register[12].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d2|and4~combout ))) # (!\my_regfile|register[11].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~93 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[2]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~96 (
// Equation(s):
// \my_regfile|data_readRegA[2]~96_combout  = (\my_regfile|data_readRegA[2]~95_combout  & (\my_regfile|data_readRegA[2]~94_combout  & (\my_regfile|data_readRegA[2]~92_combout  & \my_regfile|data_readRegA[2]~93_combout )))

	.dataa(\my_regfile|data_readRegA[2]~95_combout ),
	.datab(\my_regfile|data_readRegA[2]~94_combout ),
	.datac(\my_regfile|data_readRegA[2]~92_combout ),
	.datad(\my_regfile|data_readRegA[2]~93_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~96 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N12
cycloneive_lcell_comb \my_regfile|register[22].df|dffe_array[2].df|q~feeder (
// Equation(s):
// \my_regfile|register[22].df|dffe_array[2].df|q~feeder_combout  = \my_processor|data_writeReg[2]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[22].df|dffe_array[2].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[2].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[22].df|dffe_array[2].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N13
dffeas \my_regfile|register[22].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].df|dffe_array[2].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N2
cycloneive_lcell_comb \my_regfile|register[21].df|dffe_array[2].df|q~feeder (
// Equation(s):
// \my_regfile|register[21].df|dffe_array[2].df|q~feeder_combout  = \my_processor|data_writeReg[2]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[21].df|dffe_array[2].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[2].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[21].df|dffe_array[2].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N3
dffeas \my_regfile|register[21].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].df|dffe_array[2].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~99 (
// Equation(s):
// \my_regfile|data_readRegA[2]~99_combout  = (\my_regfile|register[22].df|dffe_array[2].df|q~q  & (((\my_regfile|register[21].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # (!\my_regfile|register[22].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|d0|d3|and5~combout ),
	.datad(\my_regfile|register[21].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~99 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[2]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N21
dffeas \my_regfile|register[23].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N23
dffeas \my_regfile|register[24].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~100 (
// Equation(s):
// \my_regfile|data_readRegA[2]~100_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[2].df|q~q  & ((\my_regfile|register[23].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~100 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[2]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N27
dffeas \my_regfile|register[17].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N9
dffeas \my_regfile|register[18].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~97 (
// Equation(s):
// \my_regfile|data_readRegA[2]~97_combout  = (\my_regfile|register[17].df|dffe_array[2].df|q~q  & (((\my_regfile|register[18].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d0|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~97 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[2]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N27
dffeas \my_regfile|register[19].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N21
dffeas \my_regfile|register[20].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~98 (
// Equation(s):
// \my_regfile|data_readRegA[2]~98_combout  = (\my_regfile|register[19].df|dffe_array[2].df|q~q  & (((\my_regfile|register[20].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # (!\my_regfile|register[19].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~98 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[2]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~101 (
// Equation(s):
// \my_regfile|data_readRegA[2]~101_combout  = (\my_regfile|data_readRegA[2]~99_combout  & (\my_regfile|data_readRegA[2]~100_combout  & (\my_regfile|data_readRegA[2]~97_combout  & \my_regfile|data_readRegA[2]~98_combout )))

	.dataa(\my_regfile|data_readRegA[2]~99_combout ),
	.datab(\my_regfile|data_readRegA[2]~100_combout ),
	.datac(\my_regfile|data_readRegA[2]~97_combout ),
	.datad(\my_regfile|data_readRegA[2]~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~101 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N11
dffeas \my_regfile|register[29].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~746 (
// Equation(s):
// \my_regfile|data_readRegA[2]~746_combout  = (((\my_regfile|register[29].df|dffe_array[2].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|d0|d2|and5~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[2].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~746_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~746 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[2]~746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N15
dffeas \my_regfile|register[25].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N5
dffeas \my_regfile|register[26].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~102 (
// Equation(s):
// \my_regfile|data_readRegA[2]~102_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[2].df|q~q  & ((\my_regfile|register[26].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~102 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[2]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N27
dffeas \my_regfile|register[27].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N1
dffeas \my_regfile|register[28].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~103 (
// Equation(s):
// \my_regfile|data_readRegA[2]~103_combout  = (\my_regfile|register[27].df|dffe_array[2].df|q~q  & (((\my_regfile|register[28].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d4|and4~combout ))) # (!\my_regfile|register[27].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d0|d4|and4~combout ),
	.datac(\my_regfile|d0|d4|and3~combout ),
	.datad(\my_regfile|register[28].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~103 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegA[2]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N27
dffeas \my_regfile|register[30].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N25
dffeas \my_regfile|register[31].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~104 (
// Equation(s):
// \my_regfile|data_readRegA[2]~104_combout  = (\my_regfile|register[30].df|dffe_array[2].df|q~q  & (((\my_regfile|register[31].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d4|and7~combout ))) # (!\my_regfile|register[30].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|d0|d4|and6~combout ),
	.datad(\my_regfile|register[31].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~104 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegA[2]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~105 (
// Equation(s):
// \my_regfile|data_readRegA[2]~105_combout  = (\my_regfile|data_readRegA[2]~746_combout  & (\my_regfile|data_readRegA[2]~102_combout  & (\my_regfile|data_readRegA[2]~103_combout  & \my_regfile|data_readRegA[2]~104_combout )))

	.dataa(\my_regfile|data_readRegA[2]~746_combout ),
	.datab(\my_regfile|data_readRegA[2]~102_combout ),
	.datac(\my_regfile|data_readRegA[2]~103_combout ),
	.datad(\my_regfile|data_readRegA[2]~104_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~105 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N21
dffeas \my_regfile|register[4].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~87 (
// Equation(s):
// \my_regfile|data_readRegA[2]~87_combout  = ((\my_regfile|d1|d0|and0~1_combout ) # ((\my_regfile|register[4].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d1|d0|and0~1_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~87 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[2]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N7
dffeas \my_regfile|register[3].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~88 (
// Equation(s):
// \my_regfile|data_readRegA[2]~88_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[2]~87_combout  & ((\my_regfile|register[3].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|data_readRegA[2]~87_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~88 .lut_mask = 16'h4044;
defparam \my_regfile|data_readRegA[2]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N5
dffeas \my_regfile|register[6].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N3
dffeas \my_regfile|register[5].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~89 (
// Equation(s):
// \my_regfile|data_readRegA[2]~89_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[2].df|q~q  & ((\my_regfile|register[6].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d1|and6~combout )))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~89 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[2]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N11
dffeas \my_regfile|register[1].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N9
dffeas \my_regfile|register[2].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~86 (
// Equation(s):
// \my_regfile|data_readRegA[2]~86_combout  = (\my_regfile|register[1].df|dffe_array[2].df|q~q  & (((\my_regfile|register[2].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~86 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[2]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N3
dffeas \my_regfile|register[7].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N9
dffeas \my_regfile|register[8].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~90 (
// Equation(s):
// \my_regfile|data_readRegA[2]~90_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[2].df|q~q  & ((\my_regfile|register[8].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~90 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[2]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~91 (
// Equation(s):
// \my_regfile|data_readRegA[2]~91_combout  = (\my_regfile|data_readRegA[2]~88_combout  & (\my_regfile|data_readRegA[2]~89_combout  & (\my_regfile|data_readRegA[2]~86_combout  & \my_regfile|data_readRegA[2]~90_combout )))

	.dataa(\my_regfile|data_readRegA[2]~88_combout ),
	.datab(\my_regfile|data_readRegA[2]~89_combout ),
	.datac(\my_regfile|data_readRegA[2]~86_combout ),
	.datad(\my_regfile|data_readRegA[2]~90_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~91 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~106 (
// Equation(s):
// \my_regfile|data_readRegA[2]~106_combout  = (\my_regfile|data_readRegA[2]~96_combout  & (\my_regfile|data_readRegA[2]~101_combout  & (\my_regfile|data_readRegA[2]~105_combout  & \my_regfile|data_readRegA[2]~91_combout )))

	.dataa(\my_regfile|data_readRegA[2]~96_combout ),
	.datab(\my_regfile|data_readRegA[2]~101_combout ),
	.datac(\my_regfile|data_readRegA[2]~105_combout ),
	.datad(\my_regfile|data_readRegA[2]~91_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~106 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \my_processor|my_alu|Selector28~2 (
// Equation(s):
// \my_processor|my_alu|Selector28~2_combout  = (\my_processor|my_alu|Selector29~9_combout  & (\my_processor|my_alu|Selector29~8_combout  & ((\my_processor|my_alu|ShiftLeft0~12_combout )))) # (!\my_processor|my_alu|Selector29~9_combout  & 
// (((\my_processor|my_alu|Add1~6_combout )) # (!\my_processor|my_alu|Selector29~8_combout )))

	.dataa(\my_processor|my_alu|Selector29~9_combout ),
	.datab(\my_processor|my_alu|Selector29~8_combout ),
	.datac(\my_processor|my_alu|Add1~6_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~2 .lut_mask = 16'hD951;
defparam \my_processor|my_alu|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector28~0 (
// Equation(s):
// \my_processor|my_alu|Selector28~0_combout  = (\my_processor|my_alu|Selector29~4_combout  & (!\my_processor|my_alu|ShiftRight0~42_combout )) # (!\my_processor|my_alu|Selector29~4_combout  & ((\my_processor|my_alu|ShiftRight0~42_combout  & 
// (\my_processor|my_alu|ShiftRight0~43_combout )) # (!\my_processor|my_alu|ShiftRight0~42_combout  & ((\my_processor|my_alu|ShiftRight0~78_combout )))))

	.dataa(\my_processor|my_alu|Selector29~4_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~42_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~43_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~0 .lut_mask = 16'h7362;
defparam \my_processor|my_alu|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector28~1 (
// Equation(s):
// \my_processor|my_alu|Selector28~1_combout  = (\my_processor|my_alu|Selector29~4_combout  & ((\my_processor|my_alu|Selector28~0_combout  & ((\my_processor|my_alu|ShiftRight0~81_combout ))) # (!\my_processor|my_alu|Selector28~0_combout  & 
// (\my_processor|my_alu|ShiftRight0~45_combout )))) # (!\my_processor|my_alu|Selector29~4_combout  & (((\my_processor|my_alu|Selector28~0_combout ))))

	.dataa(\my_processor|my_alu|Selector29~4_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~45_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~81_combout ),
	.datad(\my_processor|my_alu|Selector28~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~1 .lut_mask = 16'hF588;
defparam \my_processor|my_alu|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector28~3 (
// Equation(s):
// \my_processor|my_alu|Selector28~3_combout  = (\my_processor|my_alu|Selector29~7_combout  & ((\my_processor|my_alu|Selector28~2_combout  & ((\my_processor|my_alu|Selector28~1_combout ))) # (!\my_processor|my_alu|Selector28~2_combout  & 
// (\my_processor|my_alu|ShiftRight0~77_combout )))) # (!\my_processor|my_alu|Selector29~7_combout  & (\my_processor|my_alu|Selector28~2_combout ))

	.dataa(\my_processor|my_alu|Selector29~7_combout ),
	.datab(\my_processor|my_alu|Selector28~2_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~77_combout ),
	.datad(\my_processor|my_alu|Selector28~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~3 .lut_mask = 16'hEC64;
defparam \my_processor|my_alu|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector28~4 (
// Equation(s):
// \my_processor|my_alu|Selector28~4_combout  = (\my_processor|my_alu|Selector29~16_combout  & (\my_processor|my_alu|Add0~6_combout )) # (!\my_processor|my_alu|Selector29~16_combout  & (((!\my_processor|my_alu|Selector29~12_combout  & 
// \my_processor|my_alu|Selector28~3_combout ))))

	.dataa(\my_processor|my_alu|Add0~6_combout ),
	.datab(\my_processor|my_alu|Selector29~12_combout ),
	.datac(\my_processor|my_alu|Selector29~16_combout ),
	.datad(\my_processor|my_alu|Selector28~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~4 .lut_mask = 16'hA3A0;
defparam \my_processor|my_alu|Selector28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \my_processor|data_writeReg[3]~31 (
// Equation(s):
// \my_processor|data_writeReg[3]~31_combout  = (\my_processor|data_writeReg[16]~27_combout  & ((\my_processor|my_alu|Selector28~4_combout ) # ((\my_regfile|data_readRegA[3]~85_combout  & \my_processor|my_alu|Selector29~14_combout ))))

	.dataa(\my_regfile|data_readRegA[3]~85_combout ),
	.datab(\my_processor|data_writeReg[16]~27_combout ),
	.datac(\my_processor|my_alu|Selector29~14_combout ),
	.datad(\my_processor|my_alu|Selector28~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~31 .lut_mask = 16'hCC80;
defparam \my_processor|data_writeReg[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N1
dffeas \my_regfile|register[12].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N19
dffeas \my_regfile|register[11].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~71 (
// Equation(s):
// \my_regfile|data_readRegA[3]~71_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[3].df|q~q  & ((\my_regfile|register[12].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d2|and4~combout )))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~71 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N19
dffeas \my_regfile|register[13].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N21
dffeas \my_regfile|register[14].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~72 (
// Equation(s):
// \my_regfile|data_readRegA[3]~72_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[3].df|q~q  & ((\my_regfile|register[13].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~72 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N23
dffeas \my_regfile|register[9].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N25
dffeas \my_regfile|register[10].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~70 (
// Equation(s):
// \my_regfile|data_readRegA[3]~70_combout  = (\my_regfile|register[9].df|dffe_array[3].df|q~q  & (((\my_regfile|register[10].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~70 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N5
dffeas \my_regfile|register[16].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N7
dffeas \my_regfile|register[15].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~73 (
// Equation(s):
// \my_regfile|data_readRegA[3]~73_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[3].df|q~q  & ((\my_regfile|register[16].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d3|and0~combout )))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~73 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~74 (
// Equation(s):
// \my_regfile|data_readRegA[3]~74_combout  = (\my_regfile|data_readRegA[3]~71_combout  & (\my_regfile|data_readRegA[3]~72_combout  & (\my_regfile|data_readRegA[3]~70_combout  & \my_regfile|data_readRegA[3]~73_combout )))

	.dataa(\my_regfile|data_readRegA[3]~71_combout ),
	.datab(\my_regfile|data_readRegA[3]~72_combout ),
	.datac(\my_regfile|data_readRegA[3]~70_combout ),
	.datad(\my_regfile|data_readRegA[3]~73_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~74 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N13
dffeas \my_regfile|register[20].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N10
cycloneive_lcell_comb \my_regfile|register[19].df|dffe_array[3].df|q~feeder (
// Equation(s):
// \my_regfile|register[19].df|dffe_array[3].df|q~feeder_combout  = \my_processor|data_writeReg[3]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[3]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[19].df|dffe_array[3].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[3].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[19].df|dffe_array[3].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N11
dffeas \my_regfile|register[19].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].df|dffe_array[3].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~76 (
// Equation(s):
// \my_regfile|data_readRegA[3]~76_combout  = (\my_regfile|register[20].df|dffe_array[3].df|q~q  & (((\my_regfile|register[19].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d3|and3~combout ))) # (!\my_regfile|register[20].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|d0|d3|and4~combout ),
	.datad(\my_regfile|register[19].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~76 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegA[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N27
dffeas \my_regfile|register[23].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N17
dffeas \my_regfile|register[24].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~78 (
// Equation(s):
// \my_regfile|data_readRegA[3]~78_combout  = (\my_regfile|register[23].df|dffe_array[3].df|q~q  & (((\my_regfile|register[24].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d4|and0~combout ))) # (!\my_regfile|register[23].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~78 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N3
dffeas \my_regfile|register[22].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N13
dffeas \my_regfile|register[21].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~77 (
// Equation(s):
// \my_regfile|data_readRegA[3]~77_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[3].df|q~q  & ((\my_regfile|register[21].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d3|and5~combout )))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~77 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N13
dffeas \my_regfile|register[18].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N7
dffeas \my_regfile|register[17].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~75 (
// Equation(s):
// \my_regfile|data_readRegA[3]~75_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[3].df|q~q  & ((\my_regfile|register[17].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~75 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~79 (
// Equation(s):
// \my_regfile|data_readRegA[3]~79_combout  = (\my_regfile|data_readRegA[3]~76_combout  & (\my_regfile|data_readRegA[3]~78_combout  & (\my_regfile|data_readRegA[3]~77_combout  & \my_regfile|data_readRegA[3]~75_combout )))

	.dataa(\my_regfile|data_readRegA[3]~76_combout ),
	.datab(\my_regfile|data_readRegA[3]~78_combout ),
	.datac(\my_regfile|data_readRegA[3]~77_combout ),
	.datad(\my_regfile|data_readRegA[3]~75_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~79 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N27
dffeas \my_regfile|register[5].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N29
dffeas \my_regfile|register[6].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~67 (
// Equation(s):
// \my_regfile|data_readRegA[3]~67_combout  = (\my_regfile|register[5].df|dffe_array[3].df|q~q  & (((\my_regfile|register[6].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~67 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N31
dffeas \my_regfile|register[1].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N17
dffeas \my_regfile|register[2].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~64 (
// Equation(s):
// \my_regfile|data_readRegA[3]~64_combout  = (\my_regfile|register[1].df|dffe_array[3].df|q~q  & (((\my_regfile|register[2].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~64 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N15
dffeas \my_regfile|register[3].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N1
dffeas \my_regfile|register[4].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~65 (
// Equation(s):
// \my_regfile|data_readRegA[3]~65_combout  = ((\my_regfile|d1|d0|and0~1_combout ) # ((\my_regfile|register[4].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d1|d0|and0~1_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~65 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~66 (
// Equation(s):
// \my_regfile|data_readRegA[3]~66_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[3]~65_combout  & ((\my_regfile|register[3].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|data_readRegA[3]~65_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~66 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N15
dffeas \my_regfile|register[7].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N17
dffeas \my_regfile|register[8].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~68 (
// Equation(s):
// \my_regfile|data_readRegA[3]~68_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[3].df|q~q  & ((\my_regfile|register[8].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~68 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~69 (
// Equation(s):
// \my_regfile|data_readRegA[3]~69_combout  = (\my_regfile|data_readRegA[3]~67_combout  & (\my_regfile|data_readRegA[3]~64_combout  & (\my_regfile|data_readRegA[3]~66_combout  & \my_regfile|data_readRegA[3]~68_combout )))

	.dataa(\my_regfile|data_readRegA[3]~67_combout ),
	.datab(\my_regfile|data_readRegA[3]~64_combout ),
	.datac(\my_regfile|data_readRegA[3]~66_combout ),
	.datad(\my_regfile|data_readRegA[3]~68_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~69 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N7
dffeas \my_regfile|register[29].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~82 (
// Equation(s):
// \my_regfile|data_readRegA[3]~82_combout  = (((\my_regfile|register[29].df|dffe_array[3].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and1~0_combout )) # (!\my_regfile|d0|d0|and2~2_combout )

	.dataa(\my_regfile|d0|d0|and2~2_combout ),
	.datab(\my_regfile|d0|d1|and1~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[3].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~82 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[3]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N19
dffeas \my_regfile|register[27].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N9
dffeas \my_regfile|register[28].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~81 (
// Equation(s):
// \my_regfile|data_readRegA[3]~81_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[3].df|q~q  & ((\my_regfile|register[28].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~81 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[3]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N23
dffeas \my_regfile|register[25].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N29
dffeas \my_regfile|register[26].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~80 (
// Equation(s):
// \my_regfile|data_readRegA[3]~80_combout  = (\my_regfile|register[25].df|dffe_array[3].df|q~q  & (((\my_regfile|register[26].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d4|and2~combout ))) # (!\my_regfile|register[25].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~80 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[3]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N29
dffeas \my_regfile|register[31].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N13
dffeas \my_regfile|register[30].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~83 (
// Equation(s):
// \my_regfile|data_readRegA[3]~83_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[3].df|q~q  & ((\my_regfile|register[31].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d4|and7~combout )))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~83 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[3]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~84 (
// Equation(s):
// \my_regfile|data_readRegA[3]~84_combout  = (\my_regfile|data_readRegA[3]~82_combout  & (\my_regfile|data_readRegA[3]~81_combout  & (\my_regfile|data_readRegA[3]~80_combout  & \my_regfile|data_readRegA[3]~83_combout )))

	.dataa(\my_regfile|data_readRegA[3]~82_combout ),
	.datab(\my_regfile|data_readRegA[3]~81_combout ),
	.datac(\my_regfile|data_readRegA[3]~80_combout ),
	.datad(\my_regfile|data_readRegA[3]~83_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~84 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~85 (
// Equation(s):
// \my_regfile|data_readRegA[3]~85_combout  = (\my_regfile|data_readRegA[3]~74_combout  & (\my_regfile|data_readRegA[3]~79_combout  & (\my_regfile|data_readRegA[3]~69_combout  & \my_regfile|data_readRegA[3]~84_combout )))

	.dataa(\my_regfile|data_readRegA[3]~74_combout ),
	.datab(\my_regfile|data_readRegA[3]~79_combout ),
	.datac(\my_regfile|data_readRegA[3]~69_combout ),
	.datad(\my_regfile|data_readRegA[3]~84_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~85 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~6 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[3]~85_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[2]~106_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[3]~85_combout ),
	.datad(\my_regfile|data_readRegA[2]~106_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~6 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector31~7 (
// Equation(s):
// \my_processor|my_alu|Selector31~7_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[1]~63_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & ((\my_regfile|data_readRegA[0]~41_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[1]~63_combout ),
	.datad(\my_regfile|data_readRegA[0]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~7 .lut_mask = 16'h5140;
defparam \my_processor|my_alu|Selector31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cycloneive_lcell_comb \my_processor|my_alu|Selector31~8 (
// Equation(s):
// \my_processor|my_alu|Selector31~8_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|Selector31~7_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftRight0~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~6_combout ),
	.datad(\my_processor|my_alu|Selector31~7_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~8 .lut_mask = 16'h3320;
defparam \my_processor|my_alu|Selector31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector31~9 (
// Equation(s):
// \my_processor|my_alu|Selector31~9_combout  = (\my_processor|alu_opcode[0]~9_combout  & ((\my_processor|my_alu|Selector31~8_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|my_alu|ShiftRight0~9_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|alu_opcode[0]~9_combout ),
	.datac(\my_processor|my_alu|Selector31~8_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~9 .lut_mask = 16'hC8C0;
defparam \my_processor|my_alu|Selector31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cycloneive_lcell_comb \my_processor|my_alu|Selector31~10 (
// Equation(s):
// \my_processor|my_alu|Selector31~10_combout  = (\my_processor|my_alu|Selector31~9_combout ) # ((\my_regfile|data_readRegA[0]~41_combout  & (!\my_processor|my_alu|ShiftLeft0~4_combout  & !\my_processor|alu_opcode[0]~9_combout )))

	.dataa(\my_regfile|data_readRegA[0]~41_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~4_combout ),
	.datac(\my_processor|alu_opcode[0]~9_combout ),
	.datad(\my_processor|my_alu|Selector31~9_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~10 .lut_mask = 16'hFF02;
defparam \my_processor|my_alu|Selector31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector31~12 (
// Equation(s):
// \my_processor|my_alu|Selector31~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_processor|my_alu|ShiftRight0~24_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (\my_processor|my_alu|ShiftRight0~31_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\my_processor|my_alu|ShiftRight0~31_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~12 .lut_mask = 16'hEC20;
defparam \my_processor|my_alu|Selector31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector31~13 (
// Equation(s):
// \my_processor|my_alu|Selector31~13_combout  = (\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|my_alu|Selector31~10_combout ) # ((\my_processor|alu_opcode[0]~9_combout  & \my_processor|my_alu|Selector31~12_combout )))) # 
// (!\my_processor|my_alu|Selector31~11_combout  & (\my_processor|alu_opcode[0]~9_combout  & ((\my_processor|my_alu|Selector31~12_combout ))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|alu_opcode[0]~9_combout ),
	.datac(\my_processor|my_alu|Selector31~10_combout ),
	.datad(\my_processor|my_alu|Selector31~12_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~13 .lut_mask = 16'hECA0;
defparam \my_processor|my_alu|Selector31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector31~14 (
// Equation(s):
// \my_processor|my_alu|Selector31~14_combout  = (\my_processor|alu_opcode[2]~8_combout  & (((\my_processor|my_alu|Selector31~6_combout )))) # (!\my_processor|alu_opcode[2]~8_combout  & (!\my_processor|alu_opcode[1]~7_combout  & 
// ((\my_processor|my_alu|Selector31~13_combout ))))

	.dataa(\my_processor|alu_opcode[1]~7_combout ),
	.datab(\my_processor|alu_opcode[2]~8_combout ),
	.datac(\my_processor|my_alu|Selector31~6_combout ),
	.datad(\my_processor|my_alu|Selector31~13_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~14 .lut_mask = 16'hD1C0;
defparam \my_processor|my_alu|Selector31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \my_processor|data_writeReg[0]~28 (
// Equation(s):
// \my_processor|data_writeReg[0]~28_combout  = (\my_processor|data_writeReg[16]~27_combout  & ((\my_processor|my_alu|Selector31~4_combout ) # ((!\my_processor|my_alu|Selector31~16_combout  & \my_processor|my_alu|Selector31~14_combout ))))

	.dataa(\my_processor|my_alu|Selector31~16_combout ),
	.datab(\my_processor|data_writeReg[16]~27_combout ),
	.datac(\my_processor|my_alu|Selector31~4_combout ),
	.datad(\my_processor|my_alu|Selector31~14_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~28 .lut_mask = 16'hC4C0;
defparam \my_processor|data_writeReg[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \my_regfile|register[2].df|dffe_array[0].df|q~feeder (
// Equation(s):
// \my_regfile|register[2].df|dffe_array[0].df|q~feeder_combout  = \my_processor|data_writeReg[0]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[2].df|dffe_array[0].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[0].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[2].df|dffe_array[0].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N27
dffeas \my_regfile|register[2].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].df|dffe_array[0].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~20 (
// Equation(s):
// \my_regfile|data_readRegA[0]~20_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[0].df|q~q  & ((\my_regfile|register[1].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~20 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~23 (
// Equation(s):
// \my_regfile|data_readRegA[0]~23_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[0].df|q~q  & ((\my_regfile|register[6].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d1|and6~combout )))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~23 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~21 (
// Equation(s):
// \my_regfile|data_readRegA[0]~21_combout  = (\my_regfile|d1|d0|and0~1_combout ) # (((\my_regfile|register[4].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d1|d0|and0~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~21 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~22 (
// Equation(s):
// \my_regfile|data_readRegA[0]~22_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[0]~21_combout  & ((\my_regfile|register[3].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|data_readRegA[0]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~22 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~24 (
// Equation(s):
// \my_regfile|data_readRegA[0]~24_combout  = (\my_regfile|register[8].df|dffe_array[0].df|q~q  & ((\my_regfile|register[7].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d0|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|register[7].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d0|d1|and7~combout ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~24 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~25 (
// Equation(s):
// \my_regfile|data_readRegA[0]~25_combout  = (\my_regfile|data_readRegA[0]~20_combout  & (\my_regfile|data_readRegA[0]~23_combout  & (\my_regfile|data_readRegA[0]~22_combout  & \my_regfile|data_readRegA[0]~24_combout )))

	.dataa(\my_regfile|data_readRegA[0]~20_combout ),
	.datab(\my_regfile|data_readRegA[0]~23_combout ),
	.datac(\my_regfile|data_readRegA[0]~22_combout ),
	.datad(\my_regfile|data_readRegA[0]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~25 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~27 (
// Equation(s):
// \my_regfile|data_readRegA[0]~27_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[0].df|q~q  & ((\my_regfile|register[11].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~27 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~26 (
// Equation(s):
// \my_regfile|data_readRegA[0]~26_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[0].df|q~q  & ((\my_regfile|register[10].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~26 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~29 (
// Equation(s):
// \my_regfile|data_readRegA[0]~29_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[0].df|q~q  & ((\my_regfile|register[15].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~29 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~28 (
// Equation(s):
// \my_regfile|data_readRegA[0]~28_combout  = (\my_regfile|register[14].df|dffe_array[0].df|q~q  & ((\my_regfile|register[13].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout )))) # (!\my_regfile|register[14].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|register[13].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d0|d2|and5~combout ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~28 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~30 (
// Equation(s):
// \my_regfile|data_readRegA[0]~30_combout  = (\my_regfile|data_readRegA[0]~27_combout  & (\my_regfile|data_readRegA[0]~26_combout  & (\my_regfile|data_readRegA[0]~29_combout  & \my_regfile|data_readRegA[0]~28_combout )))

	.dataa(\my_regfile|data_readRegA[0]~27_combout ),
	.datab(\my_regfile|data_readRegA[0]~26_combout ),
	.datac(\my_regfile|data_readRegA[0]~29_combout ),
	.datad(\my_regfile|data_readRegA[0]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~30 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~38 (
// Equation(s):
// \my_regfile|data_readRegA[0]~38_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[0].df|q~q  & ((\my_regfile|register[27].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d4|and3~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[27].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d4|and3~combout )))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~38 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~37 (
// Equation(s):
// \my_regfile|data_readRegA[0]~37_combout  = (\my_regfile|register[31].df|dffe_array[0].df|q~q  & (((\my_regfile|register[30].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d4|and6~combout ))) # (!\my_regfile|register[31].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~37 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~36 (
// Equation(s):
// \my_regfile|data_readRegA[0]~36_combout  = (((\my_regfile|register[28].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout )

	.dataa(\my_regfile|d0|d1|and0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d0|d0|and2~2_combout ),
	.datad(\my_regfile|register[28].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~36 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~39 (
// Equation(s):
// \my_regfile|data_readRegA[0]~39_combout  = (\my_regfile|d0|d4|and5~combout  & (\my_regfile|register[29].df|dffe_array[0].df|q~q  & ((\my_regfile|register[25].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and5~combout  & (((\my_regfile|register[25].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d4|and1~combout )))

	.dataa(\my_regfile|d0|d4|and5~combout ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[29].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~39 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~40 (
// Equation(s):
// \my_regfile|data_readRegA[0]~40_combout  = (\my_regfile|data_readRegA[0]~38_combout  & (\my_regfile|data_readRegA[0]~37_combout  & (\my_regfile|data_readRegA[0]~36_combout  & \my_regfile|data_readRegA[0]~39_combout )))

	.dataa(\my_regfile|data_readRegA[0]~38_combout ),
	.datab(\my_regfile|data_readRegA[0]~37_combout ),
	.datac(\my_regfile|data_readRegA[0]~36_combout ),
	.datad(\my_regfile|data_readRegA[0]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~40 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~32 (
// Equation(s):
// \my_regfile|data_readRegA[0]~32_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[0].df|q~q  & ((\my_regfile|register[20].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~32 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~33 (
// Equation(s):
// \my_regfile|data_readRegA[0]~33_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[0].df|q~q  & ((\my_regfile|register[22].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~33 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~31 (
// Equation(s):
// \my_regfile|data_readRegA[0]~31_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[0].df|q~q  & ((\my_regfile|register[17].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d3|and1~combout ))))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~31 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~34 (
// Equation(s):
// \my_regfile|data_readRegA[0]~34_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[0].df|q~q  & ((\my_regfile|register[24].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d0|d4|and0~combout ),
	.datad(\my_regfile|register[24].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~34 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~35 (
// Equation(s):
// \my_regfile|data_readRegA[0]~35_combout  = (\my_regfile|data_readRegA[0]~32_combout  & (\my_regfile|data_readRegA[0]~33_combout  & (\my_regfile|data_readRegA[0]~31_combout  & \my_regfile|data_readRegA[0]~34_combout )))

	.dataa(\my_regfile|data_readRegA[0]~32_combout ),
	.datab(\my_regfile|data_readRegA[0]~33_combout ),
	.datac(\my_regfile|data_readRegA[0]~31_combout ),
	.datad(\my_regfile|data_readRegA[0]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~35 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~41 (
// Equation(s):
// \my_regfile|data_readRegA[0]~41_combout  = (\my_regfile|data_readRegA[0]~25_combout  & (\my_regfile|data_readRegA[0]~30_combout  & (\my_regfile|data_readRegA[0]~40_combout  & \my_regfile|data_readRegA[0]~35_combout )))

	.dataa(\my_regfile|data_readRegA[0]~25_combout ),
	.datab(\my_regfile|data_readRegA[0]~30_combout ),
	.datac(\my_regfile|data_readRegA[0]~40_combout ),
	.datad(\my_regfile|data_readRegA[0]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~41 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~55 (
// Equation(s):
// \my_regfile|data_readRegB[0]~55_combout  = (\my_regfile|data_readRegB[0]~22_combout  & (\my_regfile|data_readRegB[0]~12_combout  & (\my_regfile|data_readRegB[0]~18_combout  & \my_regfile|data_readRegB[0]~7_combout )))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_regfile|data_readRegB[0]~12_combout ),
	.datac(\my_regfile|data_readRegB[0]~18_combout ),
	.datad(\my_regfile|data_readRegB[0]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~55 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~59 (
// Equation(s):
// \my_regfile|data_readRegB[1]~59_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[1].df|q~q  & ((\my_regfile|register[6].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[1].df|q~q )) # (!\my_regfile|d1|d1|and6~combout )))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~59 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[1]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~63 (
// Equation(s):
// \my_regfile|data_readRegB[1]~63_combout  = (\my_regfile|register[14].df|dffe_array[1].df|q~q  & (((\my_regfile|register[13].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # (!\my_regfile|register[14].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d1|d2|and6~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~63 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[1]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~61 (
// Equation(s):
// \my_regfile|data_readRegB[1]~61_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[1].df|q~q  & ((\my_regfile|register[9].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[1].df|q~q )) # (!\my_regfile|d1|d2|and1~combout )))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~61 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[1]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~64 (
// Equation(s):
// \my_regfile|data_readRegB[1]~64_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[1].df|q~q  & ((\my_regfile|register[15].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[1].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~64 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[1]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~62 (
// Equation(s):
// \my_regfile|data_readRegB[1]~62_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[1].df|q~q  & ((\my_regfile|register[12].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[1].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~62 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[1]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~65 (
// Equation(s):
// \my_regfile|data_readRegB[1]~65_combout  = (\my_regfile|data_readRegB[1]~63_combout  & (\my_regfile|data_readRegB[1]~61_combout  & (\my_regfile|data_readRegB[1]~64_combout  & \my_regfile|data_readRegB[1]~62_combout )))

	.dataa(\my_regfile|data_readRegB[1]~63_combout ),
	.datab(\my_regfile|data_readRegB[1]~61_combout ),
	.datac(\my_regfile|data_readRegB[1]~64_combout ),
	.datad(\my_regfile|data_readRegB[1]~62_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~65 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~60 (
// Equation(s):
// \my_regfile|data_readRegB[1]~60_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[1].df|q~q  & ((\my_regfile|register[7].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~60 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[1]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~57 (
// Equation(s):
// \my_regfile|data_readRegB[1]~57_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[1].df|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~57 .lut_mask = 16'h5151;
defparam \my_regfile|data_readRegB[1]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~56 (
// Equation(s):
// \my_regfile|data_readRegB[1]~56_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[1].df|q~q  & ((\my_regfile|register[1].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[1].df|q~q )) # (!\my_regfile|d1|d1|and1~combout )))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~56 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[1]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
cycloneive_lcell_comb \my_regfile|d1|d1|and4 (
// Equation(s):
// \my_regfile|d1|d1|and4~combout  = (!\my_processor|ctrl_readRegB[1]~0_combout  & (\my_regfile|d1|d1|and4~0_combout  & !\my_processor|ctrl_readRegB[0]~2_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_regfile|d1|d1|and4~0_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and4 .lut_mask = 16'h0044;
defparam \my_regfile|d1|d1|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~58 (
// Equation(s):
// \my_regfile|data_readRegB[1]~58_combout  = (\my_regfile|data_readRegB[1]~57_combout  & (\my_regfile|data_readRegB[1]~56_combout  & ((\my_regfile|register[4].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[1]~57_combout ),
	.datab(\my_regfile|register[4].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|data_readRegB[1]~56_combout ),
	.datad(\my_regfile|d1|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~58 .lut_mask = 16'h80A0;
defparam \my_regfile|data_readRegB[1]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~66 (
// Equation(s):
// \my_regfile|data_readRegB[1]~66_combout  = (\my_regfile|data_readRegB[1]~59_combout  & (\my_regfile|data_readRegB[1]~65_combout  & (\my_regfile|data_readRegB[1]~60_combout  & \my_regfile|data_readRegB[1]~58_combout )))

	.dataa(\my_regfile|data_readRegB[1]~59_combout ),
	.datab(\my_regfile|data_readRegB[1]~65_combout ),
	.datac(\my_regfile|data_readRegB[1]~60_combout ),
	.datad(\my_regfile|data_readRegB[1]~58_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~66 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~73 (
// Equation(s):
// \my_regfile|data_readRegB[1]~73_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[1].df|q~q  & ((\my_regfile|register[28].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[1].df|q~q )) # (!\my_regfile|d1|d4|and4~combout )))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~73 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[1]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~72 (
// Equation(s):
// \my_regfile|data_readRegB[1]~72_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[1].df|q~q  & ((\my_regfile|register[25].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~72 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[1]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~68 (
// Equation(s):
// \my_regfile|data_readRegB[1]~68_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[1].df|q~q  & ((\my_regfile|register[20].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[1].df|q~q ) # ((!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~68 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[1]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~67 (
// Equation(s):
// \my_regfile|data_readRegB[1]~67_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[1].df|q~q  & ((\my_regfile|register[18].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[1].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~67 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[1]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~70 (
// Equation(s):
// \my_regfile|data_readRegB[1]~70_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[1].df|q~q  & ((\my_regfile|register[24].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[1].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~70 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[1]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~69 (
// Equation(s):
// \my_regfile|data_readRegB[1]~69_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[1].df|q~q  & ((\my_regfile|register[21].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~69 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[1]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~71 (
// Equation(s):
// \my_regfile|data_readRegB[1]~71_combout  = (\my_regfile|data_readRegB[1]~68_combout  & (\my_regfile|data_readRegB[1]~67_combout  & (\my_regfile|data_readRegB[1]~70_combout  & \my_regfile|data_readRegB[1]~69_combout )))

	.dataa(\my_regfile|data_readRegB[1]~68_combout ),
	.datab(\my_regfile|data_readRegB[1]~67_combout ),
	.datac(\my_regfile|data_readRegB[1]~70_combout ),
	.datad(\my_regfile|data_readRegB[1]~69_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~71 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \my_regfile|d1|d4|and5 (
// Equation(s):
// \my_regfile|d1|d4|and5~combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (!\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & \my_regfile|d1|d0|and1~4_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|d1|d0|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and5 .lut_mask = 16'h2000;
defparam \my_regfile|d1|d4|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~74 (
// Equation(s):
// \my_regfile|data_readRegB[1]~74_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[1].df|q~q  & ((\my_regfile|register[30].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[1].df|q~q ) # ((!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~74 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[1]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~75 (
// Equation(s):
// \my_regfile|data_readRegB[1]~75_combout  = (\my_regfile|data_readRegB[1]~74_combout  & ((\my_regfile|register[29].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|d1|d4|and5~combout ),
	.datab(gnd),
	.datac(\my_regfile|register[29].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|data_readRegB[1]~74_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~75 .lut_mask = 16'hF500;
defparam \my_regfile|data_readRegB[1]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~76 (
// Equation(s):
// \my_regfile|data_readRegB[1]~76_combout  = (\my_regfile|data_readRegB[1]~73_combout  & (\my_regfile|data_readRegB[1]~72_combout  & (\my_regfile|data_readRegB[1]~71_combout  & \my_regfile|data_readRegB[1]~75_combout )))

	.dataa(\my_regfile|data_readRegB[1]~73_combout ),
	.datab(\my_regfile|data_readRegB[1]~72_combout ),
	.datac(\my_regfile|data_readRegB[1]~71_combout ),
	.datad(\my_regfile|data_readRegB[1]~75_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~76 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~77 (
// Equation(s):
// \my_regfile|data_readRegB[1]~77_combout  = (\my_regfile|data_readRegB[1]~66_combout  & \my_regfile|data_readRegB[1]~76_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[1]~66_combout ),
	.datad(\my_regfile|data_readRegB[1]~76_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~77 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegB[1]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~94 (
// Equation(s):
// \my_regfile|data_readRegB[2]~94_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[2].df|q~q  & ((\my_regfile|register[25].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~94 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[2]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~95 (
// Equation(s):
// \my_regfile|data_readRegB[2]~95_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[2].df|q~q  & ((\my_regfile|register[28].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~95 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[2]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~89 (
// Equation(s):
// \my_regfile|data_readRegB[2]~89_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[2].df|q~q  & ((\my_regfile|register[18].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~89 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[2]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~92 (
// Equation(s):
// \my_regfile|data_readRegB[2]~92_combout  = (\my_regfile|register[24].df|dffe_array[2].df|q~q  & (((\my_regfile|register[23].df|dffe_array[2].df|q~q )) # (!\my_regfile|d1|d3|and7~combout ))) # (!\my_regfile|register[24].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~92 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[2]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~91 (
// Equation(s):
// \my_regfile|data_readRegB[2]~91_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[2].df|q~q  & ((\my_regfile|register[21].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~91 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[2]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~90 (
// Equation(s):
// \my_regfile|data_readRegB[2]~90_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[2].df|q~q  & ((\my_regfile|register[20].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~90 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[2]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~93 (
// Equation(s):
// \my_regfile|data_readRegB[2]~93_combout  = (\my_regfile|data_readRegB[2]~89_combout  & (\my_regfile|data_readRegB[2]~92_combout  & (\my_regfile|data_readRegB[2]~91_combout  & \my_regfile|data_readRegB[2]~90_combout )))

	.dataa(\my_regfile|data_readRegB[2]~89_combout ),
	.datab(\my_regfile|data_readRegB[2]~92_combout ),
	.datac(\my_regfile|data_readRegB[2]~91_combout ),
	.datad(\my_regfile|data_readRegB[2]~90_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~93 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~96 (
// Equation(s):
// \my_regfile|data_readRegB[2]~96_combout  = (\my_regfile|register[30].df|dffe_array[2].df|q~q  & (((\my_regfile|register[31].df|dffe_array[2].df|q~q )) # (!\my_regfile|d1|d4|and7~combout ))) # (!\my_regfile|register[30].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~96 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[2]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~97 (
// Equation(s):
// \my_regfile|data_readRegB[2]~97_combout  = (\my_regfile|data_readRegB[2]~96_combout  & ((\my_regfile|register[29].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|d1|d4|and5~combout ),
	.datab(gnd),
	.datac(\my_regfile|register[29].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|data_readRegB[2]~96_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~97 .lut_mask = 16'hF500;
defparam \my_regfile|data_readRegB[2]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~98 (
// Equation(s):
// \my_regfile|data_readRegB[2]~98_combout  = (\my_regfile|data_readRegB[2]~94_combout  & (\my_regfile|data_readRegB[2]~95_combout  & (\my_regfile|data_readRegB[2]~93_combout  & \my_regfile|data_readRegB[2]~97_combout )))

	.dataa(\my_regfile|data_readRegB[2]~94_combout ),
	.datab(\my_regfile|data_readRegB[2]~95_combout ),
	.datac(\my_regfile|data_readRegB[2]~93_combout ),
	.datad(\my_regfile|data_readRegB[2]~97_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~98 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~82 (
// Equation(s):
// \my_regfile|data_readRegB[2]~82_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[2].df|q~q  & ((\my_regfile|register[7].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~82 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[2]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~81 (
// Equation(s):
// \my_regfile|data_readRegB[2]~81_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[2].df|q~q  & ((\my_regfile|register[6].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~81 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[2]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~78 (
// Equation(s):
// \my_regfile|data_readRegB[2]~78_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[2].df|q~q  & ((\my_regfile|register[2].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~78 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[2]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~79 (
// Equation(s):
// \my_regfile|data_readRegB[2]~79_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[3].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~79 .lut_mask = 16'h5511;
defparam \my_regfile|data_readRegB[2]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~80 (
// Equation(s):
// \my_regfile|data_readRegB[2]~80_combout  = (\my_regfile|data_readRegB[2]~78_combout  & (\my_regfile|data_readRegB[2]~79_combout  & ((\my_regfile|register[4].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[2]~78_combout ),
	.datac(\my_regfile|data_readRegB[2]~79_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~80 .lut_mask = 16'hC040;
defparam \my_regfile|data_readRegB[2]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~83 (
// Equation(s):
// \my_regfile|data_readRegB[2]~83_combout  = (\my_regfile|register[10].df|dffe_array[2].df|q~q  & (((\my_regfile|register[9].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # (!\my_regfile|register[10].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d1|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|register[10].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~83 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[2]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~85 (
// Equation(s):
// \my_regfile|data_readRegB[2]~85_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[2].df|q~q  & ((\my_regfile|register[14].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~85 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[2]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~84 (
// Equation(s):
// \my_regfile|data_readRegB[2]~84_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[2].df|q~q  & ((\my_regfile|register[12].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[2].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~84 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[2]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~86 (
// Equation(s):
// \my_regfile|data_readRegB[2]~86_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[2].df|q~q  & ((\my_regfile|register[16].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[2].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~86 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[2]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~87 (
// Equation(s):
// \my_regfile|data_readRegB[2]~87_combout  = (\my_regfile|data_readRegB[2]~83_combout  & (\my_regfile|data_readRegB[2]~85_combout  & (\my_regfile|data_readRegB[2]~84_combout  & \my_regfile|data_readRegB[2]~86_combout )))

	.dataa(\my_regfile|data_readRegB[2]~83_combout ),
	.datab(\my_regfile|data_readRegB[2]~85_combout ),
	.datac(\my_regfile|data_readRegB[2]~84_combout ),
	.datad(\my_regfile|data_readRegB[2]~86_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~87 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~88 (
// Equation(s):
// \my_regfile|data_readRegB[2]~88_combout  = (\my_regfile|data_readRegB[2]~82_combout  & (\my_regfile|data_readRegB[2]~81_combout  & (\my_regfile|data_readRegB[2]~80_combout  & \my_regfile|data_readRegB[2]~87_combout )))

	.dataa(\my_regfile|data_readRegB[2]~82_combout ),
	.datab(\my_regfile|data_readRegB[2]~81_combout ),
	.datac(\my_regfile|data_readRegB[2]~80_combout ),
	.datad(\my_regfile|data_readRegB[2]~87_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~88 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~99 (
// Equation(s):
// \my_regfile|data_readRegB[2]~99_combout  = (\my_regfile|data_readRegB[2]~98_combout  & \my_regfile|data_readRegB[2]~88_combout )

	.dataa(\my_regfile|data_readRegB[2]~98_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[2]~88_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~99 .lut_mask = 16'hA0A0;
defparam \my_regfile|data_readRegB[2]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~103 (
// Equation(s):
// \my_regfile|data_readRegB[3]~103_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[3].df|q~q  & ((\my_regfile|register[6].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[3].df|q~q )) # (!\my_regfile|d1|d1|and6~combout )))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~103 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[3]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~101 (
// Equation(s):
// \my_regfile|data_readRegB[3]~101_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|register[3].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|d1|d1|and0~combout ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~101 .lut_mask = 16'h0C0F;
defparam \my_regfile|data_readRegB[3]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~100 (
// Equation(s):
// \my_regfile|data_readRegB[3]~100_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[3].df|q~q  & ((\my_regfile|register[1].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[3].df|q~q )) # (!\my_regfile|d1|d1|and1~combout )))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~100 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[3]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~102 (
// Equation(s):
// \my_regfile|data_readRegB[3]~102_combout  = (\my_regfile|data_readRegB[3]~101_combout  & (\my_regfile|data_readRegB[3]~100_combout  & ((\my_regfile|register[4].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[3]~101_combout ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|data_readRegB[3]~100_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~102 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegB[3]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~104 (
// Equation(s):
// \my_regfile|data_readRegB[3]~104_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[3].df|q~q  & ((\my_regfile|register[8].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~104 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[3]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~108 (
// Equation(s):
// \my_regfile|data_readRegB[3]~108_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[3].df|q~q  & ((\my_regfile|register[16].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~108 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[3]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~105 (
// Equation(s):
// \my_regfile|data_readRegB[3]~105_combout  = (\my_regfile|register[10].df|dffe_array[3].df|q~q  & (((\my_regfile|register[9].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # (!\my_regfile|register[10].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d1|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|register[10].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~105 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[3]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~107 (
// Equation(s):
// \my_regfile|data_readRegB[3]~107_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[3].df|q~q  & ((\my_regfile|register[14].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~107 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[3]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~106 (
// Equation(s):
// \my_regfile|data_readRegB[3]~106_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[3].df|q~q  & ((\my_regfile|register[12].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[3].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~106 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[3]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~109 (
// Equation(s):
// \my_regfile|data_readRegB[3]~109_combout  = (\my_regfile|data_readRegB[3]~108_combout  & (\my_regfile|data_readRegB[3]~105_combout  & (\my_regfile|data_readRegB[3]~107_combout  & \my_regfile|data_readRegB[3]~106_combout )))

	.dataa(\my_regfile|data_readRegB[3]~108_combout ),
	.datab(\my_regfile|data_readRegB[3]~105_combout ),
	.datac(\my_regfile|data_readRegB[3]~107_combout ),
	.datad(\my_regfile|data_readRegB[3]~106_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~109 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~110 (
// Equation(s):
// \my_regfile|data_readRegB[3]~110_combout  = (\my_regfile|data_readRegB[3]~103_combout  & (\my_regfile|data_readRegB[3]~102_combout  & (\my_regfile|data_readRegB[3]~104_combout  & \my_regfile|data_readRegB[3]~109_combout )))

	.dataa(\my_regfile|data_readRegB[3]~103_combout ),
	.datab(\my_regfile|data_readRegB[3]~102_combout ),
	.datac(\my_regfile|data_readRegB[3]~104_combout ),
	.datad(\my_regfile|data_readRegB[3]~109_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~110 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~117 (
// Equation(s):
// \my_regfile|data_readRegB[3]~117_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[3].df|q~q  & ((\my_regfile|register[28].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[3].df|q~q )) # (!\my_regfile|d1|d4|and4~combout )))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~117 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[3]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~116 (
// Equation(s):
// \my_regfile|data_readRegB[3]~116_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[3].df|q~q  & ((\my_regfile|register[25].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~116 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[3]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~118 (
// Equation(s):
// \my_regfile|data_readRegB[3]~118_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[3].df|q~q  & ((\my_regfile|register[30].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~118 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[3]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~119 (
// Equation(s):
// \my_regfile|data_readRegB[3]~119_combout  = (\my_regfile|data_readRegB[3]~118_combout  & ((\my_regfile|register[29].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|d1|d4|and5~combout ),
	.datab(\my_regfile|data_readRegB[3]~118_combout ),
	.datac(gnd),
	.datad(\my_regfile|register[29].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~119 .lut_mask = 16'hCC44;
defparam \my_regfile|data_readRegB[3]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~114 (
// Equation(s):
// \my_regfile|data_readRegB[3]~114_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[3].df|q~q  & ((\my_regfile|register[24].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~114 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[3]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~113 (
// Equation(s):
// \my_regfile|data_readRegB[3]~113_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[3].df|q~q  & ((\my_regfile|register[21].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~113 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[3]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~112 (
// Equation(s):
// \my_regfile|data_readRegB[3]~112_combout  = (\my_regfile|register[19].df|dffe_array[3].df|q~q  & (((\my_regfile|register[20].df|dffe_array[3].df|q~q )) # (!\my_regfile|d1|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~112 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[3]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~111 (
// Equation(s):
// \my_regfile|data_readRegB[3]~111_combout  = (\my_regfile|register[18].df|dffe_array[3].df|q~q  & (((\my_regfile|register[17].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # (!\my_regfile|register[18].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~111 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[3]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~115 (
// Equation(s):
// \my_regfile|data_readRegB[3]~115_combout  = (\my_regfile|data_readRegB[3]~114_combout  & (\my_regfile|data_readRegB[3]~113_combout  & (\my_regfile|data_readRegB[3]~112_combout  & \my_regfile|data_readRegB[3]~111_combout )))

	.dataa(\my_regfile|data_readRegB[3]~114_combout ),
	.datab(\my_regfile|data_readRegB[3]~113_combout ),
	.datac(\my_regfile|data_readRegB[3]~112_combout ),
	.datad(\my_regfile|data_readRegB[3]~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~115 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~120 (
// Equation(s):
// \my_regfile|data_readRegB[3]~120_combout  = (\my_regfile|data_readRegB[3]~117_combout  & (\my_regfile|data_readRegB[3]~116_combout  & (\my_regfile|data_readRegB[3]~119_combout  & \my_regfile|data_readRegB[3]~115_combout )))

	.dataa(\my_regfile|data_readRegB[3]~117_combout ),
	.datab(\my_regfile|data_readRegB[3]~116_combout ),
	.datac(\my_regfile|data_readRegB[3]~119_combout ),
	.datad(\my_regfile|data_readRegB[3]~115_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~120 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~121 (
// Equation(s):
// \my_regfile|data_readRegB[3]~121_combout  = (\my_regfile|data_readRegB[3]~110_combout  & \my_regfile|data_readRegB[3]~120_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[3]~110_combout ),
	.datad(\my_regfile|data_readRegB[3]~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~121 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegB[3]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~122 (
// Equation(s):
// \my_regfile|data_readRegB[4]~122_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[4].df|q~q  & ((\my_regfile|register[2].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[4].df|q~q ) # ((!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~122 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[4]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~123 (
// Equation(s):
// \my_regfile|data_readRegB[4]~123_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|register[3].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~123 .lut_mask = 16'h2233;
defparam \my_regfile|data_readRegB[4]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~124 (
// Equation(s):
// \my_regfile|data_readRegB[4]~124_combout  = (\my_regfile|data_readRegB[4]~122_combout  & (\my_regfile|data_readRegB[4]~123_combout  & ((\my_regfile|register[4].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[4]~122_combout ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|data_readRegB[4]~123_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~124 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[4]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~130 (
// Equation(s):
// \my_regfile|data_readRegB[4]~130_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[4].df|q~q  & ((\my_regfile|register[13].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[4].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~130 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[4]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~131 (
// Equation(s):
// \my_regfile|data_readRegB[4]~131_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[4].df|q~q  & ((\my_regfile|register[16].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[4].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~131 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[4]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~129 (
// Equation(s):
// \my_regfile|data_readRegB[4]~129_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[4].df|q~q  & ((\my_regfile|register[11].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~129 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[4]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~128 (
// Equation(s):
// \my_regfile|data_readRegB[4]~128_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[4].df|q~q  & ((\my_regfile|register[9].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[4].df|q~q )) # (!\my_regfile|d1|d2|and1~combout )))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~128 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[4]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~132 (
// Equation(s):
// \my_regfile|data_readRegB[4]~132_combout  = (\my_regfile|data_readRegB[4]~130_combout  & (\my_regfile|data_readRegB[4]~131_combout  & (\my_regfile|data_readRegB[4]~129_combout  & \my_regfile|data_readRegB[4]~128_combout )))

	.dataa(\my_regfile|data_readRegB[4]~130_combout ),
	.datab(\my_regfile|data_readRegB[4]~131_combout ),
	.datac(\my_regfile|data_readRegB[4]~129_combout ),
	.datad(\my_regfile|data_readRegB[4]~128_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~132 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~126 (
// Equation(s):
// \my_regfile|data_readRegB[4]~126_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[4].df|q~q  & ((\my_regfile|register[8].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[4].df|q~q )) # (!\my_regfile|d1|d2|and0~combout )))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~126 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[4]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~125 (
// Equation(s):
// \my_regfile|data_readRegB[4]~125_combout  = (((\my_regfile|register[6].df|dffe_array[4].df|q~q ) # (\my_processor|ctrl_readRegB[0]~2_combout )) # (!\my_regfile|d1|d1|and4~0_combout )) # (!\my_processor|ctrl_readRegB[1]~0_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_regfile|d1|d1|and4~0_combout ),
	.datac(\my_regfile|register[6].df|dffe_array[4].df|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~125 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegB[4]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~127 (
// Equation(s):
// \my_regfile|data_readRegB[4]~127_combout  = (\my_regfile|data_readRegB[4]~126_combout  & (\my_regfile|data_readRegB[4]~125_combout  & ((\my_regfile|register[5].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|data_readRegB[4]~126_combout ),
	.datab(\my_regfile|data_readRegB[4]~125_combout ),
	.datac(\my_regfile|register[5].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~127 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[4]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~134 (
// Equation(s):
// \my_regfile|data_readRegB[4]~134_combout  = (\my_regfile|register[20].df|dffe_array[4].df|q~q  & (((\my_regfile|register[19].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # (!\my_regfile|register[20].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~134 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[4]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~136 (
// Equation(s):
// \my_regfile|data_readRegB[4]~136_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[4].df|q~q  & ((\my_regfile|register[24].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[4].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~136 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[4]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~135 (
// Equation(s):
// \my_regfile|data_readRegB[4]~135_combout  = (\my_regfile|register[22].df|dffe_array[4].df|q~q  & (((\my_regfile|register[21].df|dffe_array[4].df|q~q )) # (!\my_regfile|d1|d3|and5~combout ))) # (!\my_regfile|register[22].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~135 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[4]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~133 (
// Equation(s):
// \my_regfile|data_readRegB[4]~133_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[4].df|q~q  & ((\my_regfile|register[18].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[4].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~133 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[4]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~137 (
// Equation(s):
// \my_regfile|data_readRegB[4]~137_combout  = (\my_regfile|data_readRegB[4]~134_combout  & (\my_regfile|data_readRegB[4]~136_combout  & (\my_regfile|data_readRegB[4]~135_combout  & \my_regfile|data_readRegB[4]~133_combout )))

	.dataa(\my_regfile|data_readRegB[4]~134_combout ),
	.datab(\my_regfile|data_readRegB[4]~136_combout ),
	.datac(\my_regfile|data_readRegB[4]~135_combout ),
	.datad(\my_regfile|data_readRegB[4]~133_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~137 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~138 (
// Equation(s):
// \my_regfile|data_readRegB[4]~138_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[4].df|q~q  & ((\my_regfile|register[25].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~138 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[4]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~139 (
// Equation(s):
// \my_regfile|data_readRegB[4]~139_combout  = (\my_regfile|register[28].df|dffe_array[4].df|q~q  & (((\my_regfile|register[27].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~139 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[4]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~140 (
// Equation(s):
// \my_regfile|data_readRegB[4]~140_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[4].df|q~q  & ((\my_regfile|register[30].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[4].df|q~q )) # (!\my_regfile|d1|d4|and6~combout )))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~140 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[4]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~141 (
// Equation(s):
// \my_regfile|data_readRegB[4]~141_combout  = (\my_regfile|data_readRegB[4]~140_combout  & ((\my_regfile|register[29].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|data_readRegB[4]~140_combout ),
	.datab(gnd),
	.datac(\my_regfile|register[29].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~141 .lut_mask = 16'hA0AA;
defparam \my_regfile|data_readRegB[4]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~142 (
// Equation(s):
// \my_regfile|data_readRegB[4]~142_combout  = (\my_regfile|data_readRegB[4]~137_combout  & (\my_regfile|data_readRegB[4]~138_combout  & (\my_regfile|data_readRegB[4]~139_combout  & \my_regfile|data_readRegB[4]~141_combout )))

	.dataa(\my_regfile|data_readRegB[4]~137_combout ),
	.datab(\my_regfile|data_readRegB[4]~138_combout ),
	.datac(\my_regfile|data_readRegB[4]~139_combout ),
	.datad(\my_regfile|data_readRegB[4]~141_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~142 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~143 (
// Equation(s):
// \my_regfile|data_readRegB[4]~143_combout  = (\my_regfile|data_readRegB[4]~124_combout  & (\my_regfile|data_readRegB[4]~132_combout  & (\my_regfile|data_readRegB[4]~127_combout  & \my_regfile|data_readRegB[4]~142_combout )))

	.dataa(\my_regfile|data_readRegB[4]~124_combout ),
	.datab(\my_regfile|data_readRegB[4]~132_combout ),
	.datac(\my_regfile|data_readRegB[4]~127_combout ),
	.datad(\my_regfile|data_readRegB[4]~142_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~143 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~144 (
// Equation(s):
// \my_regfile|data_readRegB[5]~144_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[5].df|q~q  & ((\my_regfile|register[2].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~144 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[5]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~145 (
// Equation(s):
// \my_regfile|data_readRegB[5]~145_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|register[3].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~145 .lut_mask = 16'h2233;
defparam \my_regfile|data_readRegB[5]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~146 (
// Equation(s):
// \my_regfile|data_readRegB[5]~146_combout  = (\my_regfile|data_readRegB[5]~144_combout  & (\my_regfile|data_readRegB[5]~145_combout  & ((\my_regfile|register[4].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[5]~144_combout ),
	.datab(\my_regfile|data_readRegB[5]~145_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~146 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[5]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~151 (
// Equation(s):
// \my_regfile|data_readRegB[5]~151_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[5].df|q~q  & ((\my_regfile|register[12].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~151 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[5]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~153 (
// Equation(s):
// \my_regfile|data_readRegB[5]~153_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[5].df|q~q  & ((\my_regfile|register[16].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~153 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[5]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~152 (
// Equation(s):
// \my_regfile|data_readRegB[5]~152_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[5].df|q~q  & ((\my_regfile|register[14].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~152 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[5]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~150 (
// Equation(s):
// \my_regfile|data_readRegB[5]~150_combout  = (\my_regfile|register[10].df|dffe_array[5].df|q~q  & (((\my_regfile|register[9].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d2|and1~combout ))) # (!\my_regfile|register[10].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d1|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|register[10].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~150 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[5]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~154 (
// Equation(s):
// \my_regfile|data_readRegB[5]~154_combout  = (\my_regfile|data_readRegB[5]~151_combout  & (\my_regfile|data_readRegB[5]~153_combout  & (\my_regfile|data_readRegB[5]~152_combout  & \my_regfile|data_readRegB[5]~150_combout )))

	.dataa(\my_regfile|data_readRegB[5]~151_combout ),
	.datab(\my_regfile|data_readRegB[5]~153_combout ),
	.datac(\my_regfile|data_readRegB[5]~152_combout ),
	.datad(\my_regfile|data_readRegB[5]~150_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~154 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~148 (
// Equation(s):
// \my_regfile|data_readRegB[5]~148_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[5].df|q~q  & ((\my_regfile|register[7].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d1|and7~combout )))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~148 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[5]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~147 (
// Equation(s):
// \my_regfile|data_readRegB[5]~147_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[5].df|q~q  & ((\my_regfile|register[6].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d1|and6~combout )))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~147 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[5]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~149 (
// Equation(s):
// \my_regfile|data_readRegB[5]~149_combout  = (\my_regfile|data_readRegB[5]~148_combout  & \my_regfile|data_readRegB[5]~147_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[5]~148_combout ),
	.datad(\my_regfile|data_readRegB[5]~147_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~149 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegB[5]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~161 (
// Equation(s):
// \my_regfile|data_readRegB[5]~161_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[5].df|q~q  & ((\my_regfile|register[27].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~161 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[5]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~162 (
// Equation(s):
// \my_regfile|data_readRegB[5]~162_combout  = (\my_regfile|register[30].df|dffe_array[5].df|q~q  & (((\my_regfile|register[31].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|d1|d4|and7~combout ),
	.datad(\my_regfile|register[31].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~162 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[5]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~163 (
// Equation(s):
// \my_regfile|data_readRegB[5]~163_combout  = (\my_regfile|data_readRegB[5]~162_combout  & ((\my_regfile|register[29].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|data_readRegB[5]~162_combout ),
	.datab(\my_regfile|d1|d4|and5~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[29].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~163 .lut_mask = 16'hAA22;
defparam \my_regfile|data_readRegB[5]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~158 (
// Equation(s):
// \my_regfile|data_readRegB[5]~158_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[5].df|q~q  & ((\my_regfile|register[24].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~158 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[5]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~157 (
// Equation(s):
// \my_regfile|data_readRegB[5]~157_combout  = (\my_regfile|register[22].df|dffe_array[5].df|q~q  & (((\my_regfile|register[21].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d3|and5~combout ))) # (!\my_regfile|register[22].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~157 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[5]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~156 (
// Equation(s):
// \my_regfile|data_readRegB[5]~156_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[5].df|q~q  & ((\my_regfile|register[20].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~156 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[5]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~155 (
// Equation(s):
// \my_regfile|data_readRegB[5]~155_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[5].df|q~q  & ((\my_regfile|register[17].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d3|and1~combout )))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~155 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[5]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~159 (
// Equation(s):
// \my_regfile|data_readRegB[5]~159_combout  = (\my_regfile|data_readRegB[5]~158_combout  & (\my_regfile|data_readRegB[5]~157_combout  & (\my_regfile|data_readRegB[5]~156_combout  & \my_regfile|data_readRegB[5]~155_combout )))

	.dataa(\my_regfile|data_readRegB[5]~158_combout ),
	.datab(\my_regfile|data_readRegB[5]~157_combout ),
	.datac(\my_regfile|data_readRegB[5]~156_combout ),
	.datad(\my_regfile|data_readRegB[5]~155_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~159 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~160 (
// Equation(s):
// \my_regfile|data_readRegB[5]~160_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[5].df|q~q  & ((\my_regfile|register[25].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~160 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[5]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~164 (
// Equation(s):
// \my_regfile|data_readRegB[5]~164_combout  = (\my_regfile|data_readRegB[5]~161_combout  & (\my_regfile|data_readRegB[5]~163_combout  & (\my_regfile|data_readRegB[5]~159_combout  & \my_regfile|data_readRegB[5]~160_combout )))

	.dataa(\my_regfile|data_readRegB[5]~161_combout ),
	.datab(\my_regfile|data_readRegB[5]~163_combout ),
	.datac(\my_regfile|data_readRegB[5]~159_combout ),
	.datad(\my_regfile|data_readRegB[5]~160_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~164 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~165 (
// Equation(s):
// \my_regfile|data_readRegB[5]~165_combout  = (\my_regfile|data_readRegB[5]~146_combout  & (\my_regfile|data_readRegB[5]~154_combout  & (\my_regfile|data_readRegB[5]~149_combout  & \my_regfile|data_readRegB[5]~164_combout )))

	.dataa(\my_regfile|data_readRegB[5]~146_combout ),
	.datab(\my_regfile|data_readRegB[5]~154_combout ),
	.datac(\my_regfile|data_readRegB[5]~149_combout ),
	.datad(\my_regfile|data_readRegB[5]~164_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~165 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~174 (
// Equation(s):
// \my_regfile|data_readRegB[6]~174_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[6].df|q~q  & ((\my_regfile|register[16].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~174 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[6]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~172 (
// Equation(s):
// \my_regfile|data_readRegB[6]~172_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[6].df|q~q  & ((\my_regfile|register[12].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~172 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[6]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~171 (
// Equation(s):
// \my_regfile|data_readRegB[6]~171_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[6].df|q~q  & ((\my_regfile|register[10].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[6].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~171 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[6]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~173 (
// Equation(s):
// \my_regfile|data_readRegB[6]~173_combout  = (\my_regfile|register[14].df|dffe_array[6].df|q~q  & (((\my_regfile|register[13].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d2|and5~combout ))) # (!\my_regfile|register[14].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~173 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[6]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~175 (
// Equation(s):
// \my_regfile|data_readRegB[6]~175_combout  = (\my_regfile|data_readRegB[6]~174_combout  & (\my_regfile|data_readRegB[6]~172_combout  & (\my_regfile|data_readRegB[6]~171_combout  & \my_regfile|data_readRegB[6]~173_combout )))

	.dataa(\my_regfile|data_readRegB[6]~174_combout ),
	.datab(\my_regfile|data_readRegB[6]~172_combout ),
	.datac(\my_regfile|data_readRegB[6]~171_combout ),
	.datad(\my_regfile|data_readRegB[6]~173_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~175 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~169 (
// Equation(s):
// \my_regfile|data_readRegB[6]~169_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[6].df|q~q  & ((\my_regfile|register[6].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d1|and6~combout )))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~169 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[6]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~166 (
// Equation(s):
// \my_regfile|data_readRegB[6]~166_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[6].df|q~q  & ((\my_regfile|register[1].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~166 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[6]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~167 (
// Equation(s):
// \my_regfile|data_readRegB[6]~167_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and3~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[6].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~167 .lut_mask = 16'h00DD;
defparam \my_regfile|data_readRegB[6]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~168 (
// Equation(s):
// \my_regfile|data_readRegB[6]~168_combout  = (\my_regfile|data_readRegB[6]~166_combout  & (\my_regfile|data_readRegB[6]~167_combout  & ((\my_regfile|register[4].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[6]~166_combout ),
	.datab(\my_regfile|data_readRegB[6]~167_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~168 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[6]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~170 (
// Equation(s):
// \my_regfile|data_readRegB[6]~170_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[6].df|q~q  & ((\my_regfile|register[7].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~170 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[6]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~176 (
// Equation(s):
// \my_regfile|data_readRegB[6]~176_combout  = (\my_regfile|data_readRegB[6]~175_combout  & (\my_regfile|data_readRegB[6]~169_combout  & (\my_regfile|data_readRegB[6]~168_combout  & \my_regfile|data_readRegB[6]~170_combout )))

	.dataa(\my_regfile|data_readRegB[6]~175_combout ),
	.datab(\my_regfile|data_readRegB[6]~169_combout ),
	.datac(\my_regfile|data_readRegB[6]~168_combout ),
	.datad(\my_regfile|data_readRegB[6]~170_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~176 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~183 (
// Equation(s):
// \my_regfile|data_readRegB[6]~183_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[6].df|q~q  & ((\my_regfile|register[28].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d4|and4~combout )))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~183 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[6]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~184 (
// Equation(s):
// \my_regfile|data_readRegB[6]~184_combout  = (\my_regfile|register[30].df|dffe_array[6].df|q~q  & (((\my_regfile|register[31].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|d1|d4|and7~combout ),
	.datad(\my_regfile|register[31].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~184 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[6]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~185 (
// Equation(s):
// \my_regfile|data_readRegB[6]~185_combout  = (\my_regfile|data_readRegB[6]~184_combout  & ((\my_regfile|register[29].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|d1|d4|and5~combout ),
	.datab(\my_regfile|register[29].df|dffe_array[6].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[6]~184_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~185 .lut_mask = 16'hDD00;
defparam \my_regfile|data_readRegB[6]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~182 (
// Equation(s):
// \my_regfile|data_readRegB[6]~182_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[6].df|q~q  & ((\my_regfile|register[25].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~182 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[6]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~179 (
// Equation(s):
// \my_regfile|data_readRegB[6]~179_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[6].df|q~q  & ((\my_regfile|register[21].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~179 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[6]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~178 (
// Equation(s):
// \my_regfile|data_readRegB[6]~178_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[6].df|q~q  & ((\my_regfile|register[20].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d3|and4~combout )))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~178 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[6]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~177 (
// Equation(s):
// \my_regfile|data_readRegB[6]~177_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[6].df|q~q  & ((\my_regfile|register[18].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[6].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~177 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[6]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~180 (
// Equation(s):
// \my_regfile|data_readRegB[6]~180_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[6].df|q~q  & ((\my_regfile|register[24].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d4|and0~combout )))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|d1|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~180 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[6]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~181 (
// Equation(s):
// \my_regfile|data_readRegB[6]~181_combout  = (\my_regfile|data_readRegB[6]~179_combout  & (\my_regfile|data_readRegB[6]~178_combout  & (\my_regfile|data_readRegB[6]~177_combout  & \my_regfile|data_readRegB[6]~180_combout )))

	.dataa(\my_regfile|data_readRegB[6]~179_combout ),
	.datab(\my_regfile|data_readRegB[6]~178_combout ),
	.datac(\my_regfile|data_readRegB[6]~177_combout ),
	.datad(\my_regfile|data_readRegB[6]~180_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~181 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~186 (
// Equation(s):
// \my_regfile|data_readRegB[6]~186_combout  = (\my_regfile|data_readRegB[6]~183_combout  & (\my_regfile|data_readRegB[6]~185_combout  & (\my_regfile|data_readRegB[6]~182_combout  & \my_regfile|data_readRegB[6]~181_combout )))

	.dataa(\my_regfile|data_readRegB[6]~183_combout ),
	.datab(\my_regfile|data_readRegB[6]~185_combout ),
	.datac(\my_regfile|data_readRegB[6]~182_combout ),
	.datad(\my_regfile|data_readRegB[6]~181_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~186 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~187 (
// Equation(s):
// \my_regfile|data_readRegB[6]~187_combout  = (\my_regfile|data_readRegB[6]~176_combout  & \my_regfile|data_readRegB[6]~186_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[6]~176_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[6]~186_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~187 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegB[6]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~207 (
// Equation(s):
// \my_regfile|data_readRegB[7]~207_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[7].df|q~q  & ((\my_regfile|register[30].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~207 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegB[7]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~208 (
// Equation(s):
// \my_regfile|data_readRegB[7]~208_combout  = (\my_regfile|data_readRegB[7]~207_combout  & ((\my_regfile|register[29].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|data_readRegB[7]~207_combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~208 .lut_mask = 16'h88CC;
defparam \my_regfile|data_readRegB[7]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~204 (
// Equation(s):
// \my_regfile|data_readRegB[7]~204_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[7].df|q~q  & ((\my_regfile|register[26].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d4|and2~combout )))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~204 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[7]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~205 (
// Equation(s):
// \my_regfile|data_readRegB[7]~205_combout  = (\my_regfile|register[28].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|register[28].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~205 .lut_mask = 16'hFF55;
defparam \my_regfile|data_readRegB[7]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~206 (
// Equation(s):
// \my_regfile|data_readRegB[7]~206_combout  = (\my_regfile|data_readRegB[7]~204_combout  & (\my_regfile|data_readRegB[7]~205_combout  & ((\my_regfile|register[27].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|data_readRegB[7]~204_combout ),
	.datad(\my_regfile|data_readRegB[7]~205_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~206 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[7]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~191 (
// Equation(s):
// \my_regfile|data_readRegB[7]~191_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[7].df|q~q  & ((\my_regfile|register[6].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[7].df|q~q ) # ((!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~191 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[7]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~195 (
// Equation(s):
// \my_regfile|data_readRegB[7]~195_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[7].df|q~q  & ((\my_regfile|register[13].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~195 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[7]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~194 (
// Equation(s):
// \my_regfile|data_readRegB[7]~194_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[7].df|q~q  & ((\my_regfile|register[12].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~194 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[7]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~196 (
// Equation(s):
// \my_regfile|data_readRegB[7]~196_combout  = (\my_regfile|register[16].df|dffe_array[7].df|q~q  & (((\my_regfile|register[15].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # (!\my_regfile|register[16].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d1|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~196 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[7]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~193 (
// Equation(s):
// \my_regfile|data_readRegB[7]~193_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[7].df|q~q  & ((\my_regfile|register[10].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[7].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~193 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[7]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~197 (
// Equation(s):
// \my_regfile|data_readRegB[7]~197_combout  = (\my_regfile|data_readRegB[7]~195_combout  & (\my_regfile|data_readRegB[7]~194_combout  & (\my_regfile|data_readRegB[7]~196_combout  & \my_regfile|data_readRegB[7]~193_combout )))

	.dataa(\my_regfile|data_readRegB[7]~195_combout ),
	.datab(\my_regfile|data_readRegB[7]~194_combout ),
	.datac(\my_regfile|data_readRegB[7]~196_combout ),
	.datad(\my_regfile|data_readRegB[7]~193_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~197 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~189 (
// Equation(s):
// \my_regfile|data_readRegB[7]~189_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(\my_regfile|d1|d1|and0~combout ),
	.datad(\my_regfile|register[3].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~189 .lut_mask = 16'h0F03;
defparam \my_regfile|data_readRegB[7]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~188 (
// Equation(s):
// \my_regfile|data_readRegB[7]~188_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[7].df|q~q  & ((\my_regfile|register[1].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d1|and1~combout )))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~188 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[7]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~190 (
// Equation(s):
// \my_regfile|data_readRegB[7]~190_combout  = (\my_regfile|data_readRegB[7]~189_combout  & (\my_regfile|data_readRegB[7]~188_combout  & ((\my_regfile|register[4].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|data_readRegB[7]~189_combout ),
	.datac(\my_regfile|data_readRegB[7]~188_combout ),
	.datad(\my_regfile|d1|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~190 .lut_mask = 16'h80C0;
defparam \my_regfile|data_readRegB[7]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~192 (
// Equation(s):
// \my_regfile|data_readRegB[7]~192_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[7].df|q~q  & ((\my_regfile|register[8].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d2|and0~combout )))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~192 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[7]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~198 (
// Equation(s):
// \my_regfile|data_readRegB[7]~198_combout  = (\my_regfile|data_readRegB[7]~191_combout  & (\my_regfile|data_readRegB[7]~197_combout  & (\my_regfile|data_readRegB[7]~190_combout  & \my_regfile|data_readRegB[7]~192_combout )))

	.dataa(\my_regfile|data_readRegB[7]~191_combout ),
	.datab(\my_regfile|data_readRegB[7]~197_combout ),
	.datac(\my_regfile|data_readRegB[7]~190_combout ),
	.datad(\my_regfile|data_readRegB[7]~192_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~198 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~202 (
// Equation(s):
// \my_regfile|data_readRegB[7]~202_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[7].df|q~q  & ((\my_regfile|register[23].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~202 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[7]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~201 (
// Equation(s):
// \my_regfile|data_readRegB[7]~201_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[7].df|q~q  & ((\my_regfile|register[21].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~201 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[7]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~199 (
// Equation(s):
// \my_regfile|data_readRegB[7]~199_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[7].df|q~q  & ((\my_regfile|register[17].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~199 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[7]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~200 (
// Equation(s):
// \my_regfile|data_readRegB[7]~200_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[7].df|q~q  & ((\my_regfile|register[20].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d3|and4~combout )))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~200 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[7]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~203 (
// Equation(s):
// \my_regfile|data_readRegB[7]~203_combout  = (\my_regfile|data_readRegB[7]~202_combout  & (\my_regfile|data_readRegB[7]~201_combout  & (\my_regfile|data_readRegB[7]~199_combout  & \my_regfile|data_readRegB[7]~200_combout )))

	.dataa(\my_regfile|data_readRegB[7]~202_combout ),
	.datab(\my_regfile|data_readRegB[7]~201_combout ),
	.datac(\my_regfile|data_readRegB[7]~199_combout ),
	.datad(\my_regfile|data_readRegB[7]~200_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~203 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~209 (
// Equation(s):
// \my_regfile|data_readRegB[7]~209_combout  = (\my_regfile|data_readRegB[7]~208_combout  & (\my_regfile|data_readRegB[7]~206_combout  & (\my_regfile|data_readRegB[7]~198_combout  & \my_regfile|data_readRegB[7]~203_combout )))

	.dataa(\my_regfile|data_readRegB[7]~208_combout ),
	.datab(\my_regfile|data_readRegB[7]~206_combout ),
	.datac(\my_regfile|data_readRegB[7]~198_combout ),
	.datad(\my_regfile|data_readRegB[7]~203_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~209 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~227 (
// Equation(s):
// \my_regfile|data_readRegB[8]~227_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[8].df|q~q  & ((\my_regfile|register[27].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~227 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[8]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~226 (
// Equation(s):
// \my_regfile|data_readRegB[8]~226_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[8].df|q~q  & ((\my_regfile|register[26].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~226 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[8]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~228 (
// Equation(s):
// \my_regfile|data_readRegB[8]~228_combout  = (\my_regfile|register[31].df|dffe_array[8].df|q~q  & (((\my_regfile|register[30].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d4|and6~combout ))) # (!\my_regfile|register[31].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d1|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~228 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[8]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~229 (
// Equation(s):
// \my_regfile|data_readRegB[8]~229_combout  = (\my_regfile|data_readRegB[8]~228_combout  & ((\my_regfile|register[29].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|d1|d4|and5~combout ),
	.datab(\my_regfile|register[29].df|dffe_array[8].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[8]~228_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~229 .lut_mask = 16'hDD00;
defparam \my_regfile|data_readRegB[8]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~230 (
// Equation(s):
// \my_regfile|data_readRegB[8]~230_combout  = (\my_regfile|data_readRegB[8]~227_combout  & (\my_regfile|data_readRegB[8]~226_combout  & \my_regfile|data_readRegB[8]~229_combout ))

	.dataa(\my_regfile|data_readRegB[8]~227_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[8]~226_combout ),
	.datad(\my_regfile|data_readRegB[8]~229_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~230 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[8]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~222 (
// Equation(s):
// \my_regfile|data_readRegB[8]~222_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[8].df|q~q  & ((\my_regfile|register[20].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d3|and4~combout )))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~222 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[8]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~223 (
// Equation(s):
// \my_regfile|data_readRegB[8]~223_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[8].df|q~q  & ((\my_regfile|register[21].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~223 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[8]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~221 (
// Equation(s):
// \my_regfile|data_readRegB[8]~221_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[8].df|q~q  & ((\my_regfile|register[17].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|d1|d3|and1~combout ),
	.datad(\my_regfile|register[17].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~221 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegB[8]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~224 (
// Equation(s):
// \my_regfile|data_readRegB[8]~224_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[8].df|q~q  & ((\my_regfile|register[23].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~224 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[8]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~225 (
// Equation(s):
// \my_regfile|data_readRegB[8]~225_combout  = (\my_regfile|data_readRegB[8]~222_combout  & (\my_regfile|data_readRegB[8]~223_combout  & (\my_regfile|data_readRegB[8]~221_combout  & \my_regfile|data_readRegB[8]~224_combout )))

	.dataa(\my_regfile|data_readRegB[8]~222_combout ),
	.datab(\my_regfile|data_readRegB[8]~223_combout ),
	.datac(\my_regfile|data_readRegB[8]~221_combout ),
	.datad(\my_regfile|data_readRegB[8]~224_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~225 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~214 (
// Equation(s):
// \my_regfile|data_readRegB[8]~214_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[8].df|q~q  & ((\my_regfile|register[8].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~214 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[8]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~213 (
// Equation(s):
// \my_regfile|data_readRegB[8]~213_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[8].df|q~q  & ((\my_regfile|register[6].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d1|and6~combout )))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~213 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[8]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~211 (
// Equation(s):
// \my_regfile|data_readRegB[8]~211_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|register[3].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~211 .lut_mask = 16'h00BB;
defparam \my_regfile|data_readRegB[8]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~210 (
// Equation(s):
// \my_regfile|data_readRegB[8]~210_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[8].df|q~q  & ((\my_regfile|register[1].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~210 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[8]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~212 (
// Equation(s):
// \my_regfile|data_readRegB[8]~212_combout  = (\my_regfile|data_readRegB[8]~211_combout  & (\my_regfile|data_readRegB[8]~210_combout  & ((\my_regfile|register[4].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[8]~211_combout ),
	.datab(\my_regfile|register[4].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|d1|d1|and4~combout ),
	.datad(\my_regfile|data_readRegB[8]~210_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~212 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegB[8]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~215 (
// Equation(s):
// \my_regfile|data_readRegB[8]~215_combout  = (\my_regfile|data_readRegB[8]~214_combout  & (\my_regfile|data_readRegB[8]~213_combout  & \my_regfile|data_readRegB[8]~212_combout ))

	.dataa(\my_regfile|data_readRegB[8]~214_combout ),
	.datab(\my_regfile|data_readRegB[8]~213_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[8]~212_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~215 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegB[8]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~216 (
// Equation(s):
// \my_regfile|data_readRegB[8]~216_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[8].df|q~q  & ((\my_regfile|register[9].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d2|and1~combout )))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~216 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[8]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~219 (
// Equation(s):
// \my_regfile|data_readRegB[8]~219_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[8].df|q~q  & ((\my_regfile|register[15].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~219 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[8]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~218 (
// Equation(s):
// \my_regfile|data_readRegB[8]~218_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[8].df|q~q  & ((\my_regfile|register[13].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~218 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[8]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~217 (
// Equation(s):
// \my_regfile|data_readRegB[8]~217_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[8].df|q~q  & ((\my_regfile|register[12].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~217 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[8]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~220 (
// Equation(s):
// \my_regfile|data_readRegB[8]~220_combout  = (\my_regfile|data_readRegB[8]~216_combout  & (\my_regfile|data_readRegB[8]~219_combout  & (\my_regfile|data_readRegB[8]~218_combout  & \my_regfile|data_readRegB[8]~217_combout )))

	.dataa(\my_regfile|data_readRegB[8]~216_combout ),
	.datab(\my_regfile|data_readRegB[8]~219_combout ),
	.datac(\my_regfile|data_readRegB[8]~218_combout ),
	.datad(\my_regfile|data_readRegB[8]~217_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~220 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~231 (
// Equation(s):
// \my_regfile|data_readRegB[8]~231_combout  = (\my_regfile|data_readRegB[8]~230_combout  & (\my_regfile|data_readRegB[8]~225_combout  & (\my_regfile|data_readRegB[8]~215_combout  & \my_regfile|data_readRegB[8]~220_combout )))

	.dataa(\my_regfile|data_readRegB[8]~230_combout ),
	.datab(\my_regfile|data_readRegB[8]~225_combout ),
	.datac(\my_regfile|data_readRegB[8]~215_combout ),
	.datad(\my_regfile|data_readRegB[8]~220_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~231 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~249 (
// Equation(s):
// \my_regfile|data_readRegB[9]~249_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[9].df|q~q  & ((\my_regfile|register[27].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d4|and3~combout )))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~249 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[9]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~250 (
// Equation(s):
// \my_regfile|data_readRegB[9]~250_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[9].df|q~q  & ((\my_regfile|register[30].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[9].df|q~q ) # ((!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|register[31].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~250 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[9]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~251 (
// Equation(s):
// \my_regfile|data_readRegB[9]~251_combout  = (\my_regfile|data_readRegB[9]~250_combout  & ((\my_regfile|register[29].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|d1|d4|and5~combout ),
	.datab(\my_regfile|data_readRegB[9]~250_combout ),
	.datac(gnd),
	.datad(\my_regfile|register[29].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~251 .lut_mask = 16'hCC44;
defparam \my_regfile|data_readRegB[9]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~248 (
// Equation(s):
// \my_regfile|data_readRegB[9]~248_combout  = (\my_regfile|register[26].df|dffe_array[9].df|q~q  & (((\my_regfile|register[25].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d4|and1~combout ))) # (!\my_regfile|register[26].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~248 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[9]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~246 (
// Equation(s):
// \my_regfile|data_readRegB[9]~246_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[9].df|q~q  & ((\my_regfile|register[23].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d3|and7~combout )))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~246 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[9]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~243 (
// Equation(s):
// \my_regfile|data_readRegB[9]~243_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[9].df|q~q  & ((\my_regfile|register[17].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d3|and1~combout )))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~243 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[9]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~245 (
// Equation(s):
// \my_regfile|data_readRegB[9]~245_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[9].df|q~q  & ((\my_regfile|register[21].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~245 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[9]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~244 (
// Equation(s):
// \my_regfile|data_readRegB[9]~244_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[9].df|q~q  & ((\my_regfile|register[20].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d3|and4~combout )))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~244 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[9]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~247 (
// Equation(s):
// \my_regfile|data_readRegB[9]~247_combout  = (\my_regfile|data_readRegB[9]~246_combout  & (\my_regfile|data_readRegB[9]~243_combout  & (\my_regfile|data_readRegB[9]~245_combout  & \my_regfile|data_readRegB[9]~244_combout )))

	.dataa(\my_regfile|data_readRegB[9]~246_combout ),
	.datab(\my_regfile|data_readRegB[9]~243_combout ),
	.datac(\my_regfile|data_readRegB[9]~245_combout ),
	.datad(\my_regfile|data_readRegB[9]~244_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~247 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~252 (
// Equation(s):
// \my_regfile|data_readRegB[9]~252_combout  = (\my_regfile|data_readRegB[9]~249_combout  & (\my_regfile|data_readRegB[9]~251_combout  & (\my_regfile|data_readRegB[9]~248_combout  & \my_regfile|data_readRegB[9]~247_combout )))

	.dataa(\my_regfile|data_readRegB[9]~249_combout ),
	.datab(\my_regfile|data_readRegB[9]~251_combout ),
	.datac(\my_regfile|data_readRegB[9]~248_combout ),
	.datad(\my_regfile|data_readRegB[9]~247_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~252 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~235 (
// Equation(s):
// \my_regfile|data_readRegB[9]~235_combout  = (\my_regfile|register[6].df|dffe_array[9].df|q~q  & (((\my_regfile|register[5].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~235 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[9]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~232 (
// Equation(s):
// \my_regfile|data_readRegB[9]~232_combout  = (\my_regfile|register[2].df|dffe_array[9].df|q~q  & (((\my_regfile|register[1].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d1|and1~combout ))) # (!\my_regfile|register[2].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~232 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[9]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~233 (
// Equation(s):
// \my_regfile|data_readRegB[9]~233_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|register[3].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~233 .lut_mask = 16'h00BB;
defparam \my_regfile|data_readRegB[9]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~234 (
// Equation(s):
// \my_regfile|data_readRegB[9]~234_combout  = (\my_regfile|data_readRegB[9]~232_combout  & (\my_regfile|data_readRegB[9]~233_combout  & ((\my_regfile|register[4].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[9]~232_combout ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|data_readRegB[9]~233_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~234 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[9]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~236 (
// Equation(s):
// \my_regfile|data_readRegB[9]~236_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[9].df|q~q  & ((\my_regfile|register[8].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d2|and0~combout )))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~236 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[9]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~238 (
// Equation(s):
// \my_regfile|data_readRegB[9]~238_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[9].df|q~q  & ((\my_regfile|register[12].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[9].df|q~q ) # ((!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~238 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[9]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~237 (
// Equation(s):
// \my_regfile|data_readRegB[9]~237_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[9].df|q~q  & ((\my_regfile|register[10].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[9].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~237 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[9]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~239 (
// Equation(s):
// \my_regfile|data_readRegB[9]~239_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[9].df|q~q  & ((\my_regfile|register[13].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~239 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[9]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~240 (
// Equation(s):
// \my_regfile|data_readRegB[9]~240_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[9].df|q~q  & ((\my_regfile|register[16].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[9].df|q~q ) # ((!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~240 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[9]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~241 (
// Equation(s):
// \my_regfile|data_readRegB[9]~241_combout  = (\my_regfile|data_readRegB[9]~238_combout  & (\my_regfile|data_readRegB[9]~237_combout  & (\my_regfile|data_readRegB[9]~239_combout  & \my_regfile|data_readRegB[9]~240_combout )))

	.dataa(\my_regfile|data_readRegB[9]~238_combout ),
	.datab(\my_regfile|data_readRegB[9]~237_combout ),
	.datac(\my_regfile|data_readRegB[9]~239_combout ),
	.datad(\my_regfile|data_readRegB[9]~240_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~241 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~242 (
// Equation(s):
// \my_regfile|data_readRegB[9]~242_combout  = (\my_regfile|data_readRegB[9]~235_combout  & (\my_regfile|data_readRegB[9]~234_combout  & (\my_regfile|data_readRegB[9]~236_combout  & \my_regfile|data_readRegB[9]~241_combout )))

	.dataa(\my_regfile|data_readRegB[9]~235_combout ),
	.datab(\my_regfile|data_readRegB[9]~234_combout ),
	.datac(\my_regfile|data_readRegB[9]~236_combout ),
	.datad(\my_regfile|data_readRegB[9]~241_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~242 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~253 (
// Equation(s):
// \my_regfile|data_readRegB[9]~253_combout  = (\my_regfile|data_readRegB[9]~252_combout  & \my_regfile|data_readRegB[9]~242_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[9]~252_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[9]~242_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~253 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegB[9]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~258 (
// Equation(s):
// \my_regfile|data_readRegB[10]~258_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[10].df|q~q  & ((\my_regfile|register[7].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[10].df|q~q )) # (!\my_regfile|d1|d1|and7~combout )))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~258 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[10]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~257 (
// Equation(s):
// \my_regfile|data_readRegB[10]~257_combout  = ((\my_regfile|register[5].df|dffe_array[10].df|q~q ) # ((\my_processor|ctrl_readRegB[1]~0_combout ) # (!\my_processor|ctrl_readRegB[0]~2_combout ))) # (!\my_regfile|d1|d1|and4~0_combout )

	.dataa(\my_regfile|d1|d1|and4~0_combout ),
	.datab(\my_regfile|register[5].df|dffe_array[10].df|q~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~257 .lut_mask = 16'hFFDF;
defparam \my_regfile|data_readRegB[10]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~259 (
// Equation(s):
// \my_regfile|data_readRegB[10]~259_combout  = (\my_regfile|data_readRegB[10]~258_combout  & (\my_regfile|data_readRegB[10]~257_combout  & ((\my_regfile|register[6].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|data_readRegB[10]~258_combout ),
	.datac(\my_regfile|register[6].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|data_readRegB[10]~257_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~259 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[10]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~255 (
// Equation(s):
// \my_regfile|data_readRegB[10]~255_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and3~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[10].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~255 .lut_mask = 16'h00DD;
defparam \my_regfile|data_readRegB[10]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~254 (
// Equation(s):
// \my_regfile|data_readRegB[10]~254_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[10].df|q~q  & ((\my_regfile|register[1].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~254 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[10]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~256 (
// Equation(s):
// \my_regfile|data_readRegB[10]~256_combout  = (\my_regfile|data_readRegB[10]~255_combout  & (\my_regfile|data_readRegB[10]~254_combout  & ((\my_regfile|register[4].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[10]~255_combout ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|data_readRegB[10]~254_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~256 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegB[10]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~260 (
// Equation(s):
// \my_regfile|data_readRegB[10]~260_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[10].df|q~q  & ((\my_regfile|register[10].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~260 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[10]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~261 (
// Equation(s):
// \my_regfile|data_readRegB[10]~261_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[10].df|q~q  & ((\my_regfile|register[12].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~261 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[10]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~263 (
// Equation(s):
// \my_regfile|data_readRegB[10]~263_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[10].df|q~q  & ((\my_regfile|register[16].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~263 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[10]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~262 (
// Equation(s):
// \my_regfile|data_readRegB[10]~262_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[10].df|q~q  & ((\my_regfile|register[14].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~262 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[10]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~264 (
// Equation(s):
// \my_regfile|data_readRegB[10]~264_combout  = (\my_regfile|data_readRegB[10]~260_combout  & (\my_regfile|data_readRegB[10]~261_combout  & (\my_regfile|data_readRegB[10]~263_combout  & \my_regfile|data_readRegB[10]~262_combout )))

	.dataa(\my_regfile|data_readRegB[10]~260_combout ),
	.datab(\my_regfile|data_readRegB[10]~261_combout ),
	.datac(\my_regfile|data_readRegB[10]~263_combout ),
	.datad(\my_regfile|data_readRegB[10]~262_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~264 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~270 (
// Equation(s):
// \my_regfile|data_readRegB[10]~270_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[10].df|q~q  & ((\my_regfile|register[26].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~270 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[10]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~271 (
// Equation(s):
// \my_regfile|data_readRegB[10]~271_combout  = (\my_regfile|register[28].df|dffe_array[10].df|q~q  & (((\my_regfile|register[27].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~271 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[10]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~272 (
// Equation(s):
// \my_regfile|data_readRegB[10]~272_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[10].df|q~q  & ((\my_regfile|register[31].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|d1|d4|and7~combout ),
	.datad(\my_regfile|register[31].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~272 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegB[10]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~273 (
// Equation(s):
// \my_regfile|data_readRegB[10]~273_combout  = (\my_regfile|data_readRegB[10]~272_combout  & ((\my_regfile|register[29].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|data_readRegB[10]~272_combout ),
	.datab(\my_regfile|d1|d4|and5~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[29].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~273 .lut_mask = 16'hAA22;
defparam \my_regfile|data_readRegB[10]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~266 (
// Equation(s):
// \my_regfile|data_readRegB[10]~266_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[10].df|q~q  & ((\my_regfile|register[19].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[10].df|q~q )) # (!\my_regfile|d1|d3|and3~combout )))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~266 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[10]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~265 (
// Equation(s):
// \my_regfile|data_readRegB[10]~265_combout  = (\my_regfile|register[18].df|dffe_array[10].df|q~q  & (((\my_regfile|register[17].df|dffe_array[10].df|q~q )) # (!\my_regfile|d1|d3|and1~combout ))) # (!\my_regfile|register[18].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~265 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[10]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~268 (
// Equation(s):
// \my_regfile|data_readRegB[10]~268_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[10].df|q~q  & ((\my_regfile|register[23].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~268 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[10]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~267 (
// Equation(s):
// \my_regfile|data_readRegB[10]~267_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[10].df|q~q  & ((\my_regfile|register[21].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[10].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~267 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[10]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~269 (
// Equation(s):
// \my_regfile|data_readRegB[10]~269_combout  = (\my_regfile|data_readRegB[10]~266_combout  & (\my_regfile|data_readRegB[10]~265_combout  & (\my_regfile|data_readRegB[10]~268_combout  & \my_regfile|data_readRegB[10]~267_combout )))

	.dataa(\my_regfile|data_readRegB[10]~266_combout ),
	.datab(\my_regfile|data_readRegB[10]~265_combout ),
	.datac(\my_regfile|data_readRegB[10]~268_combout ),
	.datad(\my_regfile|data_readRegB[10]~267_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~269 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~274 (
// Equation(s):
// \my_regfile|data_readRegB[10]~274_combout  = (\my_regfile|data_readRegB[10]~270_combout  & (\my_regfile|data_readRegB[10]~271_combout  & (\my_regfile|data_readRegB[10]~273_combout  & \my_regfile|data_readRegB[10]~269_combout )))

	.dataa(\my_regfile|data_readRegB[10]~270_combout ),
	.datab(\my_regfile|data_readRegB[10]~271_combout ),
	.datac(\my_regfile|data_readRegB[10]~273_combout ),
	.datad(\my_regfile|data_readRegB[10]~269_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~274 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~275 (
// Equation(s):
// \my_regfile|data_readRegB[10]~275_combout  = (\my_regfile|data_readRegB[10]~259_combout  & (\my_regfile|data_readRegB[10]~256_combout  & (\my_regfile|data_readRegB[10]~264_combout  & \my_regfile|data_readRegB[10]~274_combout )))

	.dataa(\my_regfile|data_readRegB[10]~259_combout ),
	.datab(\my_regfile|data_readRegB[10]~256_combout ),
	.datac(\my_regfile|data_readRegB[10]~264_combout ),
	.datad(\my_regfile|data_readRegB[10]~274_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~275 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~294 (
// Equation(s):
// \my_regfile|data_readRegB[11]~294_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[11].df|q~q  & ((\my_regfile|register[31].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~294 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[11]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~295 (
// Equation(s):
// \my_regfile|data_readRegB[11]~295_combout  = (\my_regfile|data_readRegB[11]~294_combout  & ((\my_regfile|register[29].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d4|and5~combout ),
	.datac(\my_regfile|register[29].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|data_readRegB[11]~294_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~295 .lut_mask = 16'hF300;
defparam \my_regfile|data_readRegB[11]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~293 (
// Equation(s):
// \my_regfile|data_readRegB[11]~293_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[11].df|q~q  & ((\my_regfile|register[27].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d4|and3~combout )))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[27].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~293 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[11]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~288 (
// Equation(s):
// \my_regfile|data_readRegB[11]~288_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[11].df|q~q  & ((\my_regfile|register[19].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d3|and3~combout )))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~288 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[11]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~287 (
// Equation(s):
// \my_regfile|data_readRegB[11]~287_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[11].df|q~q  & ((\my_regfile|register[17].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d3|and1~combout )))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~287 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[11]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~289 (
// Equation(s):
// \my_regfile|data_readRegB[11]~289_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[11].df|q~q  & ((\my_regfile|register[21].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~289 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[11]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~290 (
// Equation(s):
// \my_regfile|data_readRegB[11]~290_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[11].df|q~q  & ((\my_regfile|register[23].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d3|and7~combout )))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~290 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[11]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~291 (
// Equation(s):
// \my_regfile|data_readRegB[11]~291_combout  = (\my_regfile|data_readRegB[11]~288_combout  & (\my_regfile|data_readRegB[11]~287_combout  & (\my_regfile|data_readRegB[11]~289_combout  & \my_regfile|data_readRegB[11]~290_combout )))

	.dataa(\my_regfile|data_readRegB[11]~288_combout ),
	.datab(\my_regfile|data_readRegB[11]~287_combout ),
	.datac(\my_regfile|data_readRegB[11]~289_combout ),
	.datad(\my_regfile|data_readRegB[11]~290_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~291 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~292 (
// Equation(s):
// \my_regfile|data_readRegB[11]~292_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[11].df|q~q  & ((\my_regfile|register[25].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~292 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[11]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~296 (
// Equation(s):
// \my_regfile|data_readRegB[11]~296_combout  = (\my_regfile|data_readRegB[11]~295_combout  & (\my_regfile|data_readRegB[11]~293_combout  & (\my_regfile|data_readRegB[11]~291_combout  & \my_regfile|data_readRegB[11]~292_combout )))

	.dataa(\my_regfile|data_readRegB[11]~295_combout ),
	.datab(\my_regfile|data_readRegB[11]~293_combout ),
	.datac(\my_regfile|data_readRegB[11]~291_combout ),
	.datad(\my_regfile|data_readRegB[11]~292_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~296 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~280 (
// Equation(s):
// \my_regfile|data_readRegB[11]~280_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[11].df|q~q  & ((\my_regfile|register[8].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d2|and0~combout )))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~280 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[11]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~277 (
// Equation(s):
// \my_regfile|data_readRegB[11]~277_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~277 .lut_mask = 16'h3033;
defparam \my_regfile|data_readRegB[11]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~278 (
// Equation(s):
// \my_regfile|data_readRegB[11]~278_combout  = (\my_regfile|data_readRegB[11]~277_combout  & ((\my_regfile|register[4].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d1|and4~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|data_readRegB[11]~277_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~278 .lut_mask = 16'hF300;
defparam \my_regfile|data_readRegB[11]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~279 (
// Equation(s):
// \my_regfile|data_readRegB[11]~279_combout  = (\my_regfile|register[6].df|dffe_array[11].df|q~q  & (((\my_regfile|register[5].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d1|and5~combout ))) # (!\my_regfile|register[6].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~279 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[11]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~276 (
// Equation(s):
// \my_regfile|data_readRegB[11]~276_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[11].df|q~q  & ((\my_regfile|register[1].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~276 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[11]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~281 (
// Equation(s):
// \my_regfile|data_readRegB[11]~281_combout  = (\my_regfile|data_readRegB[11]~280_combout  & (\my_regfile|data_readRegB[11]~278_combout  & (\my_regfile|data_readRegB[11]~279_combout  & \my_regfile|data_readRegB[11]~276_combout )))

	.dataa(\my_regfile|data_readRegB[11]~280_combout ),
	.datab(\my_regfile|data_readRegB[11]~278_combout ),
	.datac(\my_regfile|data_readRegB[11]~279_combout ),
	.datad(\my_regfile|data_readRegB[11]~276_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~281 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~283 (
// Equation(s):
// \my_regfile|data_readRegB[11]~283_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[11].df|q~q  & ((\my_regfile|register[12].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~283 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[11]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~285 (
// Equation(s):
// \my_regfile|data_readRegB[11]~285_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[11].df|q~q  & ((\my_regfile|register[16].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~285 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[11]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~282 (
// Equation(s):
// \my_regfile|data_readRegB[11]~282_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[11].df|q~q  & ((\my_regfile|register[10].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~282 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[11]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~284 (
// Equation(s):
// \my_regfile|data_readRegB[11]~284_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[11].df|q~q  & ((\my_regfile|register[13].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~284 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[11]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~286 (
// Equation(s):
// \my_regfile|data_readRegB[11]~286_combout  = (\my_regfile|data_readRegB[11]~283_combout  & (\my_regfile|data_readRegB[11]~285_combout  & (\my_regfile|data_readRegB[11]~282_combout  & \my_regfile|data_readRegB[11]~284_combout )))

	.dataa(\my_regfile|data_readRegB[11]~283_combout ),
	.datab(\my_regfile|data_readRegB[11]~285_combout ),
	.datac(\my_regfile|data_readRegB[11]~282_combout ),
	.datad(\my_regfile|data_readRegB[11]~284_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~286 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~297 (
// Equation(s):
// \my_regfile|data_readRegB[11]~297_combout  = (\my_regfile|data_readRegB[11]~296_combout  & (\my_regfile|data_readRegB[11]~281_combout  & \my_regfile|data_readRegB[11]~286_combout ))

	.dataa(\my_regfile|data_readRegB[11]~296_combout ),
	.datab(\my_regfile|data_readRegB[11]~281_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[11]~286_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~297 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegB[11]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~311 (
// Equation(s):
// \my_regfile|data_readRegB[12]~311_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[12].df|q~q  & ((\my_regfile|register[21].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~311 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[12]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~312 (
// Equation(s):
// \my_regfile|data_readRegB[12]~312_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[12].df|q~q  & ((\my_regfile|register[23].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~312 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[12]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~309 (
// Equation(s):
// \my_regfile|data_readRegB[12]~309_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[12].df|q~q  & ((\my_regfile|register[17].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~309 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[12]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~310 (
// Equation(s):
// \my_regfile|data_readRegB[12]~310_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[12].df|q~q  & ((\my_regfile|register[19].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d3|and3~combout )))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~310 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[12]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~313 (
// Equation(s):
// \my_regfile|data_readRegB[12]~313_combout  = (\my_regfile|data_readRegB[12]~311_combout  & (\my_regfile|data_readRegB[12]~312_combout  & (\my_regfile|data_readRegB[12]~309_combout  & \my_regfile|data_readRegB[12]~310_combout )))

	.dataa(\my_regfile|data_readRegB[12]~311_combout ),
	.datab(\my_regfile|data_readRegB[12]~312_combout ),
	.datac(\my_regfile|data_readRegB[12]~309_combout ),
	.datad(\my_regfile|data_readRegB[12]~310_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~313 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~314 (
// Equation(s):
// \my_regfile|data_readRegB[12]~314_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[12].df|q~q  & ((\my_regfile|register[26].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~314 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[12]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~316 (
// Equation(s):
// \my_regfile|data_readRegB[12]~316_combout  = (\my_regfile|register[30].df|dffe_array[12].df|q~q  & (((\my_regfile|register[31].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d4|and7~combout ))) # (!\my_regfile|register[30].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~316 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[12]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~317 (
// Equation(s):
// \my_regfile|data_readRegB[12]~317_combout  = (\my_regfile|data_readRegB[12]~316_combout  & ((\my_regfile|register[29].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|d1|d4|and5~combout ),
	.datab(\my_regfile|data_readRegB[12]~316_combout ),
	.datac(gnd),
	.datad(\my_regfile|register[29].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~317 .lut_mask = 16'hCC44;
defparam \my_regfile|data_readRegB[12]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~315 (
// Equation(s):
// \my_regfile|data_readRegB[12]~315_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[12].df|q~q  & ((\my_regfile|register[28].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d4|and4~combout )))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~315 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[12]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~318 (
// Equation(s):
// \my_regfile|data_readRegB[12]~318_combout  = (\my_regfile|data_readRegB[12]~313_combout  & (\my_regfile|data_readRegB[12]~314_combout  & (\my_regfile|data_readRegB[12]~317_combout  & \my_regfile|data_readRegB[12]~315_combout )))

	.dataa(\my_regfile|data_readRegB[12]~313_combout ),
	.datab(\my_regfile|data_readRegB[12]~314_combout ),
	.datac(\my_regfile|data_readRegB[12]~317_combout ),
	.datad(\my_regfile|data_readRegB[12]~315_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~318 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~305 (
// Equation(s):
// \my_regfile|data_readRegB[12]~305_combout  = (\my_regfile|register[12].df|dffe_array[12].df|q~q  & (((\my_regfile|register[11].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # (!\my_regfile|register[12].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~305 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[12]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~304 (
// Equation(s):
// \my_regfile|data_readRegB[12]~304_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[12].df|q~q  & ((\my_regfile|register[10].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~304 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[12]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~306 (
// Equation(s):
// \my_regfile|data_readRegB[12]~306_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[12].df|q~q  & ((\my_regfile|register[13].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~306 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[12]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~307 (
// Equation(s):
// \my_regfile|data_readRegB[12]~307_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[12].df|q~q  & ((\my_regfile|register[16].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~307 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[12]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~308 (
// Equation(s):
// \my_regfile|data_readRegB[12]~308_combout  = (\my_regfile|data_readRegB[12]~305_combout  & (\my_regfile|data_readRegB[12]~304_combout  & (\my_regfile|data_readRegB[12]~306_combout  & \my_regfile|data_readRegB[12]~307_combout )))

	.dataa(\my_regfile|data_readRegB[12]~305_combout ),
	.datab(\my_regfile|data_readRegB[12]~304_combout ),
	.datac(\my_regfile|data_readRegB[12]~306_combout ),
	.datad(\my_regfile|data_readRegB[12]~307_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~308 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~301 (
// Equation(s):
// \my_regfile|data_readRegB[12]~301_combout  = (\my_regfile|register[6].df|dffe_array[12].df|q~q  & (((\my_regfile|register[5].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d1|and5~combout ))) # (!\my_regfile|register[6].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~301 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[12]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~302 (
// Equation(s):
// \my_regfile|data_readRegB[12]~302_combout  = (\my_regfile|register[8].df|dffe_array[12].df|q~q  & (((\my_regfile|register[7].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d1|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~302 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[12]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~298 (
// Equation(s):
// \my_regfile|data_readRegB[12]~298_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[12].df|q~q  & ((\my_regfile|register[2].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~298 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[12]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~299 (
// Equation(s):
// \my_regfile|data_readRegB[12]~299_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and3~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[12].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~299 .lut_mask = 16'h00DD;
defparam \my_regfile|data_readRegB[12]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~300 (
// Equation(s):
// \my_regfile|data_readRegB[12]~300_combout  = (\my_regfile|data_readRegB[12]~298_combout  & (\my_regfile|data_readRegB[12]~299_combout  & ((\my_regfile|register[4].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[12]~298_combout ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|data_readRegB[12]~299_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~300 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[12]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~303 (
// Equation(s):
// \my_regfile|data_readRegB[12]~303_combout  = (\my_regfile|data_readRegB[12]~301_combout  & (\my_regfile|data_readRegB[12]~302_combout  & \my_regfile|data_readRegB[12]~300_combout ))

	.dataa(\my_regfile|data_readRegB[12]~301_combout ),
	.datab(\my_regfile|data_readRegB[12]~302_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[12]~300_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~303 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegB[12]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~319 (
// Equation(s):
// \my_regfile|data_readRegB[12]~319_combout  = (\my_regfile|data_readRegB[12]~318_combout  & (\my_regfile|data_readRegB[12]~308_combout  & \my_regfile|data_readRegB[12]~303_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[12]~318_combout ),
	.datac(\my_regfile|data_readRegB[12]~308_combout ),
	.datad(\my_regfile|data_readRegB[12]~303_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~319 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[12]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~337 (
// Equation(s):
// \my_regfile|data_readRegB[13]~337_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[13].df|q~q  & ((\my_regfile|register[27].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d4|and3~combout )))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~337 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[13]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~331 (
// Equation(s):
// \my_regfile|data_readRegB[13]~331_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[13].df|q~q  & ((\my_regfile|register[18].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~331 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[13]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~334 (
// Equation(s):
// \my_regfile|data_readRegB[13]~334_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[13].df|q~q  & ((\my_regfile|register[23].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~334 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[13]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~332 (
// Equation(s):
// \my_regfile|data_readRegB[13]~332_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[13].df|q~q  & ((\my_regfile|register[19].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d3|and3~combout )))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~332 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[13]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~333 (
// Equation(s):
// \my_regfile|data_readRegB[13]~333_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[13].df|q~q  & ((\my_regfile|register[21].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~333 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[13]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~335 (
// Equation(s):
// \my_regfile|data_readRegB[13]~335_combout  = (\my_regfile|data_readRegB[13]~331_combout  & (\my_regfile|data_readRegB[13]~334_combout  & (\my_regfile|data_readRegB[13]~332_combout  & \my_regfile|data_readRegB[13]~333_combout )))

	.dataa(\my_regfile|data_readRegB[13]~331_combout ),
	.datab(\my_regfile|data_readRegB[13]~334_combout ),
	.datac(\my_regfile|data_readRegB[13]~332_combout ),
	.datad(\my_regfile|data_readRegB[13]~333_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~335 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~336 (
// Equation(s):
// \my_regfile|data_readRegB[13]~336_combout  = (\my_regfile|register[26].df|dffe_array[13].df|q~q  & (((\my_regfile|register[25].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d4|and1~combout ))) # (!\my_regfile|register[26].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~336 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[13]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~338 (
// Equation(s):
// \my_regfile|data_readRegB[13]~338_combout  = (\my_regfile|register[30].df|dffe_array[13].df|q~q  & (((\my_regfile|register[31].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|d1|d4|and7~combout ),
	.datad(\my_regfile|register[31].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~338 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[13]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~339 (
// Equation(s):
// \my_regfile|data_readRegB[13]~339_combout  = (\my_regfile|data_readRegB[13]~338_combout  & ((\my_regfile|register[29].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|data_readRegB[13]~338_combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~339 .lut_mask = 16'h88CC;
defparam \my_regfile|data_readRegB[13]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~340 (
// Equation(s):
// \my_regfile|data_readRegB[13]~340_combout  = (\my_regfile|data_readRegB[13]~337_combout  & (\my_regfile|data_readRegB[13]~335_combout  & (\my_regfile|data_readRegB[13]~336_combout  & \my_regfile|data_readRegB[13]~339_combout )))

	.dataa(\my_regfile|data_readRegB[13]~337_combout ),
	.datab(\my_regfile|data_readRegB[13]~335_combout ),
	.datac(\my_regfile|data_readRegB[13]~336_combout ),
	.datad(\my_regfile|data_readRegB[13]~339_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~340 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~323 (
// Equation(s):
// \my_regfile|data_readRegB[13]~323_combout  = (\my_regfile|register[6].df|dffe_array[13].df|q~q  & (((\my_regfile|register[5].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d1|and5~combout ))) # (!\my_regfile|register[6].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~323 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[13]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~324 (
// Equation(s):
// \my_regfile|data_readRegB[13]~324_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[13].df|q~q  & ((\my_regfile|register[7].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d1|and7~combout )))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~324 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[13]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~320 (
// Equation(s):
// \my_regfile|data_readRegB[13]~320_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[13].df|q~q  & ((\my_regfile|register[2].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~320 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[13]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~321 (
// Equation(s):
// \my_regfile|data_readRegB[13]~321_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and3~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[13].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~321 .lut_mask = 16'h00DD;
defparam \my_regfile|data_readRegB[13]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~322 (
// Equation(s):
// \my_regfile|data_readRegB[13]~322_combout  = (\my_regfile|data_readRegB[13]~320_combout  & (\my_regfile|data_readRegB[13]~321_combout  & ((\my_regfile|register[4].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[13]~320_combout ),
	.datab(\my_regfile|data_readRegB[13]~321_combout ),
	.datac(\my_regfile|d1|d1|and4~combout ),
	.datad(\my_regfile|register[4].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~322 .lut_mask = 16'h8808;
defparam \my_regfile|data_readRegB[13]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~325 (
// Equation(s):
// \my_regfile|data_readRegB[13]~325_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[13].df|q~q  & ((\my_regfile|register[9].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~325 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[13]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~328 (
// Equation(s):
// \my_regfile|data_readRegB[13]~328_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[13].df|q~q  & ((\my_regfile|register[16].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~328 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[13]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~326 (
// Equation(s):
// \my_regfile|data_readRegB[13]~326_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[13].df|q~q  & ((\my_regfile|register[12].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~326 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[13]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~327 (
// Equation(s):
// \my_regfile|data_readRegB[13]~327_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[13].df|q~q  & ((\my_regfile|register[13].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~327 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[13]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~329 (
// Equation(s):
// \my_regfile|data_readRegB[13]~329_combout  = (\my_regfile|data_readRegB[13]~325_combout  & (\my_regfile|data_readRegB[13]~328_combout  & (\my_regfile|data_readRegB[13]~326_combout  & \my_regfile|data_readRegB[13]~327_combout )))

	.dataa(\my_regfile|data_readRegB[13]~325_combout ),
	.datab(\my_regfile|data_readRegB[13]~328_combout ),
	.datac(\my_regfile|data_readRegB[13]~326_combout ),
	.datad(\my_regfile|data_readRegB[13]~327_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~329 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~330 (
// Equation(s):
// \my_regfile|data_readRegB[13]~330_combout  = (\my_regfile|data_readRegB[13]~323_combout  & (\my_regfile|data_readRegB[13]~324_combout  & (\my_regfile|data_readRegB[13]~322_combout  & \my_regfile|data_readRegB[13]~329_combout )))

	.dataa(\my_regfile|data_readRegB[13]~323_combout ),
	.datab(\my_regfile|data_readRegB[13]~324_combout ),
	.datac(\my_regfile|data_readRegB[13]~322_combout ),
	.datad(\my_regfile|data_readRegB[13]~329_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~330 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~341 (
// Equation(s):
// \my_regfile|data_readRegB[13]~341_combout  = (\my_regfile|data_readRegB[13]~340_combout  & \my_regfile|data_readRegB[13]~330_combout )

	.dataa(\my_regfile|data_readRegB[13]~340_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[13]~330_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~341 .lut_mask = 16'hAA00;
defparam \my_regfile|data_readRegB[13]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~358 (
// Equation(s):
// \my_regfile|data_readRegB[14]~358_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[14].df|q~q  & ((\my_regfile|register[25].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~358 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[14]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~360 (
// Equation(s):
// \my_regfile|data_readRegB[14]~360_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[14].df|q~q  & ((\my_regfile|register[30].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~360 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[14]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~361 (
// Equation(s):
// \my_regfile|data_readRegB[14]~361_combout  = (\my_regfile|data_readRegB[14]~360_combout  & ((\my_regfile|register[29].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|d1|d4|and5~combout ),
	.datab(\my_regfile|data_readRegB[14]~360_combout ),
	.datac(gnd),
	.datad(\my_regfile|register[29].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~361 .lut_mask = 16'hCC44;
defparam \my_regfile|data_readRegB[14]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~359 (
// Equation(s):
// \my_regfile|data_readRegB[14]~359_combout  = (\my_regfile|register[28].df|dffe_array[14].df|q~q  & (((\my_regfile|register[27].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~359 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[14]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~354 (
// Equation(s):
// \my_regfile|data_readRegB[14]~354_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[14].df|q~q  & ((\my_regfile|register[19].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d3|and3~combout )))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~354 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[14]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~353 (
// Equation(s):
// \my_regfile|data_readRegB[14]~353_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[14].df|q~q  & ((\my_regfile|register[18].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~353 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[14]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~355 (
// Equation(s):
// \my_regfile|data_readRegB[14]~355_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[14].df|q~q  & ((\my_regfile|register[21].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~355 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[14]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~356 (
// Equation(s):
// \my_regfile|data_readRegB[14]~356_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[14].df|q~q  & ((\my_regfile|register[23].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~356 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[14]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~357 (
// Equation(s):
// \my_regfile|data_readRegB[14]~357_combout  = (\my_regfile|data_readRegB[14]~354_combout  & (\my_regfile|data_readRegB[14]~353_combout  & (\my_regfile|data_readRegB[14]~355_combout  & \my_regfile|data_readRegB[14]~356_combout )))

	.dataa(\my_regfile|data_readRegB[14]~354_combout ),
	.datab(\my_regfile|data_readRegB[14]~353_combout ),
	.datac(\my_regfile|data_readRegB[14]~355_combout ),
	.datad(\my_regfile|data_readRegB[14]~356_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~357 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~362 (
// Equation(s):
// \my_regfile|data_readRegB[14]~362_combout  = (\my_regfile|data_readRegB[14]~358_combout  & (\my_regfile|data_readRegB[14]~361_combout  & (\my_regfile|data_readRegB[14]~359_combout  & \my_regfile|data_readRegB[14]~357_combout )))

	.dataa(\my_regfile|data_readRegB[14]~358_combout ),
	.datab(\my_regfile|data_readRegB[14]~361_combout ),
	.datac(\my_regfile|data_readRegB[14]~359_combout ),
	.datad(\my_regfile|data_readRegB[14]~357_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~362 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~342 (
// Equation(s):
// \my_regfile|data_readRegB[14]~342_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[14].df|q~q  & ((\my_regfile|register[1].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d1|and1~combout )))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~342 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[14]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~343 (
// Equation(s):
// \my_regfile|data_readRegB[14]~343_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|register[3].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~343 .lut_mask = 16'h2233;
defparam \my_regfile|data_readRegB[14]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~344 (
// Equation(s):
// \my_regfile|data_readRegB[14]~344_combout  = (\my_regfile|data_readRegB[14]~342_combout  & (\my_regfile|data_readRegB[14]~343_combout  & ((\my_regfile|register[4].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|data_readRegB[14]~342_combout ),
	.datad(\my_regfile|data_readRegB[14]~343_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~344 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[14]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~345 (
// Equation(s):
// \my_regfile|data_readRegB[14]~345_combout  = (((\my_regfile|register[6].df|dffe_array[14].df|q~q ) # (\my_processor|ctrl_readRegB[0]~2_combout )) # (!\my_regfile|d1|d1|and4~0_combout )) # (!\my_processor|ctrl_readRegB[1]~0_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_regfile|d1|d1|and4~0_combout ),
	.datac(\my_regfile|register[6].df|dffe_array[14].df|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~345 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegB[14]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~346 (
// Equation(s):
// \my_regfile|data_readRegB[14]~346_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[14].df|q~q  & ((\my_regfile|register[7].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d1|and7~combout )))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~346 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[14]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~347 (
// Equation(s):
// \my_regfile|data_readRegB[14]~347_combout  = (\my_regfile|data_readRegB[14]~345_combout  & (\my_regfile|data_readRegB[14]~346_combout  & ((\my_regfile|register[5].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|data_readRegB[14]~345_combout ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|data_readRegB[14]~346_combout ),
	.datad(\my_regfile|register[5].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~347 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegB[14]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~351 (
// Equation(s):
// \my_regfile|data_readRegB[14]~351_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[14].df|q~q  & ((\my_regfile|register[16].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~351 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[14]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~348 (
// Equation(s):
// \my_regfile|data_readRegB[14]~348_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[14].df|q~q  & ((\my_regfile|register[10].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~348 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[14]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~349 (
// Equation(s):
// \my_regfile|data_readRegB[14]~349_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[14].df|q~q  & ((\my_regfile|register[12].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~349 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[14]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~350 (
// Equation(s):
// \my_regfile|data_readRegB[14]~350_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[14].df|q~q  & ((\my_regfile|register[14].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d2|and6~combout )))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|d1|d2|and6~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~350 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[14]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~352 (
// Equation(s):
// \my_regfile|data_readRegB[14]~352_combout  = (\my_regfile|data_readRegB[14]~351_combout  & (\my_regfile|data_readRegB[14]~348_combout  & (\my_regfile|data_readRegB[14]~349_combout  & \my_regfile|data_readRegB[14]~350_combout )))

	.dataa(\my_regfile|data_readRegB[14]~351_combout ),
	.datab(\my_regfile|data_readRegB[14]~348_combout ),
	.datac(\my_regfile|data_readRegB[14]~349_combout ),
	.datad(\my_regfile|data_readRegB[14]~350_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~352 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~363 (
// Equation(s):
// \my_regfile|data_readRegB[14]~363_combout  = (\my_regfile|data_readRegB[14]~362_combout  & (\my_regfile|data_readRegB[14]~344_combout  & (\my_regfile|data_readRegB[14]~347_combout  & \my_regfile|data_readRegB[14]~352_combout )))

	.dataa(\my_regfile|data_readRegB[14]~362_combout ),
	.datab(\my_regfile|data_readRegB[14]~344_combout ),
	.datac(\my_regfile|data_readRegB[14]~347_combout ),
	.datad(\my_regfile|data_readRegB[14]~352_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~363 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~364 (
// Equation(s):
// \my_regfile|data_readRegB[15]~364_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[15].df|q~q  & ((\my_regfile|register[2].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~364 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[15]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~365 (
// Equation(s):
// \my_regfile|data_readRegB[15]~365_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and3~combout ),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[3].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~365 .lut_mask = 16'h3311;
defparam \my_regfile|data_readRegB[15]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~366 (
// Equation(s):
// \my_regfile|data_readRegB[15]~366_combout  = (\my_regfile|data_readRegB[15]~364_combout  & (\my_regfile|data_readRegB[15]~365_combout  & ((\my_regfile|register[4].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[15]~364_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|data_readRegB[15]~365_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~366 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[15]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~367 (
// Equation(s):
// \my_regfile|data_readRegB[15]~367_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[15].df|q~q  & ((\my_regfile|register[5].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d1|and5~combout )))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~367 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[15]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~368 (
// Equation(s):
// \my_regfile|data_readRegB[15]~368_combout  = (\my_regfile|register[8].df|dffe_array[15].df|q~q  & (((\my_regfile|register[7].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d1|and7~combout ))) # (!\my_regfile|register[8].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d1|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~368 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[15]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~371 (
// Equation(s):
// \my_regfile|data_readRegB[15]~371_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[15].df|q~q  & ((\my_regfile|register[13].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~371 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[15]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~369 (
// Equation(s):
// \my_regfile|data_readRegB[15]~369_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[15].df|q~q  & ((\my_regfile|register[10].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~369 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[15]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~372 (
// Equation(s):
// \my_regfile|data_readRegB[15]~372_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[15].df|q~q  & ((\my_regfile|register[15].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~372 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[15]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~370 (
// Equation(s):
// \my_regfile|data_readRegB[15]~370_combout  = (\my_regfile|register[12].df|dffe_array[15].df|q~q  & (((\my_regfile|register[11].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d2|and3~combout ))) # (!\my_regfile|register[12].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~370 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[15]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~373 (
// Equation(s):
// \my_regfile|data_readRegB[15]~373_combout  = (\my_regfile|data_readRegB[15]~371_combout  & (\my_regfile|data_readRegB[15]~369_combout  & (\my_regfile|data_readRegB[15]~372_combout  & \my_regfile|data_readRegB[15]~370_combout )))

	.dataa(\my_regfile|data_readRegB[15]~371_combout ),
	.datab(\my_regfile|data_readRegB[15]~369_combout ),
	.datac(\my_regfile|data_readRegB[15]~372_combout ),
	.datad(\my_regfile|data_readRegB[15]~370_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~373 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~374 (
// Equation(s):
// \my_regfile|data_readRegB[15]~374_combout  = (\my_regfile|data_readRegB[15]~366_combout  & (\my_regfile|data_readRegB[15]~367_combout  & (\my_regfile|data_readRegB[15]~368_combout  & \my_regfile|data_readRegB[15]~373_combout )))

	.dataa(\my_regfile|data_readRegB[15]~366_combout ),
	.datab(\my_regfile|data_readRegB[15]~367_combout ),
	.datac(\my_regfile|data_readRegB[15]~368_combout ),
	.datad(\my_regfile|data_readRegB[15]~373_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~374 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~380 (
// Equation(s):
// \my_regfile|data_readRegB[15]~380_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[15].df|q~q  & ((\my_regfile|register[25].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~380 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[15]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~382 (
// Equation(s):
// \my_regfile|data_readRegB[15]~382_combout  = ((\my_regfile|register[29].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d1|d2|and5~4_combout ) # (!\my_processor|ctrl_readRegB[4]~4_combout ))) # (!\my_processor|ctrl_readRegB[3]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[15].df|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_regfile|d1|d2|and5~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~382 .lut_mask = 16'hDFFF;
defparam \my_regfile|data_readRegB[15]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~381 (
// Equation(s):
// \my_regfile|data_readRegB[15]~381_combout  = (\my_regfile|register[28].df|dffe_array[15].df|q~q  & (((\my_regfile|register[27].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d4|and3~combout ))) # (!\my_regfile|register[28].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~381 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[15]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~383 (
// Equation(s):
// \my_regfile|data_readRegB[15]~383_combout  = (\my_regfile|register[31].df|dffe_array[15].df|q~q  & ((\my_regfile|register[30].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d1|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d1|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|register[30].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~383 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[15]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~384 (
// Equation(s):
// \my_regfile|data_readRegB[15]~384_combout  = (\my_regfile|data_readRegB[15]~380_combout  & (\my_regfile|data_readRegB[15]~382_combout  & (\my_regfile|data_readRegB[15]~381_combout  & \my_regfile|data_readRegB[15]~383_combout )))

	.dataa(\my_regfile|data_readRegB[15]~380_combout ),
	.datab(\my_regfile|data_readRegB[15]~382_combout ),
	.datac(\my_regfile|data_readRegB[15]~381_combout ),
	.datad(\my_regfile|data_readRegB[15]~383_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~384 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~376 (
// Equation(s):
// \my_regfile|data_readRegB[15]~376_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[15].df|q~q  & ((\my_regfile|register[19].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d3|and3~combout )))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~376 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[15]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~375 (
// Equation(s):
// \my_regfile|data_readRegB[15]~375_combout  = (\my_regfile|register[18].df|dffe_array[15].df|q~q  & (((\my_regfile|register[17].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d3|and1~combout ))) # (!\my_regfile|register[18].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~375 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[15]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~378 (
// Equation(s):
// \my_regfile|data_readRegB[15]~378_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[15].df|q~q  & ((\my_regfile|register[23].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d3|and7~combout )))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~378 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[15]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~377 (
// Equation(s):
// \my_regfile|data_readRegB[15]~377_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[15].df|q~q  & ((\my_regfile|register[21].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~377 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[15]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~379 (
// Equation(s):
// \my_regfile|data_readRegB[15]~379_combout  = (\my_regfile|data_readRegB[15]~376_combout  & (\my_regfile|data_readRegB[15]~375_combout  & (\my_regfile|data_readRegB[15]~378_combout  & \my_regfile|data_readRegB[15]~377_combout )))

	.dataa(\my_regfile|data_readRegB[15]~376_combout ),
	.datab(\my_regfile|data_readRegB[15]~375_combout ),
	.datac(\my_regfile|data_readRegB[15]~378_combout ),
	.datad(\my_regfile|data_readRegB[15]~377_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~379 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~385 (
// Equation(s):
// \my_regfile|data_readRegB[15]~385_combout  = (\my_regfile|data_readRegB[15]~374_combout  & (\my_regfile|data_readRegB[15]~384_combout  & \my_regfile|data_readRegB[15]~379_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[15]~374_combout ),
	.datac(\my_regfile|data_readRegB[15]~384_combout ),
	.datad(\my_regfile|data_readRegB[15]~379_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~385 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[15]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~390 (
// Equation(s):
// \my_regfile|data_readRegB[16]~390_combout  = (((\my_regfile|register[7].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and4~0_combout )) # (!\my_processor|ctrl_readRegB[0]~2_combout )) # (!\my_processor|ctrl_readRegB[1]~0_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|register[7].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~390 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegB[16]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~389 (
// Equation(s):
// \my_regfile|data_readRegB[16]~389_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[16].df|q~q  & ((\my_regfile|register[5].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~389 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[16]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~391 (
// Equation(s):
// \my_regfile|data_readRegB[16]~391_combout  = (\my_regfile|data_readRegB[16]~390_combout  & (\my_regfile|data_readRegB[16]~389_combout  & ((\my_regfile|register[8].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|data_readRegB[16]~390_combout ),
	.datac(\my_regfile|register[8].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|data_readRegB[16]~389_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~391 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[16]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~403 (
// Equation(s):
// \my_regfile|data_readRegB[16]~403_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[16].df|q~q  & ((\my_regfile|register[27].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~403 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[16]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~402 (
// Equation(s):
// \my_regfile|data_readRegB[16]~402_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[16].df|q~q  & ((\my_regfile|register[26].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~402 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[16]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~404 (
// Equation(s):
// \my_regfile|data_readRegB[16]~404_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[16].df|q~q  & ((\my_regfile|register[31].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~404 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[16]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~405 (
// Equation(s):
// \my_regfile|data_readRegB[16]~405_combout  = (\my_regfile|data_readRegB[16]~404_combout  & ((\my_regfile|register[29].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|d1|d4|and5~combout ),
	.datab(\my_regfile|register[29].df|dffe_array[16].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[16]~404_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~405 .lut_mask = 16'hDD00;
defparam \my_regfile|data_readRegB[16]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~397 (
// Equation(s):
// \my_regfile|data_readRegB[16]~397_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[16].df|q~q  & ((\my_regfile|register[17].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[16].df|q~q )) # (!\my_regfile|d1|d3|and1~combout )))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~397 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[16]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~398 (
// Equation(s):
// \my_regfile|data_readRegB[16]~398_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[16].df|q~q  & ((\my_regfile|register[19].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~398 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[16]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~399 (
// Equation(s):
// \my_regfile|data_readRegB[16]~399_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[16].df|q~q  & ((\my_regfile|register[21].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~399 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[16]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~400 (
// Equation(s):
// \my_regfile|data_readRegB[16]~400_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[16].df|q~q  & ((\my_regfile|register[23].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[16].df|q~q )) # (!\my_regfile|d1|d3|and7~combout )))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~400 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[16]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~401 (
// Equation(s):
// \my_regfile|data_readRegB[16]~401_combout  = (\my_regfile|data_readRegB[16]~397_combout  & (\my_regfile|data_readRegB[16]~398_combout  & (\my_regfile|data_readRegB[16]~399_combout  & \my_regfile|data_readRegB[16]~400_combout )))

	.dataa(\my_regfile|data_readRegB[16]~397_combout ),
	.datab(\my_regfile|data_readRegB[16]~398_combout ),
	.datac(\my_regfile|data_readRegB[16]~399_combout ),
	.datad(\my_regfile|data_readRegB[16]~400_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~401 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~406 (
// Equation(s):
// \my_regfile|data_readRegB[16]~406_combout  = (\my_regfile|data_readRegB[16]~403_combout  & (\my_regfile|data_readRegB[16]~402_combout  & (\my_regfile|data_readRegB[16]~405_combout  & \my_regfile|data_readRegB[16]~401_combout )))

	.dataa(\my_regfile|data_readRegB[16]~403_combout ),
	.datab(\my_regfile|data_readRegB[16]~402_combout ),
	.datac(\my_regfile|data_readRegB[16]~405_combout ),
	.datad(\my_regfile|data_readRegB[16]~401_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~406 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~394 (
// Equation(s):
// \my_regfile|data_readRegB[16]~394_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[16].df|q~q  & ((\my_regfile|register[14].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~394 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[16]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~392 (
// Equation(s):
// \my_regfile|data_readRegB[16]~392_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[16].df|q~q  & ((\my_regfile|register[9].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~392 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[16]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~395 (
// Equation(s):
// \my_regfile|data_readRegB[16]~395_combout  = (\my_regfile|register[16].df|dffe_array[16].df|q~q  & (((\my_regfile|register[15].df|dffe_array[16].df|q~q )) # (!\my_regfile|d1|d2|and7~combout ))) # (!\my_regfile|register[16].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d1|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~395 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[16]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~393 (
// Equation(s):
// \my_regfile|data_readRegB[16]~393_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[16].df|q~q  & ((\my_regfile|register[11].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[16].df|q~q )) # (!\my_regfile|d1|d2|and3~combout )))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~393 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[16]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~396 (
// Equation(s):
// \my_regfile|data_readRegB[16]~396_combout  = (\my_regfile|data_readRegB[16]~394_combout  & (\my_regfile|data_readRegB[16]~392_combout  & (\my_regfile|data_readRegB[16]~395_combout  & \my_regfile|data_readRegB[16]~393_combout )))

	.dataa(\my_regfile|data_readRegB[16]~394_combout ),
	.datab(\my_regfile|data_readRegB[16]~392_combout ),
	.datac(\my_regfile|data_readRegB[16]~395_combout ),
	.datad(\my_regfile|data_readRegB[16]~393_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~396 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~386 (
// Equation(s):
// \my_regfile|data_readRegB[16]~386_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[16].df|q~q  & ((\my_regfile|register[1].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~386 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[16]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~387 (
// Equation(s):
// \my_regfile|data_readRegB[16]~387_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and3~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[16].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~387 .lut_mask = 16'h00DD;
defparam \my_regfile|data_readRegB[16]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~388 (
// Equation(s):
// \my_regfile|data_readRegB[16]~388_combout  = (\my_regfile|data_readRegB[16]~386_combout  & (\my_regfile|data_readRegB[16]~387_combout  & ((\my_regfile|register[4].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[16]~386_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|data_readRegB[16]~387_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~388 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[16]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~407 (
// Equation(s):
// \my_regfile|data_readRegB[16]~407_combout  = (\my_regfile|data_readRegB[16]~391_combout  & (\my_regfile|data_readRegB[16]~406_combout  & (\my_regfile|data_readRegB[16]~396_combout  & \my_regfile|data_readRegB[16]~388_combout )))

	.dataa(\my_regfile|data_readRegB[16]~391_combout ),
	.datab(\my_regfile|data_readRegB[16]~406_combout ),
	.datac(\my_regfile|data_readRegB[16]~396_combout ),
	.datad(\my_regfile|data_readRegB[16]~388_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~407 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~427 (
// Equation(s):
// \my_regfile|data_readRegB[17]~427_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[17].df|q~q  & ((\my_regfile|register[31].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|d1|d4|and7~combout ),
	.datad(\my_regfile|register[31].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~427 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegB[17]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~428 (
// Equation(s):
// \my_regfile|data_readRegB[17]~428_combout  = (\my_regfile|data_readRegB[17]~427_combout  & ((\my_regfile|register[29].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|data_readRegB[17]~427_combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~428 .lut_mask = 16'h88CC;
defparam \my_regfile|data_readRegB[17]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~419 (
// Equation(s):
// \my_regfile|data_readRegB[17]~419_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[17].df|q~q  & ((\my_regfile|register[17].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d3|and1~combout )))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~419 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[17]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~420 (
// Equation(s):
// \my_regfile|data_readRegB[17]~420_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[17].df|q~q  & ((\my_regfile|register[19].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d3|and3~combout )))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~420 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[17]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~421 (
// Equation(s):
// \my_regfile|data_readRegB[17]~421_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[17].df|q~q  & ((\my_regfile|register[21].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~421 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[17]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~422 (
// Equation(s):
// \my_regfile|data_readRegB[17]~422_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[17].df|q~q  & ((\my_regfile|register[23].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~422 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[17]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~423 (
// Equation(s):
// \my_regfile|data_readRegB[17]~423_combout  = (\my_regfile|data_readRegB[17]~419_combout  & (\my_regfile|data_readRegB[17]~420_combout  & (\my_regfile|data_readRegB[17]~421_combout  & \my_regfile|data_readRegB[17]~422_combout )))

	.dataa(\my_regfile|data_readRegB[17]~419_combout ),
	.datab(\my_regfile|data_readRegB[17]~420_combout ),
	.datac(\my_regfile|data_readRegB[17]~421_combout ),
	.datad(\my_regfile|data_readRegB[17]~422_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~423 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~409 (
// Equation(s):
// \my_regfile|data_readRegB[17]~409_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and3~combout ),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[3].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~409 .lut_mask = 16'h3311;
defparam \my_regfile|data_readRegB[17]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~408 (
// Equation(s):
// \my_regfile|data_readRegB[17]~408_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[17].df|q~q  & ((\my_regfile|register[2].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~408 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[17]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~410 (
// Equation(s):
// \my_regfile|data_readRegB[17]~410_combout  = (\my_regfile|data_readRegB[17]~409_combout  & (\my_regfile|data_readRegB[17]~408_combout  & ((\my_regfile|register[4].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|data_readRegB[17]~409_combout ),
	.datad(\my_regfile|data_readRegB[17]~408_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~410 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[17]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~411 (
// Equation(s):
// \my_regfile|data_readRegB[17]~411_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[17].df|q~q  & ((\my_regfile|register[6].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d1|and6~combout )))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~411 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[17]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~412 (
// Equation(s):
// \my_regfile|data_readRegB[17]~412_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[17].df|q~q  & ((\my_regfile|register[7].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d1|and7~combout )))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~412 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[17]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~413 (
// Equation(s):
// \my_regfile|data_readRegB[17]~413_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[17].df|q~q  & ((\my_regfile|register[9].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~413 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[17]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~414 (
// Equation(s):
// \my_regfile|data_readRegB[17]~414_combout  = (\my_regfile|register[12].df|dffe_array[17].df|q~q  & (((\my_regfile|register[11].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d2|and3~combout ))) # (!\my_regfile|register[12].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~414 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[17]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~416 (
// Equation(s):
// \my_regfile|data_readRegB[17]~416_combout  = (\my_regfile|register[16].df|dffe_array[17].df|q~q  & (((\my_regfile|register[15].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d2|and7~combout ))) # (!\my_regfile|register[16].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d1|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~416 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[17]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~415 (
// Equation(s):
// \my_regfile|data_readRegB[17]~415_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[17].df|q~q  & ((\my_regfile|register[13].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~415 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[17]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~417 (
// Equation(s):
// \my_regfile|data_readRegB[17]~417_combout  = (\my_regfile|data_readRegB[17]~413_combout  & (\my_regfile|data_readRegB[17]~414_combout  & (\my_regfile|data_readRegB[17]~416_combout  & \my_regfile|data_readRegB[17]~415_combout )))

	.dataa(\my_regfile|data_readRegB[17]~413_combout ),
	.datab(\my_regfile|data_readRegB[17]~414_combout ),
	.datac(\my_regfile|data_readRegB[17]~416_combout ),
	.datad(\my_regfile|data_readRegB[17]~415_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~417 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~418 (
// Equation(s):
// \my_regfile|data_readRegB[17]~418_combout  = (\my_regfile|data_readRegB[17]~410_combout  & (\my_regfile|data_readRegB[17]~411_combout  & (\my_regfile|data_readRegB[17]~412_combout  & \my_regfile|data_readRegB[17]~417_combout )))

	.dataa(\my_regfile|data_readRegB[17]~410_combout ),
	.datab(\my_regfile|data_readRegB[17]~411_combout ),
	.datac(\my_regfile|data_readRegB[17]~412_combout ),
	.datad(\my_regfile|data_readRegB[17]~417_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~418 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~424 (
// Equation(s):
// \my_regfile|data_readRegB[17]~424_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[17].df|q~q  & ((\my_regfile|register[25].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~424 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[17]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~425 (
// Equation(s):
// \my_regfile|data_readRegB[17]~425_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[17].df|q~q  & ((\my_regfile|register[27].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d4|and3~combout )))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~425 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[17]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~426 (
// Equation(s):
// \my_regfile|data_readRegB[17]~426_combout  = (\my_regfile|data_readRegB[17]~424_combout  & \my_regfile|data_readRegB[17]~425_combout )

	.dataa(\my_regfile|data_readRegB[17]~424_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[17]~425_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~426 .lut_mask = 16'hAA00;
defparam \my_regfile|data_readRegB[17]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~429 (
// Equation(s):
// \my_regfile|data_readRegB[17]~429_combout  = (\my_regfile|data_readRegB[17]~428_combout  & (\my_regfile|data_readRegB[17]~423_combout  & (\my_regfile|data_readRegB[17]~418_combout  & \my_regfile|data_readRegB[17]~426_combout )))

	.dataa(\my_regfile|data_readRegB[17]~428_combout ),
	.datab(\my_regfile|data_readRegB[17]~423_combout ),
	.datac(\my_regfile|data_readRegB[17]~418_combout ),
	.datad(\my_regfile|data_readRegB[17]~426_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~429 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~448 (
// Equation(s):
// \my_regfile|data_readRegB[18]~448_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[18].df|q~q  & ((\my_regfile|register[31].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~448 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[18]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~449 (
// Equation(s):
// \my_regfile|data_readRegB[18]~449_combout  = (\my_regfile|data_readRegB[18]~448_combout  & ((\my_regfile|register[29].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|d1|d4|and5~combout ),
	.datab(\my_regfile|register[29].df|dffe_array[18].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[18]~448_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~449 .lut_mask = 16'hDD00;
defparam \my_regfile|data_readRegB[18]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~446 (
// Equation(s):
// \my_regfile|data_readRegB[18]~446_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[18].df|q~q  & ((\my_regfile|register[25].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~446 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[18]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~447 (
// Equation(s):
// \my_regfile|data_readRegB[18]~447_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[18].df|q~q  & ((\my_regfile|register[27].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d4|and3~combout )))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~447 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[18]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~444 (
// Equation(s):
// \my_regfile|data_readRegB[18]~444_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[18].df|q~q  & ((\my_regfile|register[23].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d3|and7~combout )))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~444 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[18]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~442 (
// Equation(s):
// \my_regfile|data_readRegB[18]~442_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[18].df|q~q  & ((\my_regfile|register[19].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d3|and3~combout )))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~442 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[18]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~441 (
// Equation(s):
// \my_regfile|data_readRegB[18]~441_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[18].df|q~q  & ((\my_regfile|register[17].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d3|and1~combout )))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~441 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[18]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~443 (
// Equation(s):
// \my_regfile|data_readRegB[18]~443_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[18].df|q~q  & ((\my_regfile|register[22].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~443 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[18]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~445 (
// Equation(s):
// \my_regfile|data_readRegB[18]~445_combout  = (\my_regfile|data_readRegB[18]~444_combout  & (\my_regfile|data_readRegB[18]~442_combout  & (\my_regfile|data_readRegB[18]~441_combout  & \my_regfile|data_readRegB[18]~443_combout )))

	.dataa(\my_regfile|data_readRegB[18]~444_combout ),
	.datab(\my_regfile|data_readRegB[18]~442_combout ),
	.datac(\my_regfile|data_readRegB[18]~441_combout ),
	.datad(\my_regfile|data_readRegB[18]~443_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~445 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~450 (
// Equation(s):
// \my_regfile|data_readRegB[18]~450_combout  = (\my_regfile|data_readRegB[18]~449_combout  & (\my_regfile|data_readRegB[18]~446_combout  & (\my_regfile|data_readRegB[18]~447_combout  & \my_regfile|data_readRegB[18]~445_combout )))

	.dataa(\my_regfile|data_readRegB[18]~449_combout ),
	.datab(\my_regfile|data_readRegB[18]~446_combout ),
	.datac(\my_regfile|data_readRegB[18]~447_combout ),
	.datad(\my_regfile|data_readRegB[18]~445_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~450 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~437 (
// Equation(s):
// \my_regfile|data_readRegB[18]~437_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[18].df|q~q  & ((\my_regfile|register[14].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d2|and6~combout )))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|d1|d2|and6~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~437 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[18]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~435 (
// Equation(s):
// \my_regfile|data_readRegB[18]~435_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[18].df|q~q  & ((\my_regfile|register[9].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~435 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[18]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~436 (
// Equation(s):
// \my_regfile|data_readRegB[18]~436_combout  = (\my_regfile|register[12].df|dffe_array[18].df|q~q  & (((\my_regfile|register[11].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d2|and3~combout ))) # (!\my_regfile|register[12].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~436 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[18]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~438 (
// Equation(s):
// \my_regfile|data_readRegB[18]~438_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[18].df|q~q  & ((\my_regfile|register[15].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~438 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[18]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~439 (
// Equation(s):
// \my_regfile|data_readRegB[18]~439_combout  = (\my_regfile|data_readRegB[18]~437_combout  & (\my_regfile|data_readRegB[18]~435_combout  & (\my_regfile|data_readRegB[18]~436_combout  & \my_regfile|data_readRegB[18]~438_combout )))

	.dataa(\my_regfile|data_readRegB[18]~437_combout ),
	.datab(\my_regfile|data_readRegB[18]~435_combout ),
	.datac(\my_regfile|data_readRegB[18]~436_combout ),
	.datad(\my_regfile|data_readRegB[18]~438_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~439 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~431 (
// Equation(s):
// \my_regfile|data_readRegB[18]~431_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|register[3].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~431 .lut_mask = 16'h2233;
defparam \my_regfile|data_readRegB[18]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~430 (
// Equation(s):
// \my_regfile|data_readRegB[18]~430_combout  = (\my_regfile|register[1].df|dffe_array[18].df|q~q  & (((\my_regfile|register[2].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|d1|d1|and2~combout ),
	.datad(\my_regfile|register[2].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~430 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[18]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~432 (
// Equation(s):
// \my_regfile|data_readRegB[18]~432_combout  = (\my_regfile|data_readRegB[18]~431_combout  & (\my_regfile|data_readRegB[18]~430_combout  & ((\my_regfile|register[4].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[18]~431_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|data_readRegB[18]~430_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~432 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[18]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~434 (
// Equation(s):
// \my_regfile|data_readRegB[18]~434_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[18].df|q~q  & ((\my_regfile|register[7].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d1|and7~combout )))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~434 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[18]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~433 (
// Equation(s):
// \my_regfile|data_readRegB[18]~433_combout  = (\my_regfile|register[5].df|dffe_array[18].df|q~q  & (((\my_regfile|register[6].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d1|and6~combout ))) # (!\my_regfile|register[5].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|d1|d1|and5~combout ),
	.datad(\my_regfile|register[6].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~433 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegB[18]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~440 (
// Equation(s):
// \my_regfile|data_readRegB[18]~440_combout  = (\my_regfile|data_readRegB[18]~439_combout  & (\my_regfile|data_readRegB[18]~432_combout  & (\my_regfile|data_readRegB[18]~434_combout  & \my_regfile|data_readRegB[18]~433_combout )))

	.dataa(\my_regfile|data_readRegB[18]~439_combout ),
	.datab(\my_regfile|data_readRegB[18]~432_combout ),
	.datac(\my_regfile|data_readRegB[18]~434_combout ),
	.datad(\my_regfile|data_readRegB[18]~433_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~440 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~451 (
// Equation(s):
// \my_regfile|data_readRegB[18]~451_combout  = (\my_regfile|data_readRegB[18]~450_combout  & \my_regfile|data_readRegB[18]~440_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[18]~450_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[18]~440_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~451 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegB[18]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~459 (
// Equation(s):
// \my_regfile|data_readRegB[19]~459_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[19].df|q~q  & ((\my_regfile|register[12].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~459 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[19]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~460 (
// Equation(s):
// \my_regfile|data_readRegB[19]~460_combout  = (\my_regfile|register[14].df|dffe_array[19].df|q~q  & (((\my_regfile|register[13].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d2|and5~combout ))) # (!\my_regfile|register[14].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~460 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[19]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~458 (
// Equation(s):
// \my_regfile|data_readRegB[19]~458_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[19].df|q~q  & ((\my_regfile|register[10].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~458 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[19]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~461 (
// Equation(s):
// \my_regfile|data_readRegB[19]~461_combout  = (\my_regfile|register[16].df|dffe_array[19].df|q~q  & (((\my_regfile|register[15].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d2|and7~combout ))) # (!\my_regfile|register[16].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d1|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~461 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[19]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~462 (
// Equation(s):
// \my_regfile|data_readRegB[19]~462_combout  = (\my_regfile|data_readRegB[19]~459_combout  & (\my_regfile|data_readRegB[19]~460_combout  & (\my_regfile|data_readRegB[19]~458_combout  & \my_regfile|data_readRegB[19]~461_combout )))

	.dataa(\my_regfile|data_readRegB[19]~459_combout ),
	.datab(\my_regfile|data_readRegB[19]~460_combout ),
	.datac(\my_regfile|data_readRegB[19]~458_combout ),
	.datad(\my_regfile|data_readRegB[19]~461_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~462 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~456 (
// Equation(s):
// \my_regfile|data_readRegB[19]~456_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[19].df|q~q  & ((\my_regfile|register[7].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~456 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[19]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~455 (
// Equation(s):
// \my_regfile|data_readRegB[19]~455_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[19].df|q~q  & ((\my_regfile|register[5].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d1|and5~combout )))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~455 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[19]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~457 (
// Equation(s):
// \my_regfile|data_readRegB[19]~457_combout  = (\my_regfile|data_readRegB[19]~456_combout  & \my_regfile|data_readRegB[19]~455_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[19]~456_combout ),
	.datad(\my_regfile|data_readRegB[19]~455_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~457 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegB[19]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~453 (
// Equation(s):
// \my_regfile|data_readRegB[19]~453_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~453 .lut_mask = 16'h3033;
defparam \my_regfile|data_readRegB[19]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~452 (
// Equation(s):
// \my_regfile|data_readRegB[19]~452_combout  = (\my_regfile|register[1].df|dffe_array[19].df|q~q  & (((\my_regfile|register[2].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~452 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[19]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~454 (
// Equation(s):
// \my_regfile|data_readRegB[19]~454_combout  = (\my_regfile|data_readRegB[19]~453_combout  & (\my_regfile|data_readRegB[19]~452_combout  & ((\my_regfile|register[4].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|data_readRegB[19]~453_combout ),
	.datad(\my_regfile|data_readRegB[19]~452_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~454 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[19]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~468 (
// Equation(s):
// \my_regfile|data_readRegB[19]~468_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[19].df|q~q  & ((\my_regfile|register[25].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d4|and1~combout )))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~468 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[19]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~465 (
// Equation(s):
// \my_regfile|data_readRegB[19]~465_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[19].df|q~q  & ((\my_regfile|register[22].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~465 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[19]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~466 (
// Equation(s):
// \my_regfile|data_readRegB[19]~466_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[19].df|q~q  & ((\my_regfile|register[23].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d3|and7~combout )))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~466 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[19]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~464 (
// Equation(s):
// \my_regfile|data_readRegB[19]~464_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[19].df|q~q  & ((\my_regfile|register[19].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d3|and3~combout )))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~464 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[19]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~463 (
// Equation(s):
// \my_regfile|data_readRegB[19]~463_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[19].df|q~q  & ((\my_regfile|register[17].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d3|and1~combout )))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~463 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[19]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~467 (
// Equation(s):
// \my_regfile|data_readRegB[19]~467_combout  = (\my_regfile|data_readRegB[19]~465_combout  & (\my_regfile|data_readRegB[19]~466_combout  & (\my_regfile|data_readRegB[19]~464_combout  & \my_regfile|data_readRegB[19]~463_combout )))

	.dataa(\my_regfile|data_readRegB[19]~465_combout ),
	.datab(\my_regfile|data_readRegB[19]~466_combout ),
	.datac(\my_regfile|data_readRegB[19]~464_combout ),
	.datad(\my_regfile|data_readRegB[19]~463_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~467 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~469 (
// Equation(s):
// \my_regfile|data_readRegB[19]~469_combout  = (\my_regfile|register[28].df|dffe_array[19].df|q~q  & (((\my_regfile|register[27].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d4|and3~combout ))) # (!\my_regfile|register[28].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~469 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[19]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~470 (
// Equation(s):
// \my_regfile|data_readRegB[19]~470_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[19].df|q~q  & ((\my_regfile|register[30].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d4|and6~combout )))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~470 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[19]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~471 (
// Equation(s):
// \my_regfile|data_readRegB[19]~471_combout  = (\my_regfile|data_readRegB[19]~470_combout  & ((\my_regfile|register[29].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|d1|d4|and5~combout ),
	.datab(\my_regfile|register[29].df|dffe_array[19].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[19]~470_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~471 .lut_mask = 16'hDD00;
defparam \my_regfile|data_readRegB[19]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~472 (
// Equation(s):
// \my_regfile|data_readRegB[19]~472_combout  = (\my_regfile|data_readRegB[19]~468_combout  & (\my_regfile|data_readRegB[19]~467_combout  & (\my_regfile|data_readRegB[19]~469_combout  & \my_regfile|data_readRegB[19]~471_combout )))

	.dataa(\my_regfile|data_readRegB[19]~468_combout ),
	.datab(\my_regfile|data_readRegB[19]~467_combout ),
	.datac(\my_regfile|data_readRegB[19]~469_combout ),
	.datad(\my_regfile|data_readRegB[19]~471_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~472 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~473 (
// Equation(s):
// \my_regfile|data_readRegB[19]~473_combout  = (\my_regfile|data_readRegB[19]~462_combout  & (\my_regfile|data_readRegB[19]~457_combout  & (\my_regfile|data_readRegB[19]~454_combout  & \my_regfile|data_readRegB[19]~472_combout )))

	.dataa(\my_regfile|data_readRegB[19]~462_combout ),
	.datab(\my_regfile|data_readRegB[19]~457_combout ),
	.datac(\my_regfile|data_readRegB[19]~454_combout ),
	.datad(\my_regfile|data_readRegB[19]~472_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~473 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~478 (
// Equation(s):
// \my_regfile|data_readRegB[20]~478_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[20].df|q~q  & ((\my_regfile|register[8].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~478 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[20]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~474 (
// Equation(s):
// \my_regfile|data_readRegB[20]~474_combout  = (\my_regfile|register[1].df|dffe_array[20].df|q~q  & (((\my_regfile|register[2].df|dffe_array[20].df|q~q )) # (!\my_regfile|d1|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~474 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[20]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~475 (
// Equation(s):
// \my_regfile|data_readRegB[20]~475_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~475 .lut_mask = 16'h00F3;
defparam \my_regfile|data_readRegB[20]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~476 (
// Equation(s):
// \my_regfile|data_readRegB[20]~476_combout  = (\my_regfile|data_readRegB[20]~474_combout  & (\my_regfile|data_readRegB[20]~475_combout  & ((\my_regfile|register[4].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[20]~474_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|data_readRegB[20]~475_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~476 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[20]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~477 (
// Equation(s):
// \my_regfile|data_readRegB[20]~477_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[20].df|q~q  & ((\my_regfile|register[5].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[20].df|q~q )) # (!\my_regfile|d1|d1|and5~combout )))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~477 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[20]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~480 (
// Equation(s):
// \my_regfile|data_readRegB[20]~480_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[20].df|q~q  & ((\my_regfile|register[12].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[20].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~480 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[20]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~481 (
// Equation(s):
// \my_regfile|data_readRegB[20]~481_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[20].df|q~q  & ((\my_regfile|register[13].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~481 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[20]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~479 (
// Equation(s):
// \my_regfile|data_readRegB[20]~479_combout  = (\my_regfile|register[10].df|dffe_array[20].df|q~q  & (((\my_regfile|register[9].df|dffe_array[20].df|q~q )) # (!\my_regfile|d1|d2|and1~combout ))) # (!\my_regfile|register[10].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d1|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|register[10].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~479 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[20]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~482 (
// Equation(s):
// \my_regfile|data_readRegB[20]~482_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[20].df|q~q  & ((\my_regfile|register[15].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[20].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~482 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[20]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~483 (
// Equation(s):
// \my_regfile|data_readRegB[20]~483_combout  = (\my_regfile|data_readRegB[20]~480_combout  & (\my_regfile|data_readRegB[20]~481_combout  & (\my_regfile|data_readRegB[20]~479_combout  & \my_regfile|data_readRegB[20]~482_combout )))

	.dataa(\my_regfile|data_readRegB[20]~480_combout ),
	.datab(\my_regfile|data_readRegB[20]~481_combout ),
	.datac(\my_regfile|data_readRegB[20]~479_combout ),
	.datad(\my_regfile|data_readRegB[20]~482_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~483 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~484 (
// Equation(s):
// \my_regfile|data_readRegB[20]~484_combout  = (\my_regfile|data_readRegB[20]~478_combout  & (\my_regfile|data_readRegB[20]~476_combout  & (\my_regfile|data_readRegB[20]~477_combout  & \my_regfile|data_readRegB[20]~483_combout )))

	.dataa(\my_regfile|data_readRegB[20]~478_combout ),
	.datab(\my_regfile|data_readRegB[20]~476_combout ),
	.datac(\my_regfile|data_readRegB[20]~477_combout ),
	.datad(\my_regfile|data_readRegB[20]~483_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~484 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~492 (
// Equation(s):
// \my_regfile|data_readRegB[20]~492_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[20].df|q~q  & ((\my_regfile|register[30].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~492 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegB[20]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~493 (
// Equation(s):
// \my_regfile|data_readRegB[20]~493_combout  = (\my_regfile|data_readRegB[20]~492_combout  & ((\my_regfile|register[29].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|d1|d4|and5~combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[20]~492_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~493 .lut_mask = 16'hF050;
defparam \my_regfile|data_readRegB[20]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~491 (
// Equation(s):
// \my_regfile|data_readRegB[20]~491_combout  = (\my_regfile|register[28].df|dffe_array[20].df|q~q  & (((\my_regfile|register[27].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~491 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[20]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~490 (
// Equation(s):
// \my_regfile|data_readRegB[20]~490_combout  = (\my_regfile|register[26].df|dffe_array[20].df|q~q  & (((\my_regfile|register[25].df|dffe_array[20].df|q~q )) # (!\my_regfile|d1|d4|and1~combout ))) # (!\my_regfile|register[26].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~490 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[20]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~494 (
// Equation(s):
// \my_regfile|data_readRegB[20]~494_combout  = (\my_regfile|data_readRegB[20]~493_combout  & (\my_regfile|data_readRegB[20]~491_combout  & \my_regfile|data_readRegB[20]~490_combout ))

	.dataa(\my_regfile|data_readRegB[20]~493_combout ),
	.datab(\my_regfile|data_readRegB[20]~491_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[20]~490_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~494 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegB[20]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~487 (
// Equation(s):
// \my_regfile|data_readRegB[20]~487_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[20].df|q~q  & ((\my_regfile|register[22].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[20].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~487 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[20]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~485 (
// Equation(s):
// \my_regfile|data_readRegB[20]~485_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[20].df|q~q  & ((\my_regfile|register[17].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[20].df|q~q )) # (!\my_regfile|d1|d3|and1~combout )))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~485 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[20]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~488 (
// Equation(s):
// \my_regfile|data_readRegB[20]~488_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[20].df|q~q  & ((\my_regfile|register[23].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[20].df|q~q )) # (!\my_regfile|d1|d3|and7~combout )))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~488 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[20]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~486 (
// Equation(s):
// \my_regfile|data_readRegB[20]~486_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[20].df|q~q  & ((\my_regfile|register[19].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[20].df|q~q )) # (!\my_regfile|d1|d3|and3~combout )))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~486 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[20]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~489 (
// Equation(s):
// \my_regfile|data_readRegB[20]~489_combout  = (\my_regfile|data_readRegB[20]~487_combout  & (\my_regfile|data_readRegB[20]~485_combout  & (\my_regfile|data_readRegB[20]~488_combout  & \my_regfile|data_readRegB[20]~486_combout )))

	.dataa(\my_regfile|data_readRegB[20]~487_combout ),
	.datab(\my_regfile|data_readRegB[20]~485_combout ),
	.datac(\my_regfile|data_readRegB[20]~488_combout ),
	.datad(\my_regfile|data_readRegB[20]~486_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~489 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~495 (
// Equation(s):
// \my_regfile|data_readRegB[20]~495_combout  = (\my_regfile|data_readRegB[20]~484_combout  & (\my_regfile|data_readRegB[20]~494_combout  & \my_regfile|data_readRegB[20]~489_combout ))

	.dataa(\my_regfile|data_readRegB[20]~484_combout ),
	.datab(\my_regfile|data_readRegB[20]~494_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[20]~489_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~495 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegB[20]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~503 (
// Equation(s):
// \my_regfile|data_readRegB[21]~503_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[21].df|q~q  & ((\my_regfile|register[12].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[21].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~503 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[21]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~504 (
// Equation(s):
// \my_regfile|data_readRegB[21]~504_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[21].df|q~q  & ((\my_regfile|register[13].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~504 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[21]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~502 (
// Equation(s):
// \my_regfile|data_readRegB[21]~502_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[21].df|q~q  & ((\my_regfile|register[9].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[21].df|q~q )) # (!\my_regfile|d1|d2|and1~combout )))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~502 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[21]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~505 (
// Equation(s):
// \my_regfile|data_readRegB[21]~505_combout  = (\my_regfile|register[15].df|dffe_array[21].df|q~q  & (((\my_regfile|register[16].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~505 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[21]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~506 (
// Equation(s):
// \my_regfile|data_readRegB[21]~506_combout  = (\my_regfile|data_readRegB[21]~503_combout  & (\my_regfile|data_readRegB[21]~504_combout  & (\my_regfile|data_readRegB[21]~502_combout  & \my_regfile|data_readRegB[21]~505_combout )))

	.dataa(\my_regfile|data_readRegB[21]~503_combout ),
	.datab(\my_regfile|data_readRegB[21]~504_combout ),
	.datac(\my_regfile|data_readRegB[21]~502_combout ),
	.datad(\my_regfile|data_readRegB[21]~505_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~506 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~499 (
// Equation(s):
// \my_regfile|data_readRegB[21]~499_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[21].df|q~q  & ((\my_regfile|register[5].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~499 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[21]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~500 (
// Equation(s):
// \my_regfile|data_readRegB[21]~500_combout  = (((\my_regfile|register[7].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and4~0_combout )) # (!\my_processor|ctrl_readRegB[0]~2_combout )) # (!\my_processor|ctrl_readRegB[1]~0_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|d1|d1|and4~0_combout ),
	.datad(\my_regfile|register[7].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~500 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegB[21]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~501 (
// Equation(s):
// \my_regfile|data_readRegB[21]~501_combout  = (\my_regfile|data_readRegB[21]~499_combout  & (\my_regfile|data_readRegB[21]~500_combout  & ((\my_regfile|register[8].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|data_readRegB[21]~499_combout ),
	.datab(\my_regfile|data_readRegB[21]~500_combout ),
	.datac(\my_regfile|register[8].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~501 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[21]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~514 (
// Equation(s):
// \my_regfile|data_readRegB[21]~514_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[21].df|q~q  & ((\my_regfile|register[31].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[21].df|q~q )) # (!\my_regfile|d1|d4|and7~combout )))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~514 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[21]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~515 (
// Equation(s):
// \my_regfile|data_readRegB[21]~515_combout  = (\my_regfile|data_readRegB[21]~514_combout  & ((\my_regfile|register[29].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|data_readRegB[21]~514_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[21].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~515 .lut_mask = 16'h88AA;
defparam \my_regfile|data_readRegB[21]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~508 (
// Equation(s):
// \my_regfile|data_readRegB[21]~508_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[21].df|q~q  & ((\my_regfile|register[20].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[21].df|q~q )) # (!\my_regfile|d1|d3|and4~combout )))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~508 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[21]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~507 (
// Equation(s):
// \my_regfile|data_readRegB[21]~507_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[21].df|q~q  & ((\my_regfile|register[17].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[21].df|q~q )) # (!\my_regfile|d1|d3|and1~combout )))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~507 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[21]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~509 (
// Equation(s):
// \my_regfile|data_readRegB[21]~509_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[21].df|q~q  & ((\my_regfile|register[22].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[21].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~509 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[21]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~510 (
// Equation(s):
// \my_regfile|data_readRegB[21]~510_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[21].df|q~q  & ((\my_regfile|register[23].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[21].df|q~q )) # (!\my_regfile|d1|d3|and7~combout )))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~510 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[21]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~511 (
// Equation(s):
// \my_regfile|data_readRegB[21]~511_combout  = (\my_regfile|data_readRegB[21]~508_combout  & (\my_regfile|data_readRegB[21]~507_combout  & (\my_regfile|data_readRegB[21]~509_combout  & \my_regfile|data_readRegB[21]~510_combout )))

	.dataa(\my_regfile|data_readRegB[21]~508_combout ),
	.datab(\my_regfile|data_readRegB[21]~507_combout ),
	.datac(\my_regfile|data_readRegB[21]~509_combout ),
	.datad(\my_regfile|data_readRegB[21]~510_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~511 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~513 (
// Equation(s):
// \my_regfile|data_readRegB[21]~513_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[21].df|q~q  & ((\my_regfile|register[27].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[21].df|q~q )) # (!\my_regfile|d1|d4|and3~combout )))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~513 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[21]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~512 (
// Equation(s):
// \my_regfile|data_readRegB[21]~512_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[21].df|q~q  & ((\my_regfile|register[26].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~512 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[21]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~516 (
// Equation(s):
// \my_regfile|data_readRegB[21]~516_combout  = (\my_regfile|data_readRegB[21]~515_combout  & (\my_regfile|data_readRegB[21]~511_combout  & (\my_regfile|data_readRegB[21]~513_combout  & \my_regfile|data_readRegB[21]~512_combout )))

	.dataa(\my_regfile|data_readRegB[21]~515_combout ),
	.datab(\my_regfile|data_readRegB[21]~511_combout ),
	.datac(\my_regfile|data_readRegB[21]~513_combout ),
	.datad(\my_regfile|data_readRegB[21]~512_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~516 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~497 (
// Equation(s):
// \my_regfile|data_readRegB[21]~497_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|register[3].df|dffe_array[21].df|q~q ),
	.datab(gnd),
	.datac(\my_regfile|d1|d1|and0~combout ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~497 .lut_mask = 16'h0A0F;
defparam \my_regfile|data_readRegB[21]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~496 (
// Equation(s):
// \my_regfile|data_readRegB[21]~496_combout  = (\my_regfile|register[2].df|dffe_array[21].df|q~q  & (((\my_regfile|register[1].df|dffe_array[21].df|q~q )) # (!\my_regfile|d1|d1|and1~combout ))) # (!\my_regfile|register[2].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~496 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[21]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~498 (
// Equation(s):
// \my_regfile|data_readRegB[21]~498_combout  = (\my_regfile|data_readRegB[21]~497_combout  & (\my_regfile|data_readRegB[21]~496_combout  & ((\my_regfile|register[4].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[21]~497_combout ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|data_readRegB[21]~496_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~498 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[21]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~517 (
// Equation(s):
// \my_regfile|data_readRegB[21]~517_combout  = (\my_regfile|data_readRegB[21]~506_combout  & (\my_regfile|data_readRegB[21]~501_combout  & (\my_regfile|data_readRegB[21]~516_combout  & \my_regfile|data_readRegB[21]~498_combout )))

	.dataa(\my_regfile|data_readRegB[21]~506_combout ),
	.datab(\my_regfile|data_readRegB[21]~501_combout ),
	.datac(\my_regfile|data_readRegB[21]~516_combout ),
	.datad(\my_regfile|data_readRegB[21]~498_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~517 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~535 (
// Equation(s):
// \my_regfile|data_readRegB[22]~535_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[22].df|q~q  & ((\my_regfile|register[27].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~535 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[22]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~534 (
// Equation(s):
// \my_regfile|data_readRegB[22]~534_combout  = (\my_regfile|register[25].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )

	.dataa(gnd),
	.datab(\my_regfile|register[25].df|dffe_array[22].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~534 .lut_mask = 16'hCCFF;
defparam \my_regfile|data_readRegB[22]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~536 (
// Equation(s):
// \my_regfile|data_readRegB[22]~536_combout  = (\my_regfile|data_readRegB[22]~535_combout  & (\my_regfile|data_readRegB[22]~534_combout  & ((\my_regfile|register[26].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|data_readRegB[22]~535_combout ),
	.datac(\my_regfile|register[26].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|data_readRegB[22]~534_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~536 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[22]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~518 (
// Equation(s):
// \my_regfile|data_readRegB[22]~518_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[22].df|q~q  & ((\my_regfile|register[1].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[22].df|q~q )) # (!\my_regfile|d1|d1|and1~combout )))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~518 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[22]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~519 (
// Equation(s):
// \my_regfile|data_readRegB[22]~519_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[22].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~519 .lut_mask = 16'h4455;
defparam \my_regfile|data_readRegB[22]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~520 (
// Equation(s):
// \my_regfile|data_readRegB[22]~520_combout  = (\my_regfile|data_readRegB[22]~518_combout  & (\my_regfile|data_readRegB[22]~519_combout  & ((\my_regfile|register[4].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[22]~518_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|data_readRegB[22]~519_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~520 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[22]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~525 (
// Equation(s):
// \my_regfile|data_readRegB[22]~525_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[22].df|q~q  & ((\my_regfile|register[13].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~525 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[22]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~526 (
// Equation(s):
// \my_regfile|data_readRegB[22]~526_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[22].df|q~q  & ((\my_regfile|register[15].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[22].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~526 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[22]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~523 (
// Equation(s):
// \my_regfile|data_readRegB[22]~523_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[22].df|q~q  & ((\my_regfile|register[9].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[22].df|q~q )) # (!\my_regfile|d1|d2|and1~combout )))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~523 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[22]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~524 (
// Equation(s):
// \my_regfile|data_readRegB[22]~524_combout  = (\my_regfile|register[12].df|dffe_array[22].df|q~q  & (((\my_regfile|register[11].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # (!\my_regfile|register[12].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~524 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[22]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~527 (
// Equation(s):
// \my_regfile|data_readRegB[22]~527_combout  = (\my_regfile|data_readRegB[22]~525_combout  & (\my_regfile|data_readRegB[22]~526_combout  & (\my_regfile|data_readRegB[22]~523_combout  & \my_regfile|data_readRegB[22]~524_combout )))

	.dataa(\my_regfile|data_readRegB[22]~525_combout ),
	.datab(\my_regfile|data_readRegB[22]~526_combout ),
	.datac(\my_regfile|data_readRegB[22]~523_combout ),
	.datad(\my_regfile|data_readRegB[22]~524_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~527 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~522 (
// Equation(s):
// \my_regfile|data_readRegB[22]~522_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[22].df|q~q  & ((\my_regfile|register[7].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[22].df|q~q )) # (!\my_regfile|d1|d1|and7~combout )))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~522 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[22]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~521 (
// Equation(s):
// \my_regfile|data_readRegB[22]~521_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[22].df|q~q  & ((\my_regfile|register[5].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~521 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[22]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~528 (
// Equation(s):
// \my_regfile|data_readRegB[22]~528_combout  = (\my_regfile|data_readRegB[22]~520_combout  & (\my_regfile|data_readRegB[22]~527_combout  & (\my_regfile|data_readRegB[22]~522_combout  & \my_regfile|data_readRegB[22]~521_combout )))

	.dataa(\my_regfile|data_readRegB[22]~520_combout ),
	.datab(\my_regfile|data_readRegB[22]~527_combout ),
	.datac(\my_regfile|data_readRegB[22]~522_combout ),
	.datad(\my_regfile|data_readRegB[22]~521_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~528 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~530 (
// Equation(s):
// \my_regfile|data_readRegB[22]~530_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[22].df|q~q  & ((\my_regfile|register[20].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[22].df|q~q ) # ((!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~530 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[22]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~532 (
// Equation(s):
// \my_regfile|data_readRegB[22]~532_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[22].df|q~q  & ((\my_regfile|register[23].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[22].df|q~q )) # (!\my_regfile|d1|d3|and7~combout )))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~532 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[22]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~531 (
// Equation(s):
// \my_regfile|data_readRegB[22]~531_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[22].df|q~q  & ((\my_regfile|register[21].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~531 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[22]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~529 (
// Equation(s):
// \my_regfile|data_readRegB[22]~529_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[22].df|q~q  & ((\my_regfile|register[17].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[22].df|q~q )) # (!\my_regfile|d1|d3|and1~combout )))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~529 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[22]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~533 (
// Equation(s):
// \my_regfile|data_readRegB[22]~533_combout  = (\my_regfile|data_readRegB[22]~530_combout  & (\my_regfile|data_readRegB[22]~532_combout  & (\my_regfile|data_readRegB[22]~531_combout  & \my_regfile|data_readRegB[22]~529_combout )))

	.dataa(\my_regfile|data_readRegB[22]~530_combout ),
	.datab(\my_regfile|data_readRegB[22]~532_combout ),
	.datac(\my_regfile|data_readRegB[22]~531_combout ),
	.datad(\my_regfile|data_readRegB[22]~529_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~533 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~537 (
// Equation(s):
// \my_regfile|data_readRegB[22]~537_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[22].df|q~q  & ((\my_regfile|register[30].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[22].df|q~q )) # (!\my_regfile|d1|d4|and6~combout )))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~537 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[22]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~538 (
// Equation(s):
// \my_regfile|data_readRegB[22]~538_combout  = (\my_regfile|data_readRegB[22]~537_combout  & ((\my_regfile|register[29].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|data_readRegB[22]~537_combout ),
	.datab(\my_regfile|d1|d4|and5~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[29].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~538 .lut_mask = 16'hAA22;
defparam \my_regfile|data_readRegB[22]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~539 (
// Equation(s):
// \my_regfile|data_readRegB[22]~539_combout  = (\my_regfile|data_readRegB[22]~536_combout  & (\my_regfile|data_readRegB[22]~528_combout  & (\my_regfile|data_readRegB[22]~533_combout  & \my_regfile|data_readRegB[22]~538_combout )))

	.dataa(\my_regfile|data_readRegB[22]~536_combout ),
	.datab(\my_regfile|data_readRegB[22]~528_combout ),
	.datac(\my_regfile|data_readRegB[22]~533_combout ),
	.datad(\my_regfile|data_readRegB[22]~538_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~539 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~543 (
// Equation(s):
// \my_regfile|data_readRegB[23]~543_combout  = (\my_regfile|register[6].df|dffe_array[23].df|q~q  & (((\my_regfile|register[5].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~543 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[23]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~544 (
// Equation(s):
// \my_regfile|data_readRegB[23]~544_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[23].df|q~q  & ((\my_regfile|register[8].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~544 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[23]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~545 (
// Equation(s):
// \my_regfile|data_readRegB[23]~545_combout  = (\my_regfile|data_readRegB[23]~543_combout  & \my_regfile|data_readRegB[23]~544_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[23]~543_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[23]~544_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~545 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegB[23]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~540 (
// Equation(s):
// \my_regfile|data_readRegB[23]~540_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[23].df|q~q  & ((\my_regfile|register[2].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~540 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[23]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~541 (
// Equation(s):
// \my_regfile|data_readRegB[23]~541_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[3].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~541 .lut_mask = 16'h5511;
defparam \my_regfile|data_readRegB[23]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~542 (
// Equation(s):
// \my_regfile|data_readRegB[23]~542_combout  = (\my_regfile|data_readRegB[23]~540_combout  & (\my_regfile|data_readRegB[23]~541_combout  & ((\my_regfile|register[4].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|data_readRegB[23]~540_combout ),
	.datad(\my_regfile|data_readRegB[23]~541_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~542 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[23]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~548 (
// Equation(s):
// \my_regfile|data_readRegB[23]~548_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[23].df|q~q  & ((\my_regfile|register[13].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~548 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[23]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~549 (
// Equation(s):
// \my_regfile|data_readRegB[23]~549_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[23].df|q~q  & ((\my_regfile|register[15].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~549 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[23]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~547 (
// Equation(s):
// \my_regfile|data_readRegB[23]~547_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[23].df|q~q  & ((\my_regfile|register[12].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~547 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[23]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~546 (
// Equation(s):
// \my_regfile|data_readRegB[23]~546_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[23].df|q~q  & ((\my_regfile|register[10].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~546 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[23]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~550 (
// Equation(s):
// \my_regfile|data_readRegB[23]~550_combout  = (\my_regfile|data_readRegB[23]~548_combout  & (\my_regfile|data_readRegB[23]~549_combout  & (\my_regfile|data_readRegB[23]~547_combout  & \my_regfile|data_readRegB[23]~546_combout )))

	.dataa(\my_regfile|data_readRegB[23]~548_combout ),
	.datab(\my_regfile|data_readRegB[23]~549_combout ),
	.datac(\my_regfile|data_readRegB[23]~547_combout ),
	.datad(\my_regfile|data_readRegB[23]~546_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~550 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~556 (
// Equation(s):
// \my_regfile|data_readRegB[23]~556_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[23].df|q~q  & ((\my_regfile|register[25].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d4|and1~combout )))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~556 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[23]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~554 (
// Equation(s):
// \my_regfile|data_readRegB[23]~554_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[23].df|q~q  & ((\my_regfile|register[23].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d3|and7~combout )))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~554 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[23]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~552 (
// Equation(s):
// \my_regfile|data_readRegB[23]~552_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[23].df|q~q  & ((\my_regfile|register[20].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d3|and4~combout )))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~552 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[23]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~553 (
// Equation(s):
// \my_regfile|data_readRegB[23]~553_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[23].df|q~q  & ((\my_regfile|register[21].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~553 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[23]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~551 (
// Equation(s):
// \my_regfile|data_readRegB[23]~551_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[23].df|q~q  & ((\my_regfile|register[17].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d3|and1~combout )))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~551 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[23]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~555 (
// Equation(s):
// \my_regfile|data_readRegB[23]~555_combout  = (\my_regfile|data_readRegB[23]~554_combout  & (\my_regfile|data_readRegB[23]~552_combout  & (\my_regfile|data_readRegB[23]~553_combout  & \my_regfile|data_readRegB[23]~551_combout )))

	.dataa(\my_regfile|data_readRegB[23]~554_combout ),
	.datab(\my_regfile|data_readRegB[23]~552_combout ),
	.datac(\my_regfile|data_readRegB[23]~553_combout ),
	.datad(\my_regfile|data_readRegB[23]~551_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~555 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~557 (
// Equation(s):
// \my_regfile|data_readRegB[23]~557_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[23].df|q~q  & ((\my_regfile|register[27].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d4|and3~combout )))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[27].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~557 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[23]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~558 (
// Equation(s):
// \my_regfile|data_readRegB[23]~558_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[23].df|q~q  & ((\my_regfile|register[31].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d4|and7~combout )))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~558 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[23]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~559 (
// Equation(s):
// \my_regfile|data_readRegB[23]~559_combout  = (\my_regfile|data_readRegB[23]~558_combout  & ((\my_regfile|register[29].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d4|and5~combout ),
	.datac(\my_regfile|register[29].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|data_readRegB[23]~558_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~559 .lut_mask = 16'hF300;
defparam \my_regfile|data_readRegB[23]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~560 (
// Equation(s):
// \my_regfile|data_readRegB[23]~560_combout  = (\my_regfile|data_readRegB[23]~556_combout  & (\my_regfile|data_readRegB[23]~555_combout  & (\my_regfile|data_readRegB[23]~557_combout  & \my_regfile|data_readRegB[23]~559_combout )))

	.dataa(\my_regfile|data_readRegB[23]~556_combout ),
	.datab(\my_regfile|data_readRegB[23]~555_combout ),
	.datac(\my_regfile|data_readRegB[23]~557_combout ),
	.datad(\my_regfile|data_readRegB[23]~559_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~560 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~561 (
// Equation(s):
// \my_regfile|data_readRegB[23]~561_combout  = (\my_regfile|data_readRegB[23]~545_combout  & (\my_regfile|data_readRegB[23]~542_combout  & (\my_regfile|data_readRegB[23]~550_combout  & \my_regfile|data_readRegB[23]~560_combout )))

	.dataa(\my_regfile|data_readRegB[23]~545_combout ),
	.datab(\my_regfile|data_readRegB[23]~542_combout ),
	.datac(\my_regfile|data_readRegB[23]~550_combout ),
	.datad(\my_regfile|data_readRegB[23]~560_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~561 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~574 (
// Equation(s):
// \my_regfile|data_readRegB[24]~574_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[24].df|q~q  & ((\my_regfile|register[20].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~574 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[24]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~573 (
// Equation(s):
// \my_regfile|data_readRegB[24]~573_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[24].df|q~q  & ((\my_regfile|register[17].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d3|and1~combout )))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~573 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[24]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~576 (
// Equation(s):
// \my_regfile|data_readRegB[24]~576_combout  = (\my_regfile|register[23].df|dffe_array[24].df|q~q  & (((\my_regfile|register[24].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~576 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[24]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~575 (
// Equation(s):
// \my_regfile|data_readRegB[24]~575_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[24].df|q~q  & ((\my_regfile|register[21].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~575 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[24]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~577 (
// Equation(s):
// \my_regfile|data_readRegB[24]~577_combout  = (\my_regfile|data_readRegB[24]~574_combout  & (\my_regfile|data_readRegB[24]~573_combout  & (\my_regfile|data_readRegB[24]~576_combout  & \my_regfile|data_readRegB[24]~575_combout )))

	.dataa(\my_regfile|data_readRegB[24]~574_combout ),
	.datab(\my_regfile|data_readRegB[24]~573_combout ),
	.datac(\my_regfile|data_readRegB[24]~576_combout ),
	.datad(\my_regfile|data_readRegB[24]~575_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~577 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~579 (
// Equation(s):
// \my_regfile|data_readRegB[24]~579_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[24].df|q~q  & ((\my_regfile|register[27].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~579 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[24]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~578 (
// Equation(s):
// \my_regfile|data_readRegB[24]~578_combout  = (\my_regfile|register[26].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(gnd),
	.datac(\my_regfile|register[26].df|dffe_array[24].df|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~578 .lut_mask = 16'hF5F5;
defparam \my_regfile|data_readRegB[24]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~580 (
// Equation(s):
// \my_regfile|data_readRegB[24]~580_combout  = (\my_regfile|data_readRegB[24]~579_combout  & (\my_regfile|data_readRegB[24]~578_combout  & ((\my_regfile|register[25].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|data_readRegB[24]~579_combout ),
	.datad(\my_regfile|data_readRegB[24]~578_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~580 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[24]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~567 (
// Equation(s):
// \my_regfile|data_readRegB[24]~567_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[24].df|q~q  & ((\my_regfile|register[10].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~567 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[24]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~568 (
// Equation(s):
// \my_regfile|data_readRegB[24]~568_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[24].df|q~q  & ((\my_regfile|register[12].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~568 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[24]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~570 (
// Equation(s):
// \my_regfile|data_readRegB[24]~570_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[24].df|q~q  & ((\my_regfile|register[15].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~570 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[24]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~569 (
// Equation(s):
// \my_regfile|data_readRegB[24]~569_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[24].df|q~q  & ((\my_regfile|register[13].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~569 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[24]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~571 (
// Equation(s):
// \my_regfile|data_readRegB[24]~571_combout  = (\my_regfile|data_readRegB[24]~567_combout  & (\my_regfile|data_readRegB[24]~568_combout  & (\my_regfile|data_readRegB[24]~570_combout  & \my_regfile|data_readRegB[24]~569_combout )))

	.dataa(\my_regfile|data_readRegB[24]~567_combout ),
	.datab(\my_regfile|data_readRegB[24]~568_combout ),
	.datac(\my_regfile|data_readRegB[24]~570_combout ),
	.datad(\my_regfile|data_readRegB[24]~569_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~571 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~562 (
// Equation(s):
// \my_regfile|data_readRegB[24]~562_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[24].df|q~q  & ((\my_regfile|register[2].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~562 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[24]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~563 (
// Equation(s):
// \my_regfile|data_readRegB[24]~563_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~563 .lut_mask = 16'h00F3;
defparam \my_regfile|data_readRegB[24]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~564 (
// Equation(s):
// \my_regfile|data_readRegB[24]~564_combout  = (\my_regfile|data_readRegB[24]~562_combout  & (\my_regfile|data_readRegB[24]~563_combout  & ((\my_regfile|register[4].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|data_readRegB[24]~562_combout ),
	.datad(\my_regfile|data_readRegB[24]~563_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~564 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[24]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~566 (
// Equation(s):
// \my_regfile|data_readRegB[24]~566_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[24].df|q~q  & ((\my_regfile|register[8].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~566 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[24]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~565 (
// Equation(s):
// \my_regfile|data_readRegB[24]~565_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[24].df|q~q  & ((\my_regfile|register[6].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d1|and6~combout )))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~565 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[24]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~572 (
// Equation(s):
// \my_regfile|data_readRegB[24]~572_combout  = (\my_regfile|data_readRegB[24]~571_combout  & (\my_regfile|data_readRegB[24]~564_combout  & (\my_regfile|data_readRegB[24]~566_combout  & \my_regfile|data_readRegB[24]~565_combout )))

	.dataa(\my_regfile|data_readRegB[24]~571_combout ),
	.datab(\my_regfile|data_readRegB[24]~564_combout ),
	.datac(\my_regfile|data_readRegB[24]~566_combout ),
	.datad(\my_regfile|data_readRegB[24]~565_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~572 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~581 (
// Equation(s):
// \my_regfile|data_readRegB[24]~581_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[24].df|q~q  & ((\my_regfile|register[30].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d4|and6~combout )))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~581 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[24]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~582 (
// Equation(s):
// \my_regfile|data_readRegB[24]~582_combout  = (\my_regfile|data_readRegB[24]~581_combout  & ((\my_regfile|register[29].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d4|and5~combout ),
	.datac(\my_regfile|register[29].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|data_readRegB[24]~581_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~582 .lut_mask = 16'hF300;
defparam \my_regfile|data_readRegB[24]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~583 (
// Equation(s):
// \my_regfile|data_readRegB[24]~583_combout  = (\my_regfile|data_readRegB[24]~577_combout  & (\my_regfile|data_readRegB[24]~580_combout  & (\my_regfile|data_readRegB[24]~572_combout  & \my_regfile|data_readRegB[24]~582_combout )))

	.dataa(\my_regfile|data_readRegB[24]~577_combout ),
	.datab(\my_regfile|data_readRegB[24]~580_combout ),
	.datac(\my_regfile|data_readRegB[24]~572_combout ),
	.datad(\my_regfile|data_readRegB[24]~582_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~583 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~591 (
// Equation(s):
// \my_regfile|data_readRegB[25]~591_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[25].df|q~q  & ((\my_regfile|register[12].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~591 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[25]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~592 (
// Equation(s):
// \my_regfile|data_readRegB[25]~592_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[25].df|q~q  & ((\my_regfile|register[14].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~592 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[25]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~593 (
// Equation(s):
// \my_regfile|data_readRegB[25]~593_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[25].df|q~q  & ((\my_regfile|register[15].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~593 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[25]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~590 (
// Equation(s):
// \my_regfile|data_readRegB[25]~590_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[25].df|q~q  & ((\my_regfile|register[9].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d2|and1~combout )))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~590 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[25]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~594 (
// Equation(s):
// \my_regfile|data_readRegB[25]~594_combout  = (\my_regfile|data_readRegB[25]~591_combout  & (\my_regfile|data_readRegB[25]~592_combout  & (\my_regfile|data_readRegB[25]~593_combout  & \my_regfile|data_readRegB[25]~590_combout )))

	.dataa(\my_regfile|data_readRegB[25]~591_combout ),
	.datab(\my_regfile|data_readRegB[25]~592_combout ),
	.datac(\my_regfile|data_readRegB[25]~593_combout ),
	.datad(\my_regfile|data_readRegB[25]~590_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~594 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~587 (
// Equation(s):
// \my_regfile|data_readRegB[25]~587_combout  = (\my_regfile|register[6].df|dffe_array[25].df|q~q  & (((\my_regfile|register[5].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d1|and5~combout ))) # (!\my_regfile|register[6].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~587 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[25]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~588 (
// Equation(s):
// \my_regfile|data_readRegB[25]~588_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[25].df|q~q  & ((\my_regfile|register[8].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~588 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[25]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~589 (
// Equation(s):
// \my_regfile|data_readRegB[25]~589_combout  = (\my_regfile|data_readRegB[25]~587_combout  & \my_regfile|data_readRegB[25]~588_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[25]~587_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[25]~588_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~589 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegB[25]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~601 (
// Equation(s):
// \my_regfile|data_readRegB[25]~601_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[25].df|q~q  & ((\my_regfile|register[27].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d4|and3~combout )))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~601 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[25]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~600 (
// Equation(s):
// \my_regfile|data_readRegB[25]~600_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[25].df|q~q  & ((\my_regfile|register[26].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~600 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[25]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~602 (
// Equation(s):
// \my_regfile|data_readRegB[25]~602_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[25].df|q~q  & ((\my_regfile|register[30].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~602 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegB[25]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~603 (
// Equation(s):
// \my_regfile|data_readRegB[25]~603_combout  = (\my_regfile|data_readRegB[25]~602_combout  & ((\my_regfile|register[29].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|d1|d4|and5~combout ),
	.datab(\my_regfile|data_readRegB[25]~602_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[25].df|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~603 .lut_mask = 16'hC4C4;
defparam \my_regfile|data_readRegB[25]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~597 (
// Equation(s):
// \my_regfile|data_readRegB[25]~597_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[25].df|q~q  & ((\my_regfile|register[21].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~597 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[25]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~596 (
// Equation(s):
// \my_regfile|data_readRegB[25]~596_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[25].df|q~q  & ((\my_regfile|register[19].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d3|and3~combout )))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~596 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[25]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~598 (
// Equation(s):
// \my_regfile|data_readRegB[25]~598_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[25].df|q~q  & ((\my_regfile|register[23].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~598 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[25]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~595 (
// Equation(s):
// \my_regfile|data_readRegB[25]~595_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[25].df|q~q  & ((\my_regfile|register[17].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d3|and1~combout )))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~595 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[25]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~599 (
// Equation(s):
// \my_regfile|data_readRegB[25]~599_combout  = (\my_regfile|data_readRegB[25]~597_combout  & (\my_regfile|data_readRegB[25]~596_combout  & (\my_regfile|data_readRegB[25]~598_combout  & \my_regfile|data_readRegB[25]~595_combout )))

	.dataa(\my_regfile|data_readRegB[25]~597_combout ),
	.datab(\my_regfile|data_readRegB[25]~596_combout ),
	.datac(\my_regfile|data_readRegB[25]~598_combout ),
	.datad(\my_regfile|data_readRegB[25]~595_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~599 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~604 (
// Equation(s):
// \my_regfile|data_readRegB[25]~604_combout  = (\my_regfile|data_readRegB[25]~601_combout  & (\my_regfile|data_readRegB[25]~600_combout  & (\my_regfile|data_readRegB[25]~603_combout  & \my_regfile|data_readRegB[25]~599_combout )))

	.dataa(\my_regfile|data_readRegB[25]~601_combout ),
	.datab(\my_regfile|data_readRegB[25]~600_combout ),
	.datac(\my_regfile|data_readRegB[25]~603_combout ),
	.datad(\my_regfile|data_readRegB[25]~599_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~604 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~584 (
// Equation(s):
// \my_regfile|data_readRegB[25]~584_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[25].df|q~q  & ((\my_regfile|register[2].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~584 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[25]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~585 (
// Equation(s):
// \my_regfile|data_readRegB[25]~585_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[3].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~585 .lut_mask = 16'h5511;
defparam \my_regfile|data_readRegB[25]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~586 (
// Equation(s):
// \my_regfile|data_readRegB[25]~586_combout  = (\my_regfile|data_readRegB[25]~584_combout  & (\my_regfile|data_readRegB[25]~585_combout  & ((\my_regfile|register[4].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|data_readRegB[25]~584_combout ),
	.datad(\my_regfile|data_readRegB[25]~585_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~586 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[25]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~605 (
// Equation(s):
// \my_regfile|data_readRegB[25]~605_combout  = (\my_regfile|data_readRegB[25]~594_combout  & (\my_regfile|data_readRegB[25]~589_combout  & (\my_regfile|data_readRegB[25]~604_combout  & \my_regfile|data_readRegB[25]~586_combout )))

	.dataa(\my_regfile|data_readRegB[25]~594_combout ),
	.datab(\my_regfile|data_readRegB[25]~589_combout ),
	.datac(\my_regfile|data_readRegB[25]~604_combout ),
	.datad(\my_regfile|data_readRegB[25]~586_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~605 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~610 (
// Equation(s):
// \my_regfile|data_readRegB[26]~610_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[26].df|q~q  & ((\my_regfile|register[7].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~610 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[26]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~609 (
// Equation(s):
// \my_regfile|data_readRegB[26]~609_combout  = (\my_regfile|register[5].df|dffe_array[26].df|q~q ) # (((\my_processor|ctrl_readRegB[1]~0_combout ) # (!\my_regfile|d1|d1|and4~0_combout )) # (!\my_processor|ctrl_readRegB[0]~2_combout ))

	.dataa(\my_regfile|register[5].df|dffe_array[26].df|q~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datad(\my_regfile|d1|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~609 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegB[26]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~611 (
// Equation(s):
// \my_regfile|data_readRegB[26]~611_combout  = (\my_regfile|data_readRegB[26]~610_combout  & (\my_regfile|data_readRegB[26]~609_combout  & ((\my_regfile|register[6].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|data_readRegB[26]~610_combout ),
	.datac(\my_regfile|register[6].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|data_readRegB[26]~609_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~611 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[26]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~623 (
// Equation(s):
// \my_regfile|data_readRegB[26]~623_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[26].df|q~q  & ((\my_regfile|register[27].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~623 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[26]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~622 (
// Equation(s):
// \my_regfile|data_readRegB[26]~622_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[26].df|q~q  & ((\my_regfile|register[26].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~622 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[26]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~620 (
// Equation(s):
// \my_regfile|data_readRegB[26]~620_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[26].df|q~q  & ((\my_regfile|register[23].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[26].df|q~q )) # (!\my_regfile|d1|d3|and7~combout )))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~620 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[26]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~618 (
// Equation(s):
// \my_regfile|data_readRegB[26]~618_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[26].df|q~q  & ((\my_regfile|register[19].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[26].df|q~q )) # (!\my_regfile|d1|d3|and3~combout )))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~618 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[26]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~619 (
// Equation(s):
// \my_regfile|data_readRegB[26]~619_combout  = (\my_regfile|register[22].df|dffe_array[26].df|q~q  & (((\my_regfile|register[21].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # (!\my_regfile|register[22].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~619 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[26]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~617 (
// Equation(s):
// \my_regfile|data_readRegB[26]~617_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[26].df|q~q  & ((\my_regfile|register[17].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[26].df|q~q )) # (!\my_regfile|d1|d3|and1~combout )))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~617 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[26]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~621 (
// Equation(s):
// \my_regfile|data_readRegB[26]~621_combout  = (\my_regfile|data_readRegB[26]~620_combout  & (\my_regfile|data_readRegB[26]~618_combout  & (\my_regfile|data_readRegB[26]~619_combout  & \my_regfile|data_readRegB[26]~617_combout )))

	.dataa(\my_regfile|data_readRegB[26]~620_combout ),
	.datab(\my_regfile|data_readRegB[26]~618_combout ),
	.datac(\my_regfile|data_readRegB[26]~619_combout ),
	.datad(\my_regfile|data_readRegB[26]~617_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~621 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~624 (
// Equation(s):
// \my_regfile|data_readRegB[26]~624_combout  = (\my_regfile|register[31].df|dffe_array[26].df|q~q  & (((\my_regfile|register[30].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d1|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~624 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[26]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~625 (
// Equation(s):
// \my_regfile|data_readRegB[26]~625_combout  = (\my_regfile|data_readRegB[26]~624_combout  & ((\my_regfile|register[29].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|d1|d4|and5~combout ),
	.datab(\my_regfile|register[29].df|dffe_array[26].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[26]~624_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~625 .lut_mask = 16'hDD00;
defparam \my_regfile|data_readRegB[26]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~626 (
// Equation(s):
// \my_regfile|data_readRegB[26]~626_combout  = (\my_regfile|data_readRegB[26]~623_combout  & (\my_regfile|data_readRegB[26]~622_combout  & (\my_regfile|data_readRegB[26]~621_combout  & \my_regfile|data_readRegB[26]~625_combout )))

	.dataa(\my_regfile|data_readRegB[26]~623_combout ),
	.datab(\my_regfile|data_readRegB[26]~622_combout ),
	.datac(\my_regfile|data_readRegB[26]~621_combout ),
	.datad(\my_regfile|data_readRegB[26]~625_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~626 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~607 (
// Equation(s):
// \my_regfile|data_readRegB[26]~607_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~607 .lut_mask = 16'h3033;
defparam \my_regfile|data_readRegB[26]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~606 (
// Equation(s):
// \my_regfile|data_readRegB[26]~606_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[26].df|q~q  & ((\my_regfile|register[1].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[26].df|q~q )) # (!\my_regfile|d1|d1|and1~combout )))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~606 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[26]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~608 (
// Equation(s):
// \my_regfile|data_readRegB[26]~608_combout  = (\my_regfile|data_readRegB[26]~607_combout  & (\my_regfile|data_readRegB[26]~606_combout  & ((\my_regfile|register[4].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[26]~607_combout ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|data_readRegB[26]~606_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~608 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegB[26]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~614 (
// Equation(s):
// \my_regfile|data_readRegB[26]~614_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[26].df|q~q  & ((\my_regfile|register[14].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~614 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[26]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~612 (
// Equation(s):
// \my_regfile|data_readRegB[26]~612_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[26].df|q~q  & ((\my_regfile|register[10].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~612 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[26]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~615 (
// Equation(s):
// \my_regfile|data_readRegB[26]~615_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[26].df|q~q  & ((\my_regfile|register[15].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|d1|d2|and7~combout ),
	.datad(\my_regfile|register[16].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~615 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[26]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~613 (
// Equation(s):
// \my_regfile|data_readRegB[26]~613_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[26].df|q~q  & ((\my_regfile|register[12].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|d1|d2|and4~combout ),
	.datad(\my_regfile|register[11].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~613 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[26]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~616 (
// Equation(s):
// \my_regfile|data_readRegB[26]~616_combout  = (\my_regfile|data_readRegB[26]~614_combout  & (\my_regfile|data_readRegB[26]~612_combout  & (\my_regfile|data_readRegB[26]~615_combout  & \my_regfile|data_readRegB[26]~613_combout )))

	.dataa(\my_regfile|data_readRegB[26]~614_combout ),
	.datab(\my_regfile|data_readRegB[26]~612_combout ),
	.datac(\my_regfile|data_readRegB[26]~615_combout ),
	.datad(\my_regfile|data_readRegB[26]~613_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~616 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~627 (
// Equation(s):
// \my_regfile|data_readRegB[26]~627_combout  = (\my_regfile|data_readRegB[26]~611_combout  & (\my_regfile|data_readRegB[26]~626_combout  & (\my_regfile|data_readRegB[26]~608_combout  & \my_regfile|data_readRegB[26]~616_combout )))

	.dataa(\my_regfile|data_readRegB[26]~611_combout ),
	.datab(\my_regfile|data_readRegB[26]~626_combout ),
	.datac(\my_regfile|data_readRegB[26]~608_combout ),
	.datad(\my_regfile|data_readRegB[26]~616_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~627 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~645 (
// Equation(s):
// \my_regfile|data_readRegB[27]~645_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[27].df|q~q  & ((\my_regfile|register[27].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~645 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[27]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~647 (
// Equation(s):
// \my_regfile|data_readRegB[27]~647_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[27].df|q~q  & ((\my_regfile|register[30].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d4|and6~combout )))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~647 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[27]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~644 (
// Equation(s):
// \my_regfile|data_readRegB[27]~644_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[27].df|q~q  & ((\my_regfile|register[26].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d4|and2~combout )))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~644 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[27]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~646 (
// Equation(s):
// \my_regfile|data_readRegB[27]~646_combout  = ((\my_regfile|register[29].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d1|d2|and5~4_combout ) # (!\my_processor|ctrl_readRegB[4]~4_combout ))) # (!\my_processor|ctrl_readRegB[3]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[27].df|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_regfile|d1|d2|and5~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~646 .lut_mask = 16'hDFFF;
defparam \my_regfile|data_readRegB[27]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~648 (
// Equation(s):
// \my_regfile|data_readRegB[27]~648_combout  = (\my_regfile|data_readRegB[27]~645_combout  & (\my_regfile|data_readRegB[27]~647_combout  & (\my_regfile|data_readRegB[27]~644_combout  & \my_regfile|data_readRegB[27]~646_combout )))

	.dataa(\my_regfile|data_readRegB[27]~645_combout ),
	.datab(\my_regfile|data_readRegB[27]~647_combout ),
	.datac(\my_regfile|data_readRegB[27]~644_combout ),
	.datad(\my_regfile|data_readRegB[27]~646_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~648 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~639 (
// Equation(s):
// \my_regfile|data_readRegB[27]~639_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[27].df|q~q  & ((\my_regfile|register[17].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d3|and1~combout )))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~639 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[27]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~641 (
// Equation(s):
// \my_regfile|data_readRegB[27]~641_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[27].df|q~q  & ((\my_regfile|register[21].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~641 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[27]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~640 (
// Equation(s):
// \my_regfile|data_readRegB[27]~640_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[27].df|q~q  & ((\my_regfile|register[20].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~640 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[27]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~642 (
// Equation(s):
// \my_regfile|data_readRegB[27]~642_combout  = (\my_regfile|register[23].df|dffe_array[27].df|q~q  & (((\my_regfile|register[24].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~642 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[27]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~643 (
// Equation(s):
// \my_regfile|data_readRegB[27]~643_combout  = (\my_regfile|data_readRegB[27]~639_combout  & (\my_regfile|data_readRegB[27]~641_combout  & (\my_regfile|data_readRegB[27]~640_combout  & \my_regfile|data_readRegB[27]~642_combout )))

	.dataa(\my_regfile|data_readRegB[27]~639_combout ),
	.datab(\my_regfile|data_readRegB[27]~641_combout ),
	.datac(\my_regfile|data_readRegB[27]~640_combout ),
	.datad(\my_regfile|data_readRegB[27]~642_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~643 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~637 (
// Equation(s):
// \my_regfile|data_readRegB[27]~637_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[27].df|q~q  & ((\my_regfile|register[15].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~637 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[27]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~636 (
// Equation(s):
// \my_regfile|data_readRegB[27]~636_combout  = (\my_regfile|register[14].df|dffe_array[27].df|q~q  & (((\my_regfile|register[13].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d2|and5~combout ))) # (!\my_regfile|register[14].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~636 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[27]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~635 (
// Equation(s):
// \my_regfile|data_readRegB[27]~635_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[27].df|q~q  & ((\my_regfile|register[12].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~635 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[27]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~634 (
// Equation(s):
// \my_regfile|data_readRegB[27]~634_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[27].df|q~q  & ((\my_regfile|register[10].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~634 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[27]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~638 (
// Equation(s):
// \my_regfile|data_readRegB[27]~638_combout  = (\my_regfile|data_readRegB[27]~637_combout  & (\my_regfile|data_readRegB[27]~636_combout  & (\my_regfile|data_readRegB[27]~635_combout  & \my_regfile|data_readRegB[27]~634_combout )))

	.dataa(\my_regfile|data_readRegB[27]~637_combout ),
	.datab(\my_regfile|data_readRegB[27]~636_combout ),
	.datac(\my_regfile|data_readRegB[27]~635_combout ),
	.datad(\my_regfile|data_readRegB[27]~634_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~638 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~631 (
// Equation(s):
// \my_regfile|data_readRegB[27]~631_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[27].df|q~q  & ((\my_regfile|register[6].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~631 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[27]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~629 (
// Equation(s):
// \my_regfile|data_readRegB[27]~629_combout  = (\my_processor|ctrl_readRegB[0]~2_combout ) # (((\my_regfile|register[4].df|dffe_array[27].df|q~q ) # (\my_processor|ctrl_readRegB[1]~0_combout )) # (!\my_regfile|d1|d1|and4~0_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|d1|d1|and4~0_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[27].df|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~629 .lut_mask = 16'hFFFB;
defparam \my_regfile|data_readRegB[27]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~630 (
// Equation(s):
// \my_regfile|data_readRegB[27]~630_combout  = (!\my_regfile|d1|d1|and0~combout  & (\my_regfile|data_readRegB[27]~629_combout  & ((\my_regfile|register[3].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d1|and3~combout ))))

	.dataa(\my_regfile|register[3].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(\my_regfile|d1|d1|and3~combout ),
	.datad(\my_regfile|data_readRegB[27]~629_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~630 .lut_mask = 16'h2300;
defparam \my_regfile|data_readRegB[27]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~628 (
// Equation(s):
// \my_regfile|data_readRegB[27]~628_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[27].df|q~q  & ((\my_regfile|register[2].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~628 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[27]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~632 (
// Equation(s):
// \my_regfile|data_readRegB[27]~632_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[27].df|q~q  & ((\my_regfile|register[8].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~632 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[27]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~633 (
// Equation(s):
// \my_regfile|data_readRegB[27]~633_combout  = (\my_regfile|data_readRegB[27]~631_combout  & (\my_regfile|data_readRegB[27]~630_combout  & (\my_regfile|data_readRegB[27]~628_combout  & \my_regfile|data_readRegB[27]~632_combout )))

	.dataa(\my_regfile|data_readRegB[27]~631_combout ),
	.datab(\my_regfile|data_readRegB[27]~630_combout ),
	.datac(\my_regfile|data_readRegB[27]~628_combout ),
	.datad(\my_regfile|data_readRegB[27]~632_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~633 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~649 (
// Equation(s):
// \my_regfile|data_readRegB[27]~649_combout  = (\my_regfile|data_readRegB[27]~648_combout  & (\my_regfile|data_readRegB[27]~643_combout  & (\my_regfile|data_readRegB[27]~638_combout  & \my_regfile|data_readRegB[27]~633_combout )))

	.dataa(\my_regfile|data_readRegB[27]~648_combout ),
	.datab(\my_regfile|data_readRegB[27]~643_combout ),
	.datac(\my_regfile|data_readRegB[27]~638_combout ),
	.datad(\my_regfile|data_readRegB[27]~633_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~649 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~653 (
// Equation(s):
// \my_regfile|data_readRegB[28]~653_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[28].df|q~q  & ((\my_regfile|register[6].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d1|and6~combout )))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~653 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[28]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~654 (
// Equation(s):
// \my_regfile|data_readRegB[28]~654_combout  = (((\my_regfile|register[7].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d1|and4~0_combout )) # (!\my_processor|ctrl_readRegB[0]~2_combout )) # (!\my_processor|ctrl_readRegB[1]~0_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|register[7].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~654 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegB[28]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~655 (
// Equation(s):
// \my_regfile|data_readRegB[28]~655_combout  = (\my_regfile|data_readRegB[28]~653_combout  & (\my_regfile|data_readRegB[28]~654_combout  & ((\my_regfile|register[8].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|data_readRegB[28]~653_combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|data_readRegB[28]~654_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~655 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[28]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~668 (
// Equation(s):
// \my_regfile|data_readRegB[28]~668_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[28].df|q~q  & ((\my_regfile|register[31].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d4|and7~combout )))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~668 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[28]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~669 (
// Equation(s):
// \my_regfile|data_readRegB[28]~669_combout  = (\my_regfile|data_readRegB[28]~668_combout  & ((\my_regfile|register[29].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|d1|d4|and5~combout ),
	.datab(\my_regfile|data_readRegB[28]~668_combout ),
	.datac(gnd),
	.datad(\my_regfile|register[29].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~669 .lut_mask = 16'hCC44;
defparam \my_regfile|data_readRegB[28]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~666 (
// Equation(s):
// \my_regfile|data_readRegB[28]~666_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[28].df|q~q  & ((\my_regfile|register[26].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~666 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[28]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~664 (
// Equation(s):
// \my_regfile|data_readRegB[28]~664_combout  = (\my_regfile|register[24].df|dffe_array[28].df|q~q  & (((\my_regfile|register[23].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d3|and7~combout ))) # (!\my_regfile|register[24].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~664 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[28]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~662 (
// Equation(s):
// \my_regfile|data_readRegB[28]~662_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[28].df|q~q  & ((\my_regfile|register[20].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d3|and4~combout )))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~662 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[28]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~663 (
// Equation(s):
// \my_regfile|data_readRegB[28]~663_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[28].df|q~q  & ((\my_regfile|register[21].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~663 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[28]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~661 (
// Equation(s):
// \my_regfile|data_readRegB[28]~661_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[28].df|q~q  & ((\my_regfile|register[18].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~661 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[28]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~665 (
// Equation(s):
// \my_regfile|data_readRegB[28]~665_combout  = (\my_regfile|data_readRegB[28]~664_combout  & (\my_regfile|data_readRegB[28]~662_combout  & (\my_regfile|data_readRegB[28]~663_combout  & \my_regfile|data_readRegB[28]~661_combout )))

	.dataa(\my_regfile|data_readRegB[28]~664_combout ),
	.datab(\my_regfile|data_readRegB[28]~662_combout ),
	.datac(\my_regfile|data_readRegB[28]~663_combout ),
	.datad(\my_regfile|data_readRegB[28]~661_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~665 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~667 (
// Equation(s):
// \my_regfile|data_readRegB[28]~667_combout  = (\my_regfile|register[28].df|dffe_array[28].df|q~q  & (((\my_regfile|register[27].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~667 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[28]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~670 (
// Equation(s):
// \my_regfile|data_readRegB[28]~670_combout  = (\my_regfile|data_readRegB[28]~669_combout  & (\my_regfile|data_readRegB[28]~666_combout  & (\my_regfile|data_readRegB[28]~665_combout  & \my_regfile|data_readRegB[28]~667_combout )))

	.dataa(\my_regfile|data_readRegB[28]~669_combout ),
	.datab(\my_regfile|data_readRegB[28]~666_combout ),
	.datac(\my_regfile|data_readRegB[28]~665_combout ),
	.datad(\my_regfile|data_readRegB[28]~667_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~670 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~657 (
// Equation(s):
// \my_regfile|data_readRegB[28]~657_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[28].df|q~q  & ((\my_regfile|register[12].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~657 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[28]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~656 (
// Equation(s):
// \my_regfile|data_readRegB[28]~656_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[28].df|q~q  & ((\my_regfile|register[10].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~656 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[28]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~658 (
// Equation(s):
// \my_regfile|data_readRegB[28]~658_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[28].df|q~q  & ((\my_regfile|register[13].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~658 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[28]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~659 (
// Equation(s):
// \my_regfile|data_readRegB[28]~659_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[28].df|q~q  & ((\my_regfile|register[16].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~659 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[28]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~660 (
// Equation(s):
// \my_regfile|data_readRegB[28]~660_combout  = (\my_regfile|data_readRegB[28]~657_combout  & (\my_regfile|data_readRegB[28]~656_combout  & (\my_regfile|data_readRegB[28]~658_combout  & \my_regfile|data_readRegB[28]~659_combout )))

	.dataa(\my_regfile|data_readRegB[28]~657_combout ),
	.datab(\my_regfile|data_readRegB[28]~656_combout ),
	.datac(\my_regfile|data_readRegB[28]~658_combout ),
	.datad(\my_regfile|data_readRegB[28]~659_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~660 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~651 (
// Equation(s):
// \my_regfile|data_readRegB[28]~651_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|register[3].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|d1|d1|and0~combout ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~651 .lut_mask = 16'h0C0F;
defparam \my_regfile|data_readRegB[28]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~650 (
// Equation(s):
// \my_regfile|data_readRegB[28]~650_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[28].df|q~q  & ((\my_regfile|register[2].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~650 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[28]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~652 (
// Equation(s):
// \my_regfile|data_readRegB[28]~652_combout  = (\my_regfile|data_readRegB[28]~651_combout  & (\my_regfile|data_readRegB[28]~650_combout  & ((\my_regfile|register[4].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|data_readRegB[28]~651_combout ),
	.datac(\my_regfile|data_readRegB[28]~650_combout ),
	.datad(\my_regfile|d1|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~652 .lut_mask = 16'h80C0;
defparam \my_regfile|data_readRegB[28]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~671 (
// Equation(s):
// \my_regfile|data_readRegB[28]~671_combout  = (\my_regfile|data_readRegB[28]~655_combout  & (\my_regfile|data_readRegB[28]~670_combout  & (\my_regfile|data_readRegB[28]~660_combout  & \my_regfile|data_readRegB[28]~652_combout )))

	.dataa(\my_regfile|data_readRegB[28]~655_combout ),
	.datab(\my_regfile|data_readRegB[28]~670_combout ),
	.datac(\my_regfile|data_readRegB[28]~660_combout ),
	.datad(\my_regfile|data_readRegB[28]~652_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~671 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~691 (
// Equation(s):
// \my_regfile|data_readRegB[29]~691_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[29].df|q~q  & ((\my_regfile|register[31].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|d1|d4|and7~combout ),
	.datad(\my_regfile|register[31].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~691_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~691 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegB[29]~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~692 (
// Equation(s):
// \my_regfile|data_readRegB[29]~692_combout  = (\my_regfile|data_readRegB[29]~691_combout  & ((\my_regfile|register[29].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|d1|d4|and5~combout ),
	.datab(gnd),
	.datac(\my_regfile|register[29].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|data_readRegB[29]~691_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~692_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~692 .lut_mask = 16'hF500;
defparam \my_regfile|data_readRegB[29]~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~685 (
// Equation(s):
// \my_regfile|data_readRegB[29]~685_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[29].df|q~q  & ((\my_regfile|register[21].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~685_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~685 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[29]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~683 (
// Equation(s):
// \my_regfile|data_readRegB[29]~683_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[29].df|q~q  & ((\my_regfile|register[18].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[29].df|q~q )) # (!\my_regfile|d1|d3|and2~combout )))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~683_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~683 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[29]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~686 (
// Equation(s):
// \my_regfile|data_readRegB[29]~686_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[29].df|q~q  & ((\my_regfile|register[24].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[29].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~686_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~686 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[29]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~684 (
// Equation(s):
// \my_regfile|data_readRegB[29]~684_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[29].df|q~q  & ((\my_regfile|register[20].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[29].df|q~q ) # ((!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~684_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~684 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[29]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~687 (
// Equation(s):
// \my_regfile|data_readRegB[29]~687_combout  = (\my_regfile|data_readRegB[29]~685_combout  & (\my_regfile|data_readRegB[29]~683_combout  & (\my_regfile|data_readRegB[29]~686_combout  & \my_regfile|data_readRegB[29]~684_combout )))

	.dataa(\my_regfile|data_readRegB[29]~685_combout ),
	.datab(\my_regfile|data_readRegB[29]~683_combout ),
	.datac(\my_regfile|data_readRegB[29]~686_combout ),
	.datad(\my_regfile|data_readRegB[29]~684_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~687_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~687 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~688 (
// Equation(s):
// \my_regfile|data_readRegB[29]~688_combout  = (\my_regfile|register[26].df|dffe_array[29].df|q~q  & (((\my_regfile|register[25].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # (!\my_regfile|register[26].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~688_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~688 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[29]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~689 (
// Equation(s):
// \my_regfile|data_readRegB[29]~689_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[29].df|q~q  & ((\my_regfile|register[28].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[29].df|q~q ) # ((!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~689_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~689 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[29]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~690 (
// Equation(s):
// \my_regfile|data_readRegB[29]~690_combout  = (\my_regfile|data_readRegB[29]~688_combout  & \my_regfile|data_readRegB[29]~689_combout )

	.dataa(\my_regfile|data_readRegB[29]~688_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[29]~689_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~690_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~690 .lut_mask = 16'hAA00;
defparam \my_regfile|data_readRegB[29]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~675 (
// Equation(s):
// \my_regfile|data_readRegB[29]~675_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[29].df|q~q  & ((\my_regfile|register[5].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~675_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~675 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[29]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~678 (
// Equation(s):
// \my_regfile|data_readRegB[29]~678_combout  = (\my_regfile|register[12].df|dffe_array[29].df|q~q  & (((\my_regfile|register[11].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # (!\my_regfile|register[12].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~678_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~678 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[29]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~677 (
// Equation(s):
// \my_regfile|data_readRegB[29]~677_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[29].df|q~q  & ((\my_regfile|register[9].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[29].df|q~q )) # (!\my_regfile|d1|d2|and1~combout )))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~677_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~677 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[29]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~680 (
// Equation(s):
// \my_regfile|data_readRegB[29]~680_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[29].df|q~q  & ((\my_regfile|register[15].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[29].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~680_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~680 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[29]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~679 (
// Equation(s):
// \my_regfile|data_readRegB[29]~679_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[29].df|q~q  & ((\my_regfile|register[14].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[29].df|q~q )) # (!\my_regfile|d1|d2|and6~combout )))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|d1|d2|and6~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~679_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~679 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[29]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~681 (
// Equation(s):
// \my_regfile|data_readRegB[29]~681_combout  = (\my_regfile|data_readRegB[29]~678_combout  & (\my_regfile|data_readRegB[29]~677_combout  & (\my_regfile|data_readRegB[29]~680_combout  & \my_regfile|data_readRegB[29]~679_combout )))

	.dataa(\my_regfile|data_readRegB[29]~678_combout ),
	.datab(\my_regfile|data_readRegB[29]~677_combout ),
	.datac(\my_regfile|data_readRegB[29]~680_combout ),
	.datad(\my_regfile|data_readRegB[29]~679_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~681_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~681 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~676 (
// Equation(s):
// \my_regfile|data_readRegB[29]~676_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[29].df|q~q  & ((\my_regfile|register[7].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~676_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~676 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[29]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~673 (
// Equation(s):
// \my_regfile|data_readRegB[29]~673_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|register[3].df|dffe_array[29].df|q~q ),
	.datab(gnd),
	.datac(\my_regfile|d1|d1|and0~combout ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~673_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~673 .lut_mask = 16'h0A0F;
defparam \my_regfile|data_readRegB[29]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~672 (
// Equation(s):
// \my_regfile|data_readRegB[29]~672_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[29].df|q~q  & ((\my_regfile|register[1].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[29].df|q~q )) # (!\my_regfile|d1|d1|and1~combout )))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~672_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~672 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[29]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~674 (
// Equation(s):
// \my_regfile|data_readRegB[29]~674_combout  = (\my_regfile|data_readRegB[29]~673_combout  & (\my_regfile|data_readRegB[29]~672_combout  & ((\my_regfile|register[4].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[29]~673_combout ),
	.datab(\my_regfile|register[4].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|data_readRegB[29]~672_combout ),
	.datad(\my_regfile|d1|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~674_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~674 .lut_mask = 16'h80A0;
defparam \my_regfile|data_readRegB[29]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~682 (
// Equation(s):
// \my_regfile|data_readRegB[29]~682_combout  = (\my_regfile|data_readRegB[29]~675_combout  & (\my_regfile|data_readRegB[29]~681_combout  & (\my_regfile|data_readRegB[29]~676_combout  & \my_regfile|data_readRegB[29]~674_combout )))

	.dataa(\my_regfile|data_readRegB[29]~675_combout ),
	.datab(\my_regfile|data_readRegB[29]~681_combout ),
	.datac(\my_regfile|data_readRegB[29]~676_combout ),
	.datad(\my_regfile|data_readRegB[29]~674_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~682_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~682 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~693 (
// Equation(s):
// \my_regfile|data_readRegB[29]~693_combout  = (\my_regfile|data_readRegB[29]~692_combout  & (\my_regfile|data_readRegB[29]~687_combout  & (\my_regfile|data_readRegB[29]~690_combout  & \my_regfile|data_readRegB[29]~682_combout )))

	.dataa(\my_regfile|data_readRegB[29]~692_combout ),
	.datab(\my_regfile|data_readRegB[29]~687_combout ),
	.datac(\my_regfile|data_readRegB[29]~690_combout ),
	.datad(\my_regfile|data_readRegB[29]~682_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~693_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~693 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~713 (
// Equation(s):
// \my_regfile|data_readRegB[30]~713_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[30].df|q~q  & ((\my_regfile|register[31].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~713_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~713 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[30]~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~714 (
// Equation(s):
// \my_regfile|data_readRegB[30]~714_combout  = (\my_regfile|data_readRegB[30]~713_combout  & ((\my_regfile|register[29].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|data_readRegB[30]~713_combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~714_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~714 .lut_mask = 16'h88CC;
defparam \my_regfile|data_readRegB[30]~714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~707 (
// Equation(s):
// \my_regfile|data_readRegB[30]~707_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[30].df|q~q  & ((\my_regfile|register[21].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~707_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~707 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[30]~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~708 (
// Equation(s):
// \my_regfile|data_readRegB[30]~708_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[30].df|q~q  & ((\my_regfile|register[24].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~708_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~708 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[30]~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~706 (
// Equation(s):
// \my_regfile|data_readRegB[30]~706_combout  = (\my_regfile|register[19].df|dffe_array[30].df|q~q  & (((\my_regfile|register[20].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~706_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~706 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[30]~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~705 (
// Equation(s):
// \my_regfile|data_readRegB[30]~705_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[30].df|q~q  & ((\my_regfile|register[17].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d3|and1~combout )))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~705_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~705 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[30]~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~709 (
// Equation(s):
// \my_regfile|data_readRegB[30]~709_combout  = (\my_regfile|data_readRegB[30]~707_combout  & (\my_regfile|data_readRegB[30]~708_combout  & (\my_regfile|data_readRegB[30]~706_combout  & \my_regfile|data_readRegB[30]~705_combout )))

	.dataa(\my_regfile|data_readRegB[30]~707_combout ),
	.datab(\my_regfile|data_readRegB[30]~708_combout ),
	.datac(\my_regfile|data_readRegB[30]~706_combout ),
	.datad(\my_regfile|data_readRegB[30]~705_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~709_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~709 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~700 (
// Equation(s):
// \my_regfile|data_readRegB[30]~700_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[30].df|q~q  & ((\my_regfile|register[12].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~700_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~700 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[30]~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~699 (
// Equation(s):
// \my_regfile|data_readRegB[30]~699_combout  = (\my_regfile|register[10].df|dffe_array[30].df|q~q  & (((\my_regfile|register[9].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d2|and1~combout ))) # (!\my_regfile|register[10].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d1|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|register[10].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~699_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~699 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[30]~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~702 (
// Equation(s):
// \my_regfile|data_readRegB[30]~702_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[30].df|q~q  & ((\my_regfile|register[15].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~702_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~702 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[30]~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~701 (
// Equation(s):
// \my_regfile|data_readRegB[30]~701_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[30].df|q~q  & ((\my_regfile|register[13].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~701_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~701 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[30]~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~703 (
// Equation(s):
// \my_regfile|data_readRegB[30]~703_combout  = (\my_regfile|data_readRegB[30]~700_combout  & (\my_regfile|data_readRegB[30]~699_combout  & (\my_regfile|data_readRegB[30]~702_combout  & \my_regfile|data_readRegB[30]~701_combout )))

	.dataa(\my_regfile|data_readRegB[30]~700_combout ),
	.datab(\my_regfile|data_readRegB[30]~699_combout ),
	.datac(\my_regfile|data_readRegB[30]~702_combout ),
	.datad(\my_regfile|data_readRegB[30]~701_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~703_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~703 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~698 (
// Equation(s):
// \my_regfile|data_readRegB[30]~698_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[30].df|q~q  & ((\my_regfile|register[7].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d1|and7~combout )))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~698_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~698 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[30]~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~694 (
// Equation(s):
// \my_regfile|data_readRegB[30]~694_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[30].df|q~q  & ((\my_regfile|register[2].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~694_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~694 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[30]~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~695 (
// Equation(s):
// \my_regfile|data_readRegB[30]~695_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and3~combout ),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[3].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~695_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~695 .lut_mask = 16'h3311;
defparam \my_regfile|data_readRegB[30]~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~696 (
// Equation(s):
// \my_regfile|data_readRegB[30]~696_combout  = (\my_regfile|data_readRegB[30]~694_combout  & (\my_regfile|data_readRegB[30]~695_combout  & ((\my_regfile|register[4].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[30]~694_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|data_readRegB[30]~695_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~696_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~696 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[30]~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~697 (
// Equation(s):
// \my_regfile|data_readRegB[30]~697_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[30].df|q~q  & ((\my_regfile|register[6].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d1|and6~combout )))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~697_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~697 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[30]~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~704 (
// Equation(s):
// \my_regfile|data_readRegB[30]~704_combout  = (\my_regfile|data_readRegB[30]~703_combout  & (\my_regfile|data_readRegB[30]~698_combout  & (\my_regfile|data_readRegB[30]~696_combout  & \my_regfile|data_readRegB[30]~697_combout )))

	.dataa(\my_regfile|data_readRegB[30]~703_combout ),
	.datab(\my_regfile|data_readRegB[30]~698_combout ),
	.datac(\my_regfile|data_readRegB[30]~696_combout ),
	.datad(\my_regfile|data_readRegB[30]~697_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~704_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~704 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~710 (
// Equation(s):
// \my_regfile|data_readRegB[30]~710_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[30].df|q~q  & ((\my_regfile|register[26].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d4|and2~combout )))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~710_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~710 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[30]~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~711 (
// Equation(s):
// \my_regfile|data_readRegB[30]~711_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[30].df|q~q  & ((\my_regfile|register[27].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~711_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~711 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[30]~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~712 (
// Equation(s):
// \my_regfile|data_readRegB[30]~712_combout  = (\my_regfile|data_readRegB[30]~710_combout  & \my_regfile|data_readRegB[30]~711_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[30]~710_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[30]~711_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~712_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~712 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegB[30]~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~715 (
// Equation(s):
// \my_regfile|data_readRegB[30]~715_combout  = (\my_regfile|data_readRegB[30]~714_combout  & (\my_regfile|data_readRegB[30]~709_combout  & (\my_regfile|data_readRegB[30]~704_combout  & \my_regfile|data_readRegB[30]~712_combout )))

	.dataa(\my_regfile|data_readRegB[30]~714_combout ),
	.datab(\my_regfile|data_readRegB[30]~709_combout ),
	.datac(\my_regfile|data_readRegB[30]~704_combout ),
	.datad(\my_regfile|data_readRegB[30]~712_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~715_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~715 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~733 (
// Equation(s):
// \my_regfile|data_readRegB[31]~733_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[31].df|q~q  & ((\my_regfile|register[27].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~733_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~733 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[31]~733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~732 (
// Equation(s):
// \my_regfile|data_readRegB[31]~732_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[31].df|q~q  & ((\my_regfile|register[26].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[31].df|q~q )) # (!\my_regfile|d1|d4|and2~combout )))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~732_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~732 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[31]~732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~734 (
// Equation(s):
// \my_regfile|data_readRegB[31]~734_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[31].df|q~q  & ((\my_regfile|register[31].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~734_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~734 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[31]~734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~735 (
// Equation(s):
// \my_regfile|data_readRegB[31]~735_combout  = (\my_regfile|data_readRegB[31]~734_combout  & ((\my_regfile|register[29].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|data_readRegB[31]~734_combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~735_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~735 .lut_mask = 16'h88CC;
defparam \my_regfile|data_readRegB[31]~735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~729 (
// Equation(s):
// \my_regfile|data_readRegB[31]~729_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[31].df|q~q  & ((\my_regfile|register[22].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[31].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~729_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~729 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[31]~729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~727 (
// Equation(s):
// \my_regfile|data_readRegB[31]~727_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[31].df|q~q  & ((\my_regfile|register[17].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[31].df|q~q )) # (!\my_regfile|d1|d3|and1~combout )))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~727_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~727 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[31]~727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~730 (
// Equation(s):
// \my_regfile|data_readRegB[31]~730_combout  = (\my_regfile|register[23].df|dffe_array[31].df|q~q  & (((\my_regfile|register[24].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~730_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~730 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[31]~730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~728 (
// Equation(s):
// \my_regfile|data_readRegB[31]~728_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[31].df|q~q  & ((\my_regfile|register[20].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~728_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~728 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[31]~728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~731 (
// Equation(s):
// \my_regfile|data_readRegB[31]~731_combout  = (\my_regfile|data_readRegB[31]~729_combout  & (\my_regfile|data_readRegB[31]~727_combout  & (\my_regfile|data_readRegB[31]~730_combout  & \my_regfile|data_readRegB[31]~728_combout )))

	.dataa(\my_regfile|data_readRegB[31]~729_combout ),
	.datab(\my_regfile|data_readRegB[31]~727_combout ),
	.datac(\my_regfile|data_readRegB[31]~730_combout ),
	.datad(\my_regfile|data_readRegB[31]~728_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~731_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~731 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~736 (
// Equation(s):
// \my_regfile|data_readRegB[31]~736_combout  = (\my_regfile|data_readRegB[31]~733_combout  & (\my_regfile|data_readRegB[31]~732_combout  & (\my_regfile|data_readRegB[31]~735_combout  & \my_regfile|data_readRegB[31]~731_combout )))

	.dataa(\my_regfile|data_readRegB[31]~733_combout ),
	.datab(\my_regfile|data_readRegB[31]~732_combout ),
	.datac(\my_regfile|data_readRegB[31]~735_combout ),
	.datad(\my_regfile|data_readRegB[31]~731_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~736_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~736 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~719 (
// Equation(s):
// \my_regfile|data_readRegB[31]~719_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[31].df|q~q  & ((\my_regfile|register[5].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[31].df|q~q )) # (!\my_regfile|d1|d1|and5~combout )))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~719_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~719 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[31]~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~723 (
// Equation(s):
// \my_regfile|data_readRegB[31]~723_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[31].df|q~q  & ((\my_regfile|register[13].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~723_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~723 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[31]~723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~721 (
// Equation(s):
// \my_regfile|data_readRegB[31]~721_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[31].df|q~q  & ((\my_regfile|register[9].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[31].df|q~q )) # (!\my_regfile|d1|d2|and1~combout )))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~721_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~721 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[31]~721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~722 (
// Equation(s):
// \my_regfile|data_readRegB[31]~722_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[31].df|q~q  & ((\my_regfile|register[12].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[31].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~722_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~722 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[31]~722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~724 (
// Equation(s):
// \my_regfile|data_readRegB[31]~724_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[31].df|q~q  & ((\my_regfile|register[15].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[31].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~724_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~724 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[31]~724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~725 (
// Equation(s):
// \my_regfile|data_readRegB[31]~725_combout  = (\my_regfile|data_readRegB[31]~723_combout  & (\my_regfile|data_readRegB[31]~721_combout  & (\my_regfile|data_readRegB[31]~722_combout  & \my_regfile|data_readRegB[31]~724_combout )))

	.dataa(\my_regfile|data_readRegB[31]~723_combout ),
	.datab(\my_regfile|data_readRegB[31]~721_combout ),
	.datac(\my_regfile|data_readRegB[31]~722_combout ),
	.datad(\my_regfile|data_readRegB[31]~724_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~725_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~725 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~720 (
// Equation(s):
// \my_regfile|data_readRegB[31]~720_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[31].df|q~q  & ((\my_regfile|register[8].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~720_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~720 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[31]~720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~716 (
// Equation(s):
// \my_regfile|data_readRegB[31]~716_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[31].df|q~q  & ((\my_regfile|register[2].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~716_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~716 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[31]~716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~717 (
// Equation(s):
// \my_regfile|data_readRegB[31]~717_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and3~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[31].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~717_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~717 .lut_mask = 16'h00DD;
defparam \my_regfile|data_readRegB[31]~717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~718 (
// Equation(s):
// \my_regfile|data_readRegB[31]~718_combout  = (\my_regfile|data_readRegB[31]~716_combout  & (\my_regfile|data_readRegB[31]~717_combout  & ((\my_regfile|register[4].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|data_readRegB[31]~716_combout ),
	.datad(\my_regfile|data_readRegB[31]~717_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~718_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~718 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[31]~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~726 (
// Equation(s):
// \my_regfile|data_readRegB[31]~726_combout  = (\my_regfile|data_readRegB[31]~719_combout  & (\my_regfile|data_readRegB[31]~725_combout  & (\my_regfile|data_readRegB[31]~720_combout  & \my_regfile|data_readRegB[31]~718_combout )))

	.dataa(\my_regfile|data_readRegB[31]~719_combout ),
	.datab(\my_regfile|data_readRegB[31]~725_combout ),
	.datac(\my_regfile|data_readRegB[31]~720_combout ),
	.datad(\my_regfile|data_readRegB[31]~718_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~726_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~726 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~737 (
// Equation(s):
// \my_regfile|data_readRegB[31]~737_combout  = (\my_regfile|data_readRegB[31]~736_combout  & \my_regfile|data_readRegB[31]~726_combout )

	.dataa(\my_regfile|data_readRegB[31]~736_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[31]~726_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~737_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~737 .lut_mask = 16'hAA00;
defparam \my_regfile|data_readRegB[31]~737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector31~15 (
// Equation(s):
// \my_processor|my_alu|Selector31~15_combout  = (\my_processor|my_alu|Selector31~4_combout ) # ((!\my_processor|my_alu|Selector31~16_combout  & \my_processor|my_alu|Selector31~14_combout ))

	.dataa(\my_processor|my_alu|Selector31~16_combout ),
	.datab(\my_processor|my_alu|Selector31~14_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|Selector31~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~15 .lut_mask = 16'hFF44;
defparam \my_processor|my_alu|Selector31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector30~11 (
// Equation(s):
// \my_processor|my_alu|Selector30~11_combout  = (\my_processor|my_alu|Selector30~10_combout  & (((\my_processor|my_alu|Add0~2_combout  & \my_processor|my_alu|Selector30~0_combout )) # (!\my_processor|my_alu|Selector31~16_combout ))) # 
// (!\my_processor|my_alu|Selector30~10_combout  & (((\my_processor|my_alu|Add0~2_combout  & \my_processor|my_alu|Selector30~0_combout ))))

	.dataa(\my_processor|my_alu|Selector30~10_combout ),
	.datab(\my_processor|my_alu|Selector31~16_combout ),
	.datac(\my_processor|my_alu|Add0~2_combout ),
	.datad(\my_processor|my_alu|Selector30~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~11 .lut_mask = 16'hF222;
defparam \my_processor|my_alu|Selector30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector29~15 (
// Equation(s):
// \my_processor|my_alu|Selector29~15_combout  = (\my_processor|my_alu|Selector29~13_combout ) # ((\my_processor|my_alu|Selector29~14_combout  & \my_regfile|data_readRegA[2]~106_combout ))

	.dataa(\my_processor|my_alu|Selector29~14_combout ),
	.datab(\my_regfile|data_readRegA[2]~106_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|Selector29~13_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~15 .lut_mask = 16'hFF88;
defparam \my_processor|my_alu|Selector29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \my_processor|my_alu|Selector28~5 (
// Equation(s):
// \my_processor|my_alu|Selector28~5_combout  = (\my_processor|my_alu|Selector28~4_combout ) # ((\my_regfile|data_readRegA[3]~85_combout  & \my_processor|my_alu|Selector29~14_combout ))

	.dataa(\my_regfile|data_readRegA[3]~85_combout ),
	.datab(\my_processor|my_alu|Selector29~14_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|Selector28~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~5 .lut_mask = 16'hFF88;
defparam \my_processor|my_alu|Selector28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector27~5 (
// Equation(s):
// \my_processor|my_alu|Selector27~5_combout  = (\my_processor|my_alu|Selector29~16_combout  & ((\my_processor|my_alu|Add0~8_combout ))) # (!\my_processor|my_alu|Selector29~16_combout  & (\my_processor|my_alu|Selector27~4_combout ))

	.dataa(\my_processor|my_alu|Selector29~16_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|Selector27~4_combout ),
	.datad(\my_processor|my_alu|Add0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector27~5 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector26~5 (
// Equation(s):
// \my_processor|my_alu|Selector26~5_combout  = (\my_processor|my_alu|Selector29~16_combout  & (\my_processor|my_alu|Add0~10_combout )) # (!\my_processor|my_alu|Selector29~16_combout  & ((\my_processor|my_alu|Selector26~4_combout )))

	.dataa(\my_processor|my_alu|Selector29~16_combout ),
	.datab(\my_processor|my_alu|Add0~10_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|Selector26~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector26~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector26~5 .lut_mask = 16'hDD88;
defparam \my_processor|my_alu|Selector26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector25~8 (
// Equation(s):
// \my_processor|my_alu|Selector25~8_combout  = (\my_processor|my_alu|Selector29~16_combout  & ((\my_processor|my_alu|Add0~12_combout ))) # (!\my_processor|my_alu|Selector29~16_combout  & (\my_processor|my_alu|Selector25~7_combout ))

	.dataa(\my_processor|my_alu|Selector29~16_combout ),
	.datab(\my_processor|my_alu|Selector25~7_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|Add0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector25~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector25~8 .lut_mask = 16'hEE44;
defparam \my_processor|my_alu|Selector25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector24~5 (
// Equation(s):
// \my_processor|my_alu|Selector24~5_combout  = (\my_processor|my_alu|Selector29~16_combout  & (\my_processor|my_alu|Add0~14_combout )) # (!\my_processor|my_alu|Selector29~16_combout  & ((\my_processor|my_alu|Selector24~4_combout )))

	.dataa(\my_processor|my_alu|Add0~14_combout ),
	.datab(\my_processor|my_alu|Selector29~16_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|Selector24~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector24~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector24~5 .lut_mask = 16'hBB88;
defparam \my_processor|my_alu|Selector24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N4
cycloneive_lcell_comb \my_processor|cmp3|ad4 (
// Equation(s):
// \my_processor|cmp3|ad4~combout  = (\my_processor|cmp3|ad4~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [30])

	.dataa(\my_processor|cmp3|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|cmp3|ad4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|cmp3|ad4 .lut_mask = 16'h8888;
defparam \my_processor|cmp3|ad4 .sum_lutc_input = "datac";
// synopsys translate_on

assign imem_clock = \imem_clock~output_o ;

assign dmem_clock = \dmem_clock~output_o ;

assign processor_clock = \processor_clock~output_o ;

assign regfile_clock = \regfile_clock~output_o ;

assign address_imem[0] = \address_imem[0]~output_o ;

assign address_imem[1] = \address_imem[1]~output_o ;

assign address_imem[2] = \address_imem[2]~output_o ;

assign address_imem[3] = \address_imem[3]~output_o ;

assign address_imem[4] = \address_imem[4]~output_o ;

assign address_imem[5] = \address_imem[5]~output_o ;

assign address_imem[6] = \address_imem[6]~output_o ;

assign address_imem[7] = \address_imem[7]~output_o ;

assign address_imem[8] = \address_imem[8]~output_o ;

assign address_imem[9] = \address_imem[9]~output_o ;

assign address_imem[10] = \address_imem[10]~output_o ;

assign address_imem[11] = \address_imem[11]~output_o ;

assign q_imem[0] = \q_imem[0]~output_o ;

assign q_imem[1] = \q_imem[1]~output_o ;

assign q_imem[2] = \q_imem[2]~output_o ;

assign q_imem[3] = \q_imem[3]~output_o ;

assign q_imem[4] = \q_imem[4]~output_o ;

assign q_imem[5] = \q_imem[5]~output_o ;

assign q_imem[6] = \q_imem[6]~output_o ;

assign q_imem[7] = \q_imem[7]~output_o ;

assign q_imem[8] = \q_imem[8]~output_o ;

assign q_imem[9] = \q_imem[9]~output_o ;

assign q_imem[10] = \q_imem[10]~output_o ;

assign q_imem[11] = \q_imem[11]~output_o ;

assign q_imem[12] = \q_imem[12]~output_o ;

assign q_imem[13] = \q_imem[13]~output_o ;

assign q_imem[14] = \q_imem[14]~output_o ;

assign q_imem[15] = \q_imem[15]~output_o ;

assign q_imem[16] = \q_imem[16]~output_o ;

assign q_imem[17] = \q_imem[17]~output_o ;

assign q_imem[18] = \q_imem[18]~output_o ;

assign q_imem[19] = \q_imem[19]~output_o ;

assign q_imem[20] = \q_imem[20]~output_o ;

assign q_imem[21] = \q_imem[21]~output_o ;

assign q_imem[22] = \q_imem[22]~output_o ;

assign q_imem[23] = \q_imem[23]~output_o ;

assign q_imem[24] = \q_imem[24]~output_o ;

assign q_imem[25] = \q_imem[25]~output_o ;

assign q_imem[26] = \q_imem[26]~output_o ;

assign q_imem[27] = \q_imem[27]~output_o ;

assign q_imem[28] = \q_imem[28]~output_o ;

assign q_imem[29] = \q_imem[29]~output_o ;

assign q_imem[30] = \q_imem[30]~output_o ;

assign q_imem[31] = \q_imem[31]~output_o ;

assign address_dmem[0] = \address_dmem[0]~output_o ;

assign address_dmem[1] = \address_dmem[1]~output_o ;

assign address_dmem[2] = \address_dmem[2]~output_o ;

assign address_dmem[3] = \address_dmem[3]~output_o ;

assign address_dmem[4] = \address_dmem[4]~output_o ;

assign address_dmem[5] = \address_dmem[5]~output_o ;

assign address_dmem[6] = \address_dmem[6]~output_o ;

assign address_dmem[7] = \address_dmem[7]~output_o ;

assign address_dmem[8] = \address_dmem[8]~output_o ;

assign address_dmem[9] = \address_dmem[9]~output_o ;

assign address_dmem[10] = \address_dmem[10]~output_o ;

assign address_dmem[11] = \address_dmem[11]~output_o ;

assign data[0] = \data[0]~output_o ;

assign data[1] = \data[1]~output_o ;

assign data[2] = \data[2]~output_o ;

assign data[3] = \data[3]~output_o ;

assign data[4] = \data[4]~output_o ;

assign data[5] = \data[5]~output_o ;

assign data[6] = \data[6]~output_o ;

assign data[7] = \data[7]~output_o ;

assign data[8] = \data[8]~output_o ;

assign data[9] = \data[9]~output_o ;

assign data[10] = \data[10]~output_o ;

assign data[11] = \data[11]~output_o ;

assign data[12] = \data[12]~output_o ;

assign data[13] = \data[13]~output_o ;

assign data[14] = \data[14]~output_o ;

assign data[15] = \data[15]~output_o ;

assign data[16] = \data[16]~output_o ;

assign data[17] = \data[17]~output_o ;

assign data[18] = \data[18]~output_o ;

assign data[19] = \data[19]~output_o ;

assign data[20] = \data[20]~output_o ;

assign data[21] = \data[21]~output_o ;

assign data[22] = \data[22]~output_o ;

assign data[23] = \data[23]~output_o ;

assign data[24] = \data[24]~output_o ;

assign data[25] = \data[25]~output_o ;

assign data[26] = \data[26]~output_o ;

assign data[27] = \data[27]~output_o ;

assign data[28] = \data[28]~output_o ;

assign data[29] = \data[29]~output_o ;

assign data[30] = \data[30]~output_o ;

assign data[31] = \data[31]~output_o ;

assign wren = \wren~output_o ;

assign q_dmem[0] = \q_dmem[0]~output_o ;

assign q_dmem[1] = \q_dmem[1]~output_o ;

assign q_dmem[2] = \q_dmem[2]~output_o ;

assign q_dmem[3] = \q_dmem[3]~output_o ;

assign q_dmem[4] = \q_dmem[4]~output_o ;

assign q_dmem[5] = \q_dmem[5]~output_o ;

assign q_dmem[6] = \q_dmem[6]~output_o ;

assign q_dmem[7] = \q_dmem[7]~output_o ;

assign q_dmem[8] = \q_dmem[8]~output_o ;

assign q_dmem[9] = \q_dmem[9]~output_o ;

assign q_dmem[10] = \q_dmem[10]~output_o ;

assign q_dmem[11] = \q_dmem[11]~output_o ;

assign q_dmem[12] = \q_dmem[12]~output_o ;

assign q_dmem[13] = \q_dmem[13]~output_o ;

assign q_dmem[14] = \q_dmem[14]~output_o ;

assign q_dmem[15] = \q_dmem[15]~output_o ;

assign q_dmem[16] = \q_dmem[16]~output_o ;

assign q_dmem[17] = \q_dmem[17]~output_o ;

assign q_dmem[18] = \q_dmem[18]~output_o ;

assign q_dmem[19] = \q_dmem[19]~output_o ;

assign q_dmem[20] = \q_dmem[20]~output_o ;

assign q_dmem[21] = \q_dmem[21]~output_o ;

assign q_dmem[22] = \q_dmem[22]~output_o ;

assign q_dmem[23] = \q_dmem[23]~output_o ;

assign q_dmem[24] = \q_dmem[24]~output_o ;

assign q_dmem[25] = \q_dmem[25]~output_o ;

assign q_dmem[26] = \q_dmem[26]~output_o ;

assign q_dmem[27] = \q_dmem[27]~output_o ;

assign q_dmem[28] = \q_dmem[28]~output_o ;

assign q_dmem[29] = \q_dmem[29]~output_o ;

assign q_dmem[30] = \q_dmem[30]~output_o ;

assign q_dmem[31] = \q_dmem[31]~output_o ;

assign ctrl_writeEnable = \ctrl_writeEnable~output_o ;

assign ctrl_writeReg[0] = \ctrl_writeReg[0]~output_o ;

assign ctrl_writeReg[1] = \ctrl_writeReg[1]~output_o ;

assign ctrl_writeReg[2] = \ctrl_writeReg[2]~output_o ;

assign ctrl_writeReg[3] = \ctrl_writeReg[3]~output_o ;

assign ctrl_writeReg[4] = \ctrl_writeReg[4]~output_o ;

assign ctrl_readRegA[0] = \ctrl_readRegA[0]~output_o ;

assign ctrl_readRegA[1] = \ctrl_readRegA[1]~output_o ;

assign ctrl_readRegA[2] = \ctrl_readRegA[2]~output_o ;

assign ctrl_readRegA[3] = \ctrl_readRegA[3]~output_o ;

assign ctrl_readRegA[4] = \ctrl_readRegA[4]~output_o ;

assign ctrl_readRegB[0] = \ctrl_readRegB[0]~output_o ;

assign ctrl_readRegB[1] = \ctrl_readRegB[1]~output_o ;

assign ctrl_readRegB[2] = \ctrl_readRegB[2]~output_o ;

assign ctrl_readRegB[3] = \ctrl_readRegB[3]~output_o ;

assign ctrl_readRegB[4] = \ctrl_readRegB[4]~output_o ;

assign data_writeReg[0] = \data_writeReg[0]~output_o ;

assign data_writeReg[1] = \data_writeReg[1]~output_o ;

assign data_writeReg[2] = \data_writeReg[2]~output_o ;

assign data_writeReg[3] = \data_writeReg[3]~output_o ;

assign data_writeReg[4] = \data_writeReg[4]~output_o ;

assign data_writeReg[5] = \data_writeReg[5]~output_o ;

assign data_writeReg[6] = \data_writeReg[6]~output_o ;

assign data_writeReg[7] = \data_writeReg[7]~output_o ;

assign data_writeReg[8] = \data_writeReg[8]~output_o ;

assign data_writeReg[9] = \data_writeReg[9]~output_o ;

assign data_writeReg[10] = \data_writeReg[10]~output_o ;

assign data_writeReg[11] = \data_writeReg[11]~output_o ;

assign data_writeReg[12] = \data_writeReg[12]~output_o ;

assign data_writeReg[13] = \data_writeReg[13]~output_o ;

assign data_writeReg[14] = \data_writeReg[14]~output_o ;

assign data_writeReg[15] = \data_writeReg[15]~output_o ;

assign data_writeReg[16] = \data_writeReg[16]~output_o ;

assign data_writeReg[17] = \data_writeReg[17]~output_o ;

assign data_writeReg[18] = \data_writeReg[18]~output_o ;

assign data_writeReg[19] = \data_writeReg[19]~output_o ;

assign data_writeReg[20] = \data_writeReg[20]~output_o ;

assign data_writeReg[21] = \data_writeReg[21]~output_o ;

assign data_writeReg[22] = \data_writeReg[22]~output_o ;

assign data_writeReg[23] = \data_writeReg[23]~output_o ;

assign data_writeReg[24] = \data_writeReg[24]~output_o ;

assign data_writeReg[25] = \data_writeReg[25]~output_o ;

assign data_writeReg[26] = \data_writeReg[26]~output_o ;

assign data_writeReg[27] = \data_writeReg[27]~output_o ;

assign data_writeReg[28] = \data_writeReg[28]~output_o ;

assign data_writeReg[29] = \data_writeReg[29]~output_o ;

assign data_writeReg[30] = \data_writeReg[30]~output_o ;

assign data_writeReg[31] = \data_writeReg[31]~output_o ;

assign data_readRegA[0] = \data_readRegA[0]~output_o ;

assign data_readRegA[1] = \data_readRegA[1]~output_o ;

assign data_readRegA[2] = \data_readRegA[2]~output_o ;

assign data_readRegA[3] = \data_readRegA[3]~output_o ;

assign data_readRegA[4] = \data_readRegA[4]~output_o ;

assign data_readRegA[5] = \data_readRegA[5]~output_o ;

assign data_readRegA[6] = \data_readRegA[6]~output_o ;

assign data_readRegA[7] = \data_readRegA[7]~output_o ;

assign data_readRegA[8] = \data_readRegA[8]~output_o ;

assign data_readRegA[9] = \data_readRegA[9]~output_o ;

assign data_readRegA[10] = \data_readRegA[10]~output_o ;

assign data_readRegA[11] = \data_readRegA[11]~output_o ;

assign data_readRegA[12] = \data_readRegA[12]~output_o ;

assign data_readRegA[13] = \data_readRegA[13]~output_o ;

assign data_readRegA[14] = \data_readRegA[14]~output_o ;

assign data_readRegA[15] = \data_readRegA[15]~output_o ;

assign data_readRegA[16] = \data_readRegA[16]~output_o ;

assign data_readRegA[17] = \data_readRegA[17]~output_o ;

assign data_readRegA[18] = \data_readRegA[18]~output_o ;

assign data_readRegA[19] = \data_readRegA[19]~output_o ;

assign data_readRegA[20] = \data_readRegA[20]~output_o ;

assign data_readRegA[21] = \data_readRegA[21]~output_o ;

assign data_readRegA[22] = \data_readRegA[22]~output_o ;

assign data_readRegA[23] = \data_readRegA[23]~output_o ;

assign data_readRegA[24] = \data_readRegA[24]~output_o ;

assign data_readRegA[25] = \data_readRegA[25]~output_o ;

assign data_readRegA[26] = \data_readRegA[26]~output_o ;

assign data_readRegA[27] = \data_readRegA[27]~output_o ;

assign data_readRegA[28] = \data_readRegA[28]~output_o ;

assign data_readRegA[29] = \data_readRegA[29]~output_o ;

assign data_readRegA[30] = \data_readRegA[30]~output_o ;

assign data_readRegA[31] = \data_readRegA[31]~output_o ;

assign data_readRegB[0] = \data_readRegB[0]~output_o ;

assign data_readRegB[1] = \data_readRegB[1]~output_o ;

assign data_readRegB[2] = \data_readRegB[2]~output_o ;

assign data_readRegB[3] = \data_readRegB[3]~output_o ;

assign data_readRegB[4] = \data_readRegB[4]~output_o ;

assign data_readRegB[5] = \data_readRegB[5]~output_o ;

assign data_readRegB[6] = \data_readRegB[6]~output_o ;

assign data_readRegB[7] = \data_readRegB[7]~output_o ;

assign data_readRegB[8] = \data_readRegB[8]~output_o ;

assign data_readRegB[9] = \data_readRegB[9]~output_o ;

assign data_readRegB[10] = \data_readRegB[10]~output_o ;

assign data_readRegB[11] = \data_readRegB[11]~output_o ;

assign data_readRegB[12] = \data_readRegB[12]~output_o ;

assign data_readRegB[13] = \data_readRegB[13]~output_o ;

assign data_readRegB[14] = \data_readRegB[14]~output_o ;

assign data_readRegB[15] = \data_readRegB[15]~output_o ;

assign data_readRegB[16] = \data_readRegB[16]~output_o ;

assign data_readRegB[17] = \data_readRegB[17]~output_o ;

assign data_readRegB[18] = \data_readRegB[18]~output_o ;

assign data_readRegB[19] = \data_readRegB[19]~output_o ;

assign data_readRegB[20] = \data_readRegB[20]~output_o ;

assign data_readRegB[21] = \data_readRegB[21]~output_o ;

assign data_readRegB[22] = \data_readRegB[22]~output_o ;

assign data_readRegB[23] = \data_readRegB[23]~output_o ;

assign data_readRegB[24] = \data_readRegB[24]~output_o ;

assign data_readRegB[25] = \data_readRegB[25]~output_o ;

assign data_readRegB[26] = \data_readRegB[26]~output_o ;

assign data_readRegB[27] = \data_readRegB[27]~output_o ;

assign data_readRegB[28] = \data_readRegB[28]~output_o ;

assign data_readRegB[29] = \data_readRegB[29]~output_o ;

assign data_readRegB[30] = \data_readRegB[30]~output_o ;

assign data_readRegB[31] = \data_readRegB[31]~output_o ;

assign data_result[0] = \data_result[0]~output_o ;

assign data_result[1] = \data_result[1]~output_o ;

assign data_result[2] = \data_result[2]~output_o ;

assign data_result[3] = \data_result[3]~output_o ;

assign data_result[4] = \data_result[4]~output_o ;

assign data_result[5] = \data_result[5]~output_o ;

assign data_result[6] = \data_result[6]~output_o ;

assign data_result[7] = \data_result[7]~output_o ;

assign data_result[8] = \data_result[8]~output_o ;

assign data_result[9] = \data_result[9]~output_o ;

assign data_result[10] = \data_result[10]~output_o ;

assign data_result[11] = \data_result[11]~output_o ;

assign data_result[12] = \data_result[12]~output_o ;

assign data_result[13] = \data_result[13]~output_o ;

assign data_result[14] = \data_result[14]~output_o ;

assign data_result[15] = \data_result[15]~output_o ;

assign data_result[16] = \data_result[16]~output_o ;

assign data_result[17] = \data_result[17]~output_o ;

assign data_result[18] = \data_result[18]~output_o ;

assign data_result[19] = \data_result[19]~output_o ;

assign data_result[20] = \data_result[20]~output_o ;

assign data_result[21] = \data_result[21]~output_o ;

assign data_result[22] = \data_result[22]~output_o ;

assign data_result[23] = \data_result[23]~output_o ;

assign data_result[24] = \data_result[24]~output_o ;

assign data_result[25] = \data_result[25]~output_o ;

assign data_result[26] = \data_result[26]~output_o ;

assign data_result[27] = \data_result[27]~output_o ;

assign data_result[28] = \data_result[28]~output_o ;

assign data_result[29] = \data_result[29]~output_o ;

assign data_result[30] = \data_result[30]~output_o ;

assign data_result[31] = \data_result[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
