# aclk {FREQ_HZ 100000000 CLK_DOMAIN u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0_pl_clk0 PHASE 0.000}
# Clock Domain: u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0_pl_clk0
create_clock -name aclk -period 10.000 [get_ports aclk]
# Generated clocks
