INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/University work/Acedamic/Sem5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/University work/Acedamic/Sem5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/BUS_MULTIPLEXER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS_MULTIPLEXER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/University work/Acedamic/Sem5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/University work/Acedamic/Sem5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/University work/Acedamic/Sem5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GENERAL_PURPOSE_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GENERAL_PURPOSE_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/University work/Acedamic/Sem5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAT_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/University work/Acedamic/Sem5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/University work/Acedamic/Sem5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROCESSOR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/University work/Acedamic/Sem5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REGISTER_SELECTOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_SELECTOR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/University work/Acedamic/Sem5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REG_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/University work/Acedamic/Sem5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/University work/Acedamic/Sem5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/University work/Acedamic/Sem5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/iram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/University work/Acedamic/Sem5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAIN_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/University work/Acedamic/Sem5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDDR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/University work/Acedamic/Sem5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROCESSOR_TB
