#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Apr 27 10:02:28 2023
# Process ID: 130718
# Current directory: /home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us
# Command line: vivado -mode tcl -source run_dfx.tcl -notrace
# Log file: /home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/vivado.log
# Journal file: /home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/vivado.jou
# Running On: tesla, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 8, Host memory: 50450 MB
#-----------------------------------------------------------
source run_dfx.tcl -notrace
Setting TCL dir to ./Tcl_HD
INFO: Found part matching xcku040-ffva1156-2-e

#HD: List of modules to be synthesized:
| ------------ | ------------ | ---------- | --------------------------- |
| Module       | Module Name  | Top Level  | Options                     |
| ------------ | ------------ | ---------- | --------------------------- |
| Static       | top          | 1          | -flatten_hierarchy rebuilt  |
| ------------ | ------------ | ---------- | --------------------------- |
| count_up     | count        | 0          | -flatten_hierarchy rebuilt  |
| ------------ | ------------ | ---------- | --------------------------- |
| count_down   | count        | 0          | -flatten_hierarchy rebuilt  |
| ------------ | ------------ | ---------- | --------------------------- |
| shift_right  | shift        | 0          | -flatten_hierarchy rebuilt  |
| ------------ | ------------ | ---------- | --------------------------- |
| shift_left   | shift        | 0          | -flatten_hierarchy rebuilt  |
| ------------ | ------------ | ---------- | --------------------------- |


#HD: List of Configurations to be implemented:
| -------------------------------------- | ----------------------- | ------------- | ---------- | ---------------- |
| Configuration                          | Reconfig Modules        | Static State  | pr_verify  | write_bitstream  |
| -------------------------------------- | ----------------------- | ------------- | ---------- | ---------------- |
| Config_shift_right_count_up_implement  | shift_right(implement)  | implement     | 1          | 1                |
| -------------------------------------- | ----------------------- | ------------- | ---------- | ---------------- |
|                                        | count_up(implement)     |               |            |                  |
| -------------------------------------- | ----------------------- | ------------- | ---------- | ---------------- |
| Config_shift_left_count_down_import    | shift_left(implement)   | import        | 1          | 1                |
| -------------------------------------- | ----------------------- | ------------- | ---------- | ---------------- |
|                                        | count_down(implement)   |               |            |                  |
| -------------------------------------- | ----------------------- | ------------- | ---------- | ---------------- |



#HD: Running synthesis for block Static
	Writing results to: ./Synth/Static
	Info: No XDC file specified for Static
	Running synth_design
Command: synth_design -mode default -flatten_hierarchy rebuilt -top top -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 130756
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'clkin1', assumed default net type 'wire' [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/top/clocks.v:47]
INFO: [Synth 8-11241] undeclared symbol 'LOCKED', assumed default net type 'wire' [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/top/clocks.v:130]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2142.414 ; gain = 386.641 ; free physical = 13190 ; free virtual = 35165
Synthesis current peak Physical Memory [PSS] (MB): peak = 1732.380; parent = 1473.926; children = 258.454
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3109.676; parent = 2142.418; children = 967.258
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/top/top.v:58]
INFO: [Synth 8-6157] synthesizing module 'clocks' [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/top/clocks.v:35]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71834]
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71834]
INFO: [Synth 8-6157] synthesizing module 'MMCM_ADV' [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:80584]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 12.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_ADV' (0#1) [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:80584]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clocks' (0#1) [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/top/clocks.v:35]
INFO: [Synth 8-6157] synthesizing module 'shift' [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/top/top.v:118]
INFO: [Synth 8-6155] done synthesizing module 'shift' (0#1) [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/top/top.v:118]
INFO: [Synth 8-6157] synthesizing module 'count' [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/top/top.v:126]
INFO: [Synth 8-6155] done synthesizing module 'count' (0#1) [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/top/top.v:126]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/top/top.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2209.383 ; gain = 453.609 ; free physical = 13284 ; free virtual = 35259
Synthesis current peak Physical Memory [PSS] (MB): peak = 1732.380; parent = 1473.926; children = 258.454
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.645; parent = 2209.387; children = 967.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2227.195 ; gain = 471.422 ; free physical = 13278 ; free virtual = 35253
Synthesis current peak Physical Memory [PSS] (MB): peak = 1732.380; parent = 1473.926; children = 258.454
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3194.457; parent = 2227.199; children = 967.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.105 ; gain = 488.332 ; free physical = 13278 ; free virtual = 35253
Synthesis current peak Physical Memory [PSS] (MB): peak = 1732.380; parent = 1473.926; children = 258.454
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3211.367; parent = 2244.109; children = 967.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2244.105 ; gain = 488.332 ; free physical = 13262 ; free virtual = 35238
Synthesis current peak Physical Memory [PSS] (MB): peak = 1732.380; parent = 1473.926; children = 258.454
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3211.367; parent = 2244.109; children = 967.258
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2629.754 ; gain = 873.980 ; free physical = 12750 ; free virtual = 34728
Synthesis current peak Physical Memory [PSS] (MB): peak = 2210.927; parent = 1953.143; children = 258.454
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3597.016; parent = 2629.758; children = 967.258
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2632.723 ; gain = 876.949 ; free physical = 12750 ; free virtual = 34728
Synthesis current peak Physical Memory [PSS] (MB): peak = 2213.739; parent = 1955.955; children = 258.454
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3599.984; parent = 2632.727; children = 967.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2640.730 ; gain = 884.957 ; free physical = 12747 ; free virtual = 34725
Synthesis current peak Physical Memory [PSS] (MB): peak = 2214.263; parent = 1956.479; children = 258.454
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3607.992; parent = 2640.734; children = 967.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2640.730 ; gain = 884.957 ; free physical = 12741 ; free virtual = 34720
Synthesis current peak Physical Memory [PSS] (MB): peak = 2214.470; parent = 1956.686; children = 258.454
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3607.992; parent = 2640.734; children = 967.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2640.730 ; gain = 884.957 ; free physical = 12741 ; free virtual = 34720
Synthesis current peak Physical Memory [PSS] (MB): peak = 2214.501; parent = 1956.717; children = 258.454
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3607.992; parent = 2640.734; children = 967.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2640.730 ; gain = 884.957 ; free physical = 12740 ; free virtual = 34718
Synthesis current peak Physical Memory [PSS] (MB): peak = 2214.579; parent = 1956.795; children = 258.454
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3607.992; parent = 2640.734; children = 967.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2640.730 ; gain = 884.957 ; free physical = 12740 ; free virtual = 34718
Synthesis current peak Physical Memory [PSS] (MB): peak = 2214.595; parent = 1956.811; children = 258.454
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3607.992; parent = 2640.734; children = 967.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2640.730 ; gain = 884.957 ; free physical = 12740 ; free virtual = 34718
Synthesis current peak Physical Memory [PSS] (MB): peak = 2214.595; parent = 1956.811; children = 258.454
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3607.992; parent = 2640.734; children = 967.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2640.730 ; gain = 884.957 ; free physical = 12739 ; free virtual = 34717
Synthesis current peak Physical Memory [PSS] (MB): peak = 2214.610; parent = 1956.826; children = 258.454
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3607.992; parent = 2640.734; children = 967.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |shift         |         1|
|2     |count         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |count    |     1|
|2     |shift    |     1|
|3     |BUFG     |     2|
|4     |CARRY8   |     5|
|5     |LUT1     |     1|
|6     |MMCM_ADV |     1|
|7     |FDRE     |    35|
|8     |IBUF     |     1|
|9     |IBUFGDS  |     1|
|10    |OBUF     |     8|
+------+---------+------+

Report Instance Areas: 
+------+------------+-------+------+
|      |Instance    |Module |Cells |
+------+------------+-------+------+
|1     |top         |       |    62|
|2     |  U0_clocks |clocks |     4|
+------+------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2640.730 ; gain = 884.957 ; free physical = 12739 ; free virtual = 34717
Synthesis current peak Physical Memory [PSS] (MB): peak = 2214.642; parent = 1956.857; children = 258.454
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3607.992; parent = 2640.734; children = 967.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2640.730 ; gain = 884.957 ; free physical = 12746 ; free virtual = 34724
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2640.738 ; gain = 884.957 ; free physical = 12746 ; free virtual = 34724
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.699 ; gain = 0.000 ; free physical = 12841 ; free virtual = 34819
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'count' instantiated as 'inst_count' [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/top/top.v:97]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shift' instantiated as 'inst_shift' [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/top/top.v:89]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2691.324 ; gain = 0.000 ; free physical = 12787 ; free virtual = 34765
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  MMCM_ADV => MMCME3_ADV: 1 instance 

Synth Design complete, checksum: 3035fc7d
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2691.324 ; gain = 967.371 ; free physical = 12989 ; free virtual = 34967
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Synth/Static/top_synth.dcp' has been generated.
#HD: Synthesis of module Static complete

#HD: Running synthesis for block count_up
	Writing results to: ./Synth/count_up
	Info: No XDC file specified for count_up
	Running synth_design
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top count -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2816.230 ; gain = 68.875 ; free physical = 12616 ; free virtual = 34587
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3818.426; parent = 2816.234; children = 1002.191
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'count' [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/count_up/count_up.v:23]
INFO: [Synth 8-6155] done synthesizing module 'count' (0#1) [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/count_up/count_up.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2883.199 ; gain = 135.844 ; free physical = 12707 ; free virtual = 34679
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3885.395; parent = 2883.203; children = 1002.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.043 ; gain = 150.688 ; free physical = 12707 ; free virtual = 34679
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3900.238; parent = 2898.047; children = 1002.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.047 ; gain = 158.691 ; free physical = 12707 ; free virtual = 34678
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3908.242; parent = 2906.051; children = 1002.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2914.055 ; gain = 166.699 ; free physical = 12697 ; free virtual = 34669
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3916.250; parent = 2914.059; children = 1002.191
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2930.070 ; gain = 182.715 ; free physical = 12701 ; free virtual = 34676
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3932.266; parent = 2930.074; children = 1002.191
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2930.070 ; gain = 182.715 ; free physical = 12699 ; free virtual = 34673
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3932.266; parent = 2930.074; children = 1002.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2930.070 ; gain = 182.715 ; free physical = 12696 ; free virtual = 34670
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3932.266; parent = 2930.074; children = 1002.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2930.070 ; gain = 182.715 ; free physical = 12709 ; free virtual = 34683
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3932.266; parent = 2930.074; children = 1002.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2930.070 ; gain = 182.715 ; free physical = 12709 ; free virtual = 34683
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3932.266; parent = 2930.074; children = 1002.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2930.070 ; gain = 182.715 ; free physical = 12709 ; free virtual = 34683
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3932.266; parent = 2930.074; children = 1002.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2930.070 ; gain = 182.715 ; free physical = 12709 ; free virtual = 34683
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3932.266; parent = 2930.074; children = 1002.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2930.070 ; gain = 182.715 ; free physical = 12709 ; free virtual = 34683
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3932.266; parent = 2930.074; children = 1002.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2930.070 ; gain = 182.715 ; free physical = 12709 ; free virtual = 34683
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3932.266; parent = 2930.074; children = 1002.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     4|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |     1|
|6     |LUT5   |     1|
|7     |LUT6   |     4|
|8     |FDRE   |    29|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2930.070 ; gain = 182.715 ; free physical = 12709 ; free virtual = 34683
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3932.266; parent = 2930.074; children = 1002.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2930.070 ; gain = 182.715 ; free physical = 12715 ; free virtual = 34690
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2930.078 ; gain = 182.715 ; free physical = 12715 ; free virtual = 34690
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.078 ; gain = 0.000 ; free physical = 12707 ; free virtual = 34682
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.039 ; gain = 0.000 ; free physical = 12772 ; free virtual = 34747
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 24537fda
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2933.039 ; gain = 185.688 ; free physical = 12983 ; free virtual = 34958
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Synth/count_up/count_synth.dcp' has been generated.
#HD: Synthesis of module count_up complete

#HD: Running synthesis for block count_down
	Writing results to: ./Synth/count_down
	Info: No XDC file specified for count_down
	Running synth_design
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top count -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3047.691 ; gain = 0.000 ; free physical = 12508 ; free virtual = 34483
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3979.828; parent = 2971.625; children = 1008.203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'count' [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/count_down/count_down.v:23]
INFO: [Synth 8-6155] done synthesizing module 'count' (0#1) [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/count_down/count_down.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3047.691 ; gain = 0.000 ; free physical = 12596 ; free virtual = 34571
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4046.797; parent = 3038.594; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3056.402 ; gain = 8.711 ; free physical = 12598 ; free virtual = 34572
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4064.609; parent = 3056.406; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3056.402 ; gain = 8.711 ; free physical = 12598 ; free virtual = 34572
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4064.609; parent = 3056.406; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3056.402 ; gain = 8.711 ; free physical = 12589 ; free virtual = 34561
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4064.609; parent = 3056.406; children = 1008.203
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3072.418 ; gain = 24.727 ; free physical = 12590 ; free virtual = 34565
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.625; parent = 3072.422; children = 1008.203
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3072.418 ; gain = 24.727 ; free physical = 12588 ; free virtual = 34562
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.625; parent = 3072.422; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3072.418 ; gain = 24.727 ; free physical = 12584 ; free virtual = 34559
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.625; parent = 3072.422; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3072.418 ; gain = 24.727 ; free physical = 12606 ; free virtual = 34580
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.625; parent = 3072.422; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3072.418 ; gain = 24.727 ; free physical = 12606 ; free virtual = 34580
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.625; parent = 3072.422; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3072.418 ; gain = 24.727 ; free physical = 12606 ; free virtual = 34580
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.625; parent = 3072.422; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3072.418 ; gain = 24.727 ; free physical = 12606 ; free virtual = 34580
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.625; parent = 3072.422; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3072.418 ; gain = 24.727 ; free physical = 12606 ; free virtual = 34580
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.625; parent = 3072.422; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3072.418 ; gain = 24.727 ; free physical = 12606 ; free virtual = 34580
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.625; parent = 3072.422; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     4|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |     1|
|6     |LUT5   |     1|
|7     |LUT6   |     4|
|8     |FDRE   |    25|
|9     |FDSE   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3072.418 ; gain = 24.727 ; free physical = 12606 ; free virtual = 34580
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.625; parent = 3072.422; children = 1008.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3072.418 ; gain = 24.727 ; free physical = 12611 ; free virtual = 34585
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3072.426 ; gain = 24.727 ; free physical = 12611 ; free virtual = 34585
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3072.426 ; gain = 0.000 ; free physical = 12602 ; free virtual = 34577
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3087.262 ; gain = 0.000 ; free physical = 12667 ; free virtual = 34642
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d903f398
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3087.262 ; gain = 39.570 ; free physical = 12877 ; free virtual = 34852
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Synth/count_down/count_synth.dcp' has been generated.
#HD: Synthesis of module count_down complete

#HD: Running synthesis for block shift_right
	Writing results to: ./Synth/shift_right
	Info: No XDC file specified for shift_right
	Running synth_design
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top shift -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3175.305 ; gain = 0.000 ; free physical = 12511 ; free virtual = 34482
Synthesis current peak Physical Memory [PSS] (MB): peak = 2478.057; parent = 2219.723; children = 258.334
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.469; parent = 3095.270; children = 1008.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift' [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/shift_right/shift_right.v:24]
INFO: [Synth 8-6157] synthesizing module 'RAMB36' [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:129335]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_01 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_02 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_03 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_04 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_05 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_06 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_07 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_08 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_09 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_0A bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_0B bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_0C bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_0D bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_0E bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_0F bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_10 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_11 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_12 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_13 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_14 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_15 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_16 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_17 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_18 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_19 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_1A bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_1B bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_1C bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_1D bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_1E bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_1F bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_20 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_21 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_22 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_23 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_24 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_25 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_26 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_27 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_28 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_29 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_2A bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_2B bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_2C bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_2D bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_2E bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_2F bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_30 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_31 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_32 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_33 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_34 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_35 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_36 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_37 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_38 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_39 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_3A bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_3B bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_3C bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_3D bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_3E bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_3F bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_40 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_41 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_42 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_43 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_44 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_45 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_46 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_47 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_48 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_49 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_4A bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_4B bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_4C bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_4D bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_4E bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_4F bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_50 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_51 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_52 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_53 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_54 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_55 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_56 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_57 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_58 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_59 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_5A bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_5B bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_5C bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_5D bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_5E bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_5F bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_60 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_61 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_62 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_63 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_64 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_65 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_66 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_67 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_68 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_69 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_6A bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_6B bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_6C bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_6D bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_6E bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_6F bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_70 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_71 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_72 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_73 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_74 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_75 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_76 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_77 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_78 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_79 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_7A bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_7B bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_7C bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_7D bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_7E bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_7F bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB36' (0#1) [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:129335]
WARNING: [Synth 8-689] width (4) of port connection 'DOA' does not match port width (32) of module 'RAMB36' [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/shift_right/shift_right.v:206]
INFO: [Synth 8-6155] done synthesizing module 'shift' (0#1) [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/shift_right/shift_right.v:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3175.305 ; gain = 0.000 ; free physical = 12538 ; free virtual = 34509
Synthesis current peak Physical Memory [PSS] (MB): peak = 2478.057; parent = 2219.723; children = 258.334
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.469; parent = 3095.270; children = 1008.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3175.305 ; gain = 0.000 ; free physical = 12541 ; free virtual = 34512
Synthesis current peak Physical Memory [PSS] (MB): peak = 2478.057; parent = 2219.723; children = 258.334
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.469; parent = 3095.270; children = 1008.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3175.305 ; gain = 0.000 ; free physical = 12541 ; free virtual = 34512
Synthesis current peak Physical Memory [PSS] (MB): peak = 2478.057; parent = 2219.723; children = 258.334
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.469; parent = 3095.270; children = 1008.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3175.305 ; gain = 0.000 ; free physical = 12540 ; free virtual = 34512
Synthesis current peak Physical Memory [PSS] (MB): peak = 2478.057; parent = 2219.723; children = 258.334
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.469; parent = 3095.270; children = 1008.199
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3175.305 ; gain = 0.000 ; free physical = 12537 ; free virtual = 34511
Synthesis current peak Physical Memory [PSS] (MB): peak = 2478.057; parent = 2219.723; children = 258.334
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.469; parent = 3095.270; children = 1008.199
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3175.305 ; gain = 0.000 ; free physical = 12537 ; free virtual = 34511
Synthesis current peak Physical Memory [PSS] (MB): peak = 2478.057; parent = 2219.723; children = 258.334
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.469; parent = 3095.270; children = 1008.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3175.305 ; gain = 0.000 ; free physical = 12537 ; free virtual = 34511
Synthesis current peak Physical Memory [PSS] (MB): peak = 2478.057; parent = 2219.723; children = 258.334
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.469; parent = 3095.270; children = 1008.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3175.305 ; gain = 0.000 ; free physical = 12596 ; free virtual = 34571
Synthesis current peak Physical Memory [PSS] (MB): peak = 2478.057; parent = 2219.723; children = 258.334
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.469; parent = 3095.270; children = 1008.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3175.305 ; gain = 0.000 ; free physical = 12596 ; free virtual = 34571
Synthesis current peak Physical Memory [PSS] (MB): peak = 2478.057; parent = 2219.723; children = 258.334
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.469; parent = 3095.270; children = 1008.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3175.305 ; gain = 0.000 ; free physical = 12596 ; free virtual = 34571
Synthesis current peak Physical Memory [PSS] (MB): peak = 2478.057; parent = 2219.723; children = 258.334
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.469; parent = 3095.270; children = 1008.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3175.305 ; gain = 0.000 ; free physical = 12596 ; free virtual = 34571
Synthesis current peak Physical Memory [PSS] (MB): peak = 2478.057; parent = 2219.723; children = 258.334
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.469; parent = 3095.270; children = 1008.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3175.305 ; gain = 0.000 ; free physical = 12596 ; free virtual = 34571
Synthesis current peak Physical Memory [PSS] (MB): peak = 2478.057; parent = 2219.723; children = 258.334
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.469; parent = 3095.270; children = 1008.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3175.305 ; gain = 0.000 ; free physical = 12596 ; free virtual = 34571
Synthesis current peak Physical Memory [PSS] (MB): peak = 2478.057; parent = 2219.723; children = 258.334
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.469; parent = 3095.270; children = 1008.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     1|
|2     |RAMB36 |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3175.305 ; gain = 0.000 ; free physical = 12596 ; free virtual = 34571
Synthesis current peak Physical Memory [PSS] (MB): peak = 2478.057; parent = 2219.723; children = 258.334
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.469; parent = 3095.270; children = 1008.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3175.305 ; gain = 0.000 ; free physical = 12596 ; free virtual = 34571
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3175.305 ; gain = 0.000 ; free physical = 12596 ; free virtual = 34571
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.305 ; gain = 0.000 ; free physical = 12588 ; free virtual = 34563
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.305 ; gain = 0.000 ; free physical = 12654 ; free virtual = 34628
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAMB36 => RAMB36E2: 1 instance 

Synth Design complete, checksum: 492d2a8b
INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3175.305 ; gain = 0.000 ; free physical = 12861 ; free virtual = 34835
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Synth/shift_right/shift_synth.dcp' has been generated.
#HD: Synthesis of module shift_right complete

#HD: Running synthesis for block shift_left
	Writing results to: ./Synth/shift_left
	Info: No XDC file specified for shift_left
	Running synth_design
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top shift -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3186.277 ; gain = 0.000 ; free physical = 12488 ; free virtual = 34460
Synthesis current peak Physical Memory [PSS] (MB): peak = 2481.855; parent = 2224.030; children = 257.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.445; parent = 3106.242; children = 1008.203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift' [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/shift_left/shift_left.v:23]
INFO: [Synth 8-6157] synthesizing module 'RAMB36' [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:129335]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_01 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_02 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_03 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_04 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_05 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_06 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_07 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_08 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_09 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_0A bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_0B bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_0C bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_0D bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_0E bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_0F bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_10 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_11 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_12 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_13 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_14 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_15 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_16 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_17 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_18 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_19 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_1A bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_1B bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_1C bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_1D bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_1E bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_1F bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_20 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_21 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_22 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_23 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_24 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_25 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_26 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_27 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_28 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_29 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_2A bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_2B bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_2C bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_2D bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_2E bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_2F bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_30 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_31 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_32 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_33 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_34 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_35 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_36 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_37 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_38 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_39 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_3A bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_3B bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_3C bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_3D bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_3E bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_3F bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_40 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_41 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_42 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_43 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_44 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_45 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_46 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_47 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_48 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_49 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_4A bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_4B bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_4C bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_4D bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_4E bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_4F bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_50 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_51 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_52 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_53 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_54 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_55 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_56 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_57 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_58 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_59 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_5A bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_5B bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_5C bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_5D bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_5E bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_5F bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_60 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_61 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_62 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_63 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_64 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_65 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_66 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_67 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_68 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_69 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_6A bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_6B bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_6C bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_6D bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_6E bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_6F bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_70 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_71 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_72 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_73 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_74 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_75 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_76 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_77 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_78 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_79 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_7A bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_7B bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_7C bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_7D bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_7E bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_7F bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB36' (0#1) [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:129335]
WARNING: [Synth 8-689] width (4) of port connection 'DOA' does not match port width (32) of module 'RAMB36' [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/shift_left/shift_left.v:336]
INFO: [Synth 8-6155] done synthesizing module 'shift' (0#1) [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/shift_left/shift_left.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3186.277 ; gain = 0.000 ; free physical = 12578 ; free virtual = 34549
Synthesis current peak Physical Memory [PSS] (MB): peak = 2481.855; parent = 2224.030; children = 257.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.445; parent = 3106.242; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3186.277 ; gain = 0.000 ; free physical = 12578 ; free virtual = 34549
Synthesis current peak Physical Memory [PSS] (MB): peak = 2481.855; parent = 2224.030; children = 257.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.445; parent = 3106.242; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3186.277 ; gain = 0.000 ; free physical = 12578 ; free virtual = 34549
Synthesis current peak Physical Memory [PSS] (MB): peak = 2481.855; parent = 2224.030; children = 257.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.445; parent = 3106.242; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3186.277 ; gain = 0.000 ; free physical = 12577 ; free virtual = 34549
Synthesis current peak Physical Memory [PSS] (MB): peak = 2481.855; parent = 2224.030; children = 257.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.445; parent = 3106.242; children = 1008.203
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3186.277 ; gain = 0.000 ; free physical = 12574 ; free virtual = 34548
Synthesis current peak Physical Memory [PSS] (MB): peak = 2481.855; parent = 2224.030; children = 257.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.445; parent = 3106.242; children = 1008.203
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3186.277 ; gain = 0.000 ; free physical = 12574 ; free virtual = 34548
Synthesis current peak Physical Memory [PSS] (MB): peak = 2481.855; parent = 2224.030; children = 257.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.445; parent = 3106.242; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3186.277 ; gain = 0.000 ; free physical = 12574 ; free virtual = 34548
Synthesis current peak Physical Memory [PSS] (MB): peak = 2481.855; parent = 2224.030; children = 257.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.445; parent = 3106.242; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3186.277 ; gain = 0.000 ; free physical = 12596 ; free virtual = 34571
Synthesis current peak Physical Memory [PSS] (MB): peak = 2481.855; parent = 2224.030; children = 257.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.445; parent = 3106.242; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3186.277 ; gain = 0.000 ; free physical = 12596 ; free virtual = 34571
Synthesis current peak Physical Memory [PSS] (MB): peak = 2481.855; parent = 2224.030; children = 257.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.445; parent = 3106.242; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3186.277 ; gain = 0.000 ; free physical = 12596 ; free virtual = 34571
Synthesis current peak Physical Memory [PSS] (MB): peak = 2481.855; parent = 2224.030; children = 257.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.445; parent = 3106.242; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3186.277 ; gain = 0.000 ; free physical = 12596 ; free virtual = 34571
Synthesis current peak Physical Memory [PSS] (MB): peak = 2481.855; parent = 2224.030; children = 257.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.445; parent = 3106.242; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3186.277 ; gain = 0.000 ; free physical = 12595 ; free virtual = 34570
Synthesis current peak Physical Memory [PSS] (MB): peak = 2481.855; parent = 2224.030; children = 257.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.445; parent = 3106.242; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3186.277 ; gain = 0.000 ; free physical = 12596 ; free virtual = 34570
Synthesis current peak Physical Memory [PSS] (MB): peak = 2481.855; parent = 2224.030; children = 257.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.445; parent = 3106.242; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     1|
|2     |RAMB36 |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3186.277 ; gain = 0.000 ; free physical = 12596 ; free virtual = 34570
Synthesis current peak Physical Memory [PSS] (MB): peak = 2481.855; parent = 2224.030; children = 257.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.445; parent = 3106.242; children = 1008.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3186.277 ; gain = 0.000 ; free physical = 12602 ; free virtual = 34576
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3186.277 ; gain = 0.000 ; free physical = 12602 ; free virtual = 34576
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.277 ; gain = 0.000 ; free physical = 12594 ; free virtual = 34568
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.277 ; gain = 0.000 ; free physical = 12664 ; free virtual = 34638
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAMB36 => RAMB36E2: 1 instance 

Synth Design complete, checksum: 492d2a8b
INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 7 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3186.277 ; gain = 0.000 ; free physical = 12859 ; free virtual = 34834
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Synth/shift_left/shift_synth.dcp' has been generated.
#HD: Synthesis of module shift_left complete

#HD: Running implementation Config_shift_right_count_up_implement
	Writing results to: ./Implement/Config_shift_right_count_up_implement
	Writing reports to: ./Implement/Config_shift_right_count_up_implement/reports
	#HD: Adding 'dcp' file ./Synth/Static/top_synth.dcp for top
	#HD: Adding 'xdc' file ./Sources/xdc/top_kcu105.xdc
	Adding file ./Synth/shift_right/shift_synth.dcp for inst_shift (shift_right) [Thu Apr 27 10:03:31 2023]
	Info: No scoped XDC files specified for inst_shift
	Adding file ./Synth/count_up/count_synth.dcp for inst_count (count_up) [Thu Apr 27 10:03:31 2023]
	Info: No scoped XDC files specified for inst_count
	#HD: Running link_design for top [Thu Apr 27 10:03:31 2023]
Command: link_design -mode default -reconfig_partitions {inst_shift inst_count} -part xcku040-ffva1156-2-e -top top
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Synth/count_up/count_synth.dcp' for cell 'inst_count'
INFO: [Project 1-454] Reading design checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Synth/shift_right/shift_synth.dcp' for cell 'inst_shift'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3207.156 ; gain = 0.000 ; free physical = 12908 ; free virtual = 34883
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/xdc/top_kcu105.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/xdc/top_kcu105.xdc:37]
Finished Parsing XDC File [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/xdc/top_kcu105.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3207.156 ; gain = 0.000 ; free physical = 12682 ; free virtual = 34711
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

104 Infos, 7 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
	#HD: Completed link_design
	##########################
	Writing post-link_design checkpoint: ./Implement/Config_shift_right_count_up_implement/top_link_design.dcp [Thu Apr 27 10:03:32 2023]

INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3207.156 ; gain = 0.000 ; free physical = 12672 ; free virtual = 34703
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Implement/Config_shift_right_count_up_implement/top_link_design.dcp' has been generated.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running opt_design for Config_shift_right_count_up_implement
	Writing Results to ./Implement/Config_shift_right_count_up_implement/top_opt_design.log
	opt_design start time: [Thu Apr 27 10:03:32 2023]
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command opt_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 26 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                             11  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                             26  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------


INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3251.836 ; gain = 0.000 ; free physical = 12575 ; free virtual = 34598
INFO: [Common 17-83] Releasing license: Implementation
132 Infos, 7 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
	#HD: Completed: opt_design
	################################
	Writing post-opt_design checkpoint: ./Implement/Config_shift_right_count_up_implement/top_opt_design.dcp [Thu Apr 27 10:03:35 2023]

INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3267.844 ; gain = 8.004 ; free physical = 12566 ; free virtual = 34593
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Implement/Config_shift_right_count_up_implement/top_opt_design.dcp' has been generated.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running place_design for Config_shift_right_count_up_implement
	Writing Results to ./Implement/Config_shift_right_count_up_implement/top_place_design.log
	place_design start time: [Thu Apr 27 10:03:35 2023]
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3283.852 ; gain = 0.000 ; free physical = 12647 ; free virtual = 34655
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3283.852 ; gain = 0.000 ; free physical = 12647 ; free virtual = 34655
WARNING: [Constraints 18-5648] For reconfigurable module inst_shift, the top/bottom edges of its PBLOCK pblock_inst_shift are aligned with clock regions. With this type of floorplan, it has limited routability at PBLOCK top/bottom edges due to routing containment requirement. The edge tiles (only listed 10) are CLE_M_X5Y239 CLEL_R_X5Y239 CLEL_R_X6Y239 : . Tool will infer PROHIBIT on those tiles to enhancement routability at the edges of PBLOCK. You may also make the PBLOCK not aligned to clock region at top/bottom edges as a solution. Please refer 'Design Consideration' in UG909 for guidelines. 
WARNING: [Constraints 18-5648] For reconfigurable module inst_count, the top/bottom edges of its PBLOCK pblock_inst_count are aligned with clock regions. With this type of floorplan, it has limited routability at PBLOCK top/bottom edges due to routing containment requirement. The edge tiles (only listed 10) are CLE_M_X1Y240 CLEL_R_X1Y240 CLEL_R_X2Y240 CLE_M_X3Y240 : . Tool will infer PROHIBIT on those tiles to enhancement routability at the edges of PBLOCK. You may also make the PBLOCK not aligned to clock region at top/bottom edges as a solution. Please refer 'Design Consideration' in UG909 for guidelines. 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3881.707 ; gain = 0.000 ; free physical = 11669 ; free virtual = 33862

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


INFO: [Timing 38-35] Done setting XDC timing constraints.
Post Placement Optimization Initialization | Checksum: 1d93358ec
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.307 | TNS=0.000 |
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.307. For the most accurate timing information please run report_timing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3881.707 ; gain = 0.000 ; free physical = 11696 ; free virtual = 33891
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3881.707 ; gain = 0.000 ; free physical = 11702 ; free virtual = 33896
INFO: [Common 17-83] Releasing license: Implementation
163 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3881.707 ; gain = 613.863 ; free physical = 11793 ; free virtual = 33987
	#HD: Completed: place_design
	################################
	Writing post-place_design checkpoint: ./Implement/Config_shift_right_count_up_implement/top_place_design.dcp [Thu Apr 27 10:04:00 2023]

INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3881.707 ; gain = 0.000 ; free physical = 11788 ; free virtual = 33985
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Implement/Config_shift_right_count_up_implement/top_place_design.dcp' has been generated.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running phys_opt_design for Config_shift_right_count_up_implement
	Writing Results to ./Implement/Config_shift_right_count_up_implement/top_phys_opt_design.log
	phys_opt_design start time: [Thu Apr 27 10:04:00 2023]
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
170 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
	#HD: Completed: phys_opt_design
	################################
	Writing post-phys_opt_design checkpoint: ./Implement/Config_shift_right_count_up_implement/top_phys_opt_design.dcp [Thu Apr 27 10:04:01 2023]

INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3881.707 ; gain = 0.000 ; free physical = 11753 ; free virtual = 33951
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Implement/Config_shift_right_count_up_implement/top_phys_opt_design.dcp' has been generated.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running route_design for Config_shift_right_count_up_implement
	Writing Results to ./Implement/Config_shift_right_count_up_implement/top_route_design.log
	route_design start time: [Thu Apr 27 10:04:01 2023]
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
INFO: [Route 35-16] Router Completed Successfully
INFO: [Common 17-83] Releasing license: Implementation
185 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:05 . Memory (MB): peak = 3963.723 ; gain = 82.016 ; free physical = 11526 ; free virtual = 33738
	#HD: Completed: route_design
	################################
	Writing post-route_design checkpoint: ./Implement/Config_shift_right_count_up_implement/top_route_design.dcp [Thu Apr 27 10:05:06 2023]

INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3963.723 ; gain = 0.000 ; free physical = 11520 ; free virtual = 33735
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Implement/Config_shift_right_count_up_implement/top_route_design.dcp' has been generated.
	Running report_timing_summary: ./Implement/Config_shift_right_count_up_implement/reports/top_timing_summary.rpt [Thu Apr 27 10:05:07 2023]
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
	Running report_design_stauts: ./Implement/Config_shift_right_count_up_implement/reports/top_design_status.rpt [Thu Apr 27 10:05:07 2023]
Command: debug::report_design_status
PR Design Status: 
 
Static Logic: 
------------------------------------------------------------
   Number of Reconfigurable Modules...............: 2
   Cells Info: 
       Number of Leaf Cells.......................: 54
   Nets Info: 
       Number of Signal Nets......................: 80
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       MMCME3_ADV Usage...........................: 10% (1 of 10)
       PLLE3_ADV Usage............................: 0% (0 of 20)
       BUFGCE/BUFGCTRL Usage......................: 0.625% (2 of 320)
   IO Sites Info: 
       IOBUF Usage................................: 0.02366% (9 of 38027)
       GTHE3_CHANNEL/GTHE3_COMMON Usage...........: 0% (0 of 25)
   Logic Sites Info: 
       RAMB18E2 Usage.............................: 0% (0 of 1178)
       RAMB36E2 Usage.............................: 0% (0 of 589)
       DSP48E2 Usage..............................: 0% (0 of 1910)
       SLICE Usage................................: 0.01660% (5 of 30110)
           LUT Usage..............................: 0.00041% (1 of 240880)
           FF Usage...............................: 0.00726% (35 of 481760)
           Carry8 Usage...........................: 0.01660% (5 of 30110)
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 0
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 0
------------------------------------------------------------
 
Reconfigurable Module: inst_shift
------------------------------------------------------------
   Cells Info: 
       Number of Leaf Cells.......................: 2
   Nets Info: 
       Number of Signal Nets......................: 37
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       MMCME3_ADV Usage...........................: 0% (0 of 0)
       PLLE3_ADV Usage............................: 0% (0 of 0)
       BUFGCE/BUFGCTRL Usage......................: 0% (0 of 0)
   IO Sites Info: 
       IOBUF Usage................................: 0% (0 of 118)
       GTHE3_CHANNEL/GTHE3_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E2 Usage.............................: 0% (0 of 12)
       RAMB36E2 Usage.............................: 16.6666% (1 of 6)
       DSP48E2 Usage..............................: 0% (0 of 0)
       SLICE Usage................................: 1.14942% (1 of 87)
           LUT Usage..............................: 0.14367% (1 of 696)
           FF Usage...............................: 0% (0 of 1392)
           Carry8 Usage...........................: 0% (0 of 87)
   PPLOCs Info:
       Number of PPLOCs...........................: 18
           Number of PPLOCs in INT Tile...........: 17
           Number of PPLOCs in CLK Tile...........: 1
       Number of INT Tiles with PPLOCs............: 12
       Number of INT Tiles in PBLOCK..............: 60
       Average Number of PPLOCs per INT Tile......: 1.41
       Maximum Number of PPLOCs per INT Tile......: 3
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 0
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 0
------------------------------------------------------------
 
Reconfigurable Module: inst_count
------------------------------------------------------------
   Cells Info: 
       Number of Leaf Cells.......................: 43
   Nets Info: 
       Number of Signal Nets......................: 75
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       MMCME3_ADV Usage...........................: 0% (0 of 0)
       PLLE3_ADV Usage............................: 0% (0 of 0)
       BUFGCE/BUFGCTRL Usage......................: 0% (0 of 0)
   IO Sites Info: 
       IOBUF Usage................................: 0% (0 of 139)
       GTHE3_CHANNEL/GTHE3_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E2 Usage.............................: 0% (0 of 10)
       RAMB36E2 Usage.............................: 0% (0 of 5)
       DSP48E2 Usage..............................: 0% (0 of 10)
       SLICE Usage................................: 7.29166% (7 of 96)
           LUT Usage..............................: 1.04166% (8 of 768)
           FF Usage...............................: 1.88802% (29 of 1536)
           Carry8 Usage...........................: 4.16666% (4 of 96)
   PPLOCs Info:
       Number of PPLOCs...........................: 6
           Number of PPLOCs in INT Tile...........: 5
           Number of PPLOCs in CLK Tile...........: 1
       Number of INT Tiles with PPLOCs............: 4
       Number of INT Tiles in PBLOCK..............: 75
       Average Number of PPLOCs per INT Tile......: 1.25
       Maximum Number of PPLOCs per INT Tile......: 2
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 0
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 0
------------------------------------------------------------
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Setup:
	| WNS=8.316 | TNS=0.000 | Failing Endpoints=0 | Total Endpoints=80 |
Hold:
	| WHS=0.065 | THS=0.000 | Failing Endpoints=0 | Total Endpoints=80 |
Pulse Width:
	 | WPWS=0.750 | TPWS=0.000 | Failing Endpoints=0 | Total Endpoints=71 |


	#HD: Running report_drc with ruledeck bitstream_checks.
	Results saved to ./Implement/Config_shift_right_count_up_implement/reports/top_drc_bitstream_checks.rpt
Command: report_drc -ruledeck bitstream_checks -name top -file ./Implement/Config_shift_right_count_up_implement/reports/top_drc_bitstream_checks.rpt
WARNING: [Vivado_Tcl 2-1291] -name option used when not in GUI mode. A DRC tab will not be created, but the results will be stored for use with 'get_drc_violations -name top'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Implement/Config_shift_right_count_up_implement/reports/top_drc_bitstream_checks.rpt.
report_drc completed successfully
	Advisories: 0; Warnings: 1; Critical Warnings: 0; Errors: 0;
Locking instance: inst_shift
Locking Netlist...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3971.727 ; gain = 0.000 ; free physical = 11482 ; free virtual = 33704
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Implement/Config_shift_right_count_up_implement/inst_shift_shift_right_route_design.dcp' has been generated.
	Carving out inst_shift to be a black box [Thu Apr 27 10:05:09 2023]
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell inst_shift. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
Locking instance: inst_count
Locking Netlist...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3971.727 ; gain = 0.000 ; free physical = 11496 ; free virtual = 33720
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Implement/Config_shift_right_count_up_implement/inst_count_count_up_route_design.dcp' has been generated.
	Carving out inst_count to be a black box [Thu Apr 27 10:05:09 2023]
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell inst_count. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
	#HD: Locking top and exporting results [Thu Apr 27 10:05:09 2023]
Locking Netlist...
Locking Placement...
WARNING: [Constraints 18-4434] Global Clock Buffer 'U0_clocks/clkf_buf' is LOCed to site 'BUFGCE_X1Y49'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'U0_clocks/clkout1_buf' is LOCed to site 'BUFGCE_X1Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Locking Routing...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3971.727 ; gain = 0.000 ; free physical = 11488 ; free virtual = 33715
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Implement/Config_shift_right_count_up_implement/top_static.dcp' has been generated.
#HD: Implementation Config_shift_right_count_up_implement complete

#HD: Running implementation Config_shift_left_count_down_import
	Writing results to: ./Implement/Config_shift_left_count_down_import
	Writing reports to: ./Implement/Config_shift_left_count_down_import/reports
	#HD: Adding 'dcp' file ./Checkpoint/top_static.dcp for top
	Adding file ./Synth/shift_left/shift_synth.dcp for inst_shift (shift_left) [Thu Apr 27 10:05:10 2023]
	Info: No scoped XDC files specified for inst_shift
	Adding file ./Synth/count_down/count_synth.dcp for inst_count (count_down) [Thu Apr 27 10:05:10 2023]
	Info: No scoped XDC files specified for inst_count
	#HD: Running link_design for top [Thu Apr 27 10:05:10 2023]
Command: link_design -mode default -reconfig_partitions {inst_shift inst_count} -part xcku040-ffva1156-2-e -top top
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Synth/count_down/count_synth.dcp' for cell 'inst_count'
INFO: [Project 1-454] Reading design checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Synth/shift_left/shift_synth.dcp' for cell 'inst_shift'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3971.727 ; gain = 0.000 ; free physical = 11739 ; free virtual = 33965
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Checkpoint/top_static/top_early.xdc]
Finished Parsing XDC File [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Checkpoint/top_static/top_early.xdc]
Parsing XDC File [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Checkpoint/top_static/top.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/xdc/top_kcu105.xdc:36]
Finished Parsing XDC File [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Checkpoint/top_static/top.xdc]
Parsing XDC File [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Checkpoint/top_static/top_late.xdc]
Finished Parsing XDC File [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Checkpoint/top_static/top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3971.727 ; gain = 0.000 ; free physical = 11724 ; free virtual = 33951
Restored from archive | CPU: 0.040000 secs | Memory: 1.052422 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3971.727 ; gain = 0.000 ; free physical = 11724 ; free virtual = 33951
WARNING: [Constraints 18-4434] Global Clock Buffer 'U0_clocks/clkf_buf' is LOCed to site 'BUFGCE_X1Y49'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'U0_clocks/clkout1_buf' is LOCed to site 'BUFGCE_X1Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3971.727 ; gain = 0.000 ; free physical = 11723 ; free virtual = 33951
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

212 Infos, 14 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
	#HD: Completed link_design
	##########################
	Writing post-link_design checkpoint: ./Implement/Config_shift_left_count_down_import/top_link_design.dcp [Thu Apr 27 10:05:11 2023]

INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3971.727 ; gain = 0.000 ; free physical = 11719 ; free virtual = 33949
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Implement/Config_shift_left_count_down_import/top_link_design.dcp' has been generated.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running opt_design for Config_shift_left_count_down_import
	Writing Results to ./Implement/Config_shift_left_count_down_import/top_opt_design.log
	opt_design start time: [Thu Apr 27 10:05:11 2023]
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command opt_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 31 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 177 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 5 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                             31  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                            177  |
|  BUFG optimization            |               0  |               0  |                                              5  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------


INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3971.727 ; gain = 0.000 ; free physical = 11596 ; free virtual = 33849
INFO: [Common 17-83] Releasing license: Implementation
241 Infos, 14 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
	#HD: Completed: opt_design
	################################
	Writing post-opt_design checkpoint: ./Implement/Config_shift_left_count_down_import/top_opt_design.dcp [Thu Apr 27 10:05:14 2023]

INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3971.727 ; gain = 0.000 ; free physical = 11588 ; free virtual = 33843
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Implement/Config_shift_left_count_down_import/top_opt_design.dcp' has been generated.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running place_design for Config_shift_left_count_down_import
	Writing Results to ./Implement/Config_shift_left_count_down_import/top_place_design.log
	place_design start time: [Thu Apr 27 10:05:14 2023]
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3971.727 ; gain = 0.000 ; free physical = 11523 ; free virtual = 33775
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3971.727 ; gain = 0.000 ; free physical = 11523 ; free virtual = 33775
WARNING: [Constraints 18-5648] For reconfigurable module inst_count, the top/bottom edges of its PBLOCK pblock_inst_count are aligned with clock regions. With this type of floorplan, it has limited routability at PBLOCK top/bottom edges due to routing containment requirement. The edge tiles (only listed 10) are CLE_M_X1Y240 CLEL_R_X1Y240 CLEL_R_X2Y240 CLE_M_X3Y240 : . Tool will infer PROHIBIT on those tiles to enhancement routability at the edges of PBLOCK. You may also make the PBLOCK not aligned to clock region at top/bottom edges as a solution. Please refer 'Design Consideration' in UG909 for guidelines. 
WARNING: [Constraints 18-5648] For reconfigurable module inst_shift, the top/bottom edges of its PBLOCK pblock_inst_shift are aligned with clock regions. With this type of floorplan, it has limited routability at PBLOCK top/bottom edges due to routing containment requirement. The edge tiles (only listed 10) are CLE_M_X5Y239 CLEL_R_X5Y239 CLEL_R_X6Y239 : . Tool will infer PROHIBIT on those tiles to enhancement routability at the edges of PBLOCK. You may also make the PBLOCK not aligned to clock region at top/bottom edges as a solution. Please refer 'Design Consideration' in UG909 for guidelines. 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3979.730 ; gain = 0.000 ; free physical = 11399 ; free virtual = 33654

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


INFO: [Timing 38-35] Done setting XDC timing constraints.
Post Placement Optimization Initialization | Checksum: 173851708
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.212 | TNS=0.000 |
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.212. For the most accurate timing information please run report_timing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3979.730 ; gain = 0.000 ; free physical = 11435 ; free virtual = 33690
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3979.730 ; gain = 0.000 ; free physical = 11442 ; free virtual = 33696
INFO: [Common 17-83] Releasing license: Implementation
272 Infos, 16 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
	#HD: Completed: place_design
	################################
	Writing post-place_design checkpoint: ./Implement/Config_shift_left_count_down_import/top_place_design.dcp [Thu Apr 27 10:05:19 2023]

INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3979.730 ; gain = 0.000 ; free physical = 11529 ; free virtual = 33786
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Implement/Config_shift_left_count_down_import/top_place_design.dcp' has been generated.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running phys_opt_design for Config_shift_left_count_down_import
	Writing Results to ./Implement/Config_shift_left_count_down_import/top_phys_opt_design.log
	phys_opt_design start time: [Thu Apr 27 10:05:19 2023]
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
279 Infos, 16 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
	#HD: Completed: phys_opt_design
	################################
	Writing post-phys_opt_design checkpoint: ./Implement/Config_shift_left_count_down_import/top_phys_opt_design.dcp [Thu Apr 27 10:05:19 2023]

INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3979.730 ; gain = 0.000 ; free physical = 11508 ; free virtual = 33763
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Implement/Config_shift_left_count_down_import/top_phys_opt_design.dcp' has been generated.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running route_design for Config_shift_left_count_down_import
	Writing Results to ./Implement/Config_shift_left_count_down_import/top_route_design.log
	route_design start time: [Thu Apr 27 10:05:20 2023]
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
INFO: [Route 35-16] Router Completed Successfully
INFO: [Common 17-83] Releasing license: Implementation
294 Infos, 16 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:07 . Memory (MB): peak = 4000.582 ; gain = 20.852 ; free physical = 11314 ; free virtual = 33561
	#HD: Completed: route_design
	################################
	Writing post-route_design checkpoint: ./Implement/Config_shift_left_count_down_import/top_route_design.dcp [Thu Apr 27 10:06:26 2023]

INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4000.582 ; gain = 0.000 ; free physical = 11322 ; free virtual = 33571
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Implement/Config_shift_left_count_down_import/top_route_design.dcp' has been generated.
	Running report_timing_summary: ./Implement/Config_shift_left_count_down_import/reports/top_timing_summary.rpt [Thu Apr 27 10:06:27 2023]
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
	Running report_design_stauts: ./Implement/Config_shift_left_count_down_import/reports/top_design_status.rpt [Thu Apr 27 10:06:27 2023]
Command: debug::report_design_status
PR Design Status: 
 
Static Logic: 
------------------------------------------------------------
   Number of Reconfigurable Modules...............: 2
   Cells Info: 
       Number of Leaf Cells.......................: 54
   Nets Info: 
       Number of Signal Nets......................: 80
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       MMCME3_ADV Usage...........................: 10% (1 of 10)
       PLLE3_ADV Usage............................: 0% (0 of 20)
       BUFGCE/BUFGCTRL Usage......................: 0.625% (2 of 320)
   IO Sites Info: 
       IOBUF Usage................................: 0.02366% (9 of 38027)
       GTHE3_CHANNEL/GTHE3_COMMON Usage...........: 0% (0 of 25)
   Logic Sites Info: 
       RAMB18E2 Usage.............................: 0% (0 of 1178)
       RAMB36E2 Usage.............................: 0% (0 of 589)
       DSP48E2 Usage..............................: 0% (0 of 1910)
       SLICE Usage................................: 0.01660% (5 of 30110)
           LUT Usage..............................: 0.00041% (1 of 240880)
           FF Usage...............................: 0.00726% (35 of 481760)
           Carry8 Usage...........................: 0.01660% (5 of 30110)
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 0
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 0
------------------------------------------------------------
 
Reconfigurable Module: inst_count
------------------------------------------------------------
   Cells Info: 
       Number of Leaf Cells.......................: 43
   Nets Info: 
       Number of Signal Nets......................: 75
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       MMCME3_ADV Usage...........................: 0% (0 of 0)
       PLLE3_ADV Usage............................: 0% (0 of 0)
       BUFGCE/BUFGCTRL Usage......................: 0% (0 of 0)
   IO Sites Info: 
       IOBUF Usage................................: 0% (0 of 139)
       GTHE3_CHANNEL/GTHE3_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E2 Usage.............................: 0% (0 of 10)
       RAMB36E2 Usage.............................: 0% (0 of 5)
       DSP48E2 Usage..............................: 0% (0 of 10)
       SLICE Usage................................: 6.25% (6 of 96)
           LUT Usage..............................: 1.04166% (8 of 768)
           FF Usage...............................: 1.88802% (29 of 1536)
           Carry8 Usage...........................: 4.16666% (4 of 96)
   PPLOCs Info:
       Number of PPLOCs...........................: 6
           Number of PPLOCs in INT Tile...........: 5
           Number of PPLOCs in CLK Tile...........: 1
       Number of INT Tiles with PPLOCs............: 4
       Number of INT Tiles in PBLOCK..............: 75
       Average Number of PPLOCs per INT Tile......: 1.25
       Maximum Number of PPLOCs per INT Tile......: 2
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 0
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 0
------------------------------------------------------------
 
Reconfigurable Module: inst_shift
------------------------------------------------------------
   Cells Info: 
       Number of Leaf Cells.......................: 2
   Nets Info: 
       Number of Signal Nets......................: 37
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       MMCME3_ADV Usage...........................: 0% (0 of 0)
       PLLE3_ADV Usage............................: 0% (0 of 0)
       BUFGCE/BUFGCTRL Usage......................: 0% (0 of 0)
   IO Sites Info: 
       IOBUF Usage................................: 0% (0 of 118)
       GTHE3_CHANNEL/GTHE3_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E2 Usage.............................: 0% (0 of 12)
       RAMB36E2 Usage.............................: 16.6666% (1 of 6)
       DSP48E2 Usage..............................: 0% (0 of 0)
       SLICE Usage................................: 1.14942% (1 of 87)
           LUT Usage..............................: 0.14367% (1 of 696)
           FF Usage...............................: 0% (0 of 1392)
           Carry8 Usage...........................: 0% (0 of 87)
   PPLOCs Info:
       Number of PPLOCs...........................: 18
           Number of PPLOCs in INT Tile...........: 17
           Number of PPLOCs in CLK Tile...........: 1
       Number of INT Tiles with PPLOCs............: 12
       Number of INT Tiles in PBLOCK..............: 60
       Average Number of PPLOCs per INT Tile......: 1.41
       Maximum Number of PPLOCs per INT Tile......: 3
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 0
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 0
------------------------------------------------------------
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Setup:
	| WNS=8.273 | TNS=0.000 | Failing Endpoints=0 | Total Endpoints=80 |
Hold:
	| WHS=0.065 | THS=0.000 | Failing Endpoints=0 | Total Endpoints=80 |
Pulse Width:
	 | WPWS=0.750 | TPWS=0.000 | Failing Endpoints=0 | Total Endpoints=71 |


	#HD: Running report_drc with ruledeck bitstream_checks.
	Results saved to ./Implement/Config_shift_left_count_down_import/reports/top_drc_bitstream_checks.rpt
Command: report_drc -ruledeck bitstream_checks -name top -file ./Implement/Config_shift_left_count_down_import/reports/top_drc_bitstream_checks.rpt
WARNING: [Vivado_Tcl 2-1291] -name option used when not in GUI mode. A DRC tab will not be created, but the results will be stored for use with 'get_drc_violations -name top'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Implement/Config_shift_left_count_down_import/reports/top_drc_bitstream_checks.rpt.
report_drc completed successfully
	Advisories: 0; Warnings: 1; Critical Warnings: 0; Errors: 0;
Locking instance: inst_shift
Locking Netlist...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4008.586 ; gain = 0.000 ; free physical = 11245 ; free virtual = 33509
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Implement/Config_shift_left_count_down_import/inst_shift_shift_left_route_design.dcp' has been generated.
Locking instance: inst_count
Locking Netlist...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4008.586 ; gain = 0.000 ; free physical = 11240 ; free virtual = 33507
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Implement/Config_shift_left_count_down_import/inst_count_count_down_route_design.dcp' has been generated.
#HD: Implementation Config_shift_left_count_down_import complete

#HD: Running pr_verify between initial Configuration 'Config_shift_left_count_down_import' and subsequent configurations 'Config_shift_right_count_up_implement'
Command: pr_verify -full_check -initial ./Implement/Config_shift_left_count_down_import/top_route_design.dcp -additional ./Implement/Config_shift_right_count_up_implement/top_route_design.dcp
Command: open_checkpoint ./Implement/Config_shift_left_count_down_import/top_route_design.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4008.586 ; gain = 0.000 ; free physical = 11508 ; free virtual = 33774
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4008.586 ; gain = 0.000 ; free physical = 11505 ; free virtual = 33772
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
WARNING: [Constraints 18-4434] Global Clock Buffer 'U0_clocks/clkf_buf' is LOCed to site 'BUFGCE_X1Y49'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'U0_clocks/clkout1_buf' is LOCed to site 'BUFGCE_X1Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4008.586 ; gain = 0.000 ; free physical = 11264 ; free virtual = 33675
Restored from archive | CPU: 0.050000 secs | Memory: 1.132835 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4008.586 ; gain = 0.000 ; free physical = 11264 ; free virtual = 33675
WARNING: [Constraints 18-4434] Global Clock Buffer 'U0_clocks/clkf_buf' is LOCed to site 'BUFGCE_X1Y49'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'U0_clocks/clkout1_buf' is LOCed to site 'BUFGCE_X1Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4008.586 ; gain = 0.000 ; free physical = 11264 ; free virtual = 33675
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 1806a4cf7
----- Checksum: PlaceDB: 5e0bee0e ShapeSum: 826098ff RouteDB: 9ffdc5ea 
INFO: [Vivado 12-3501] pr_verify ./Implement/Config_shift_left_count_down_import/top_route_design.dcp ./Implement/Config_shift_right_count_up_implement/top_route_design.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4008.586 ; gain = 0.000 ; free physical = 11252 ; free virtual = 33664
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4008.586 ; gain = 0.000 ; free physical = 10944 ; free virtual = 33402
Restored from archive | CPU: 0.050000 secs | Memory: 1.145348 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4008.586 ; gain = 0.000 ; free physical = 10944 ; free virtual = 33401
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4008.586 ; gain = 0.000 ; free physical = 10942 ; free virtual = 33402
INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./Implement/Config_shift_left_count_down_import/top_route_design.dcp
  Number of reconfigurable modules compared = 2
  Number of partition pins compared         = 24
  Number of static tiles compared           = 6355
  Number of static sites compared           = 19
  Number of static cells compared           = 56
  Number of static routed nodes compared    = 936
  Number of static routed pips compared     = 863

DCP2: ./Implement/Config_shift_right_count_up_implement/top_route_design.dcp
  Number of reconfigurable modules compared = 2
  Number of partition pins compared         = 24
  Number of static tiles compared           = 6355
  Number of static sites compared           = 19
  Number of static cells compared           = 56
  Number of static routed nodes compared    = 936
  Number of static routed pips compared     = 863
INFO: [Vivado 12-3253] PR_VERIFY: check points ./Implement/Config_shift_left_count_down_import/top_route_design.dcp and ./Implement/Config_shift_right_count_up_implement/top_route_design.dcp are compatible
INFO: [Vivado 12-3253] PR_VERIFY: check points ./Implement/Config_shift_left_count_down_import/top_route_design.dcp and ./Implement/Config_shift_right_count_up_implement/top_route_design.dcp are compatible

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| pr_verify           | 00h:00m:02s   | 10:06:30 Thu Apr 27 2023  | 2 Configurations                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
	#HD: Running write_bitstream on Config_shift_left_count_down_import
Command: open_checkpoint ./Implement/Config_shift_left_count_down_import/top_route_design.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4008.586 ; gain = 0.000 ; free physical = 11021 ; free virtual = 33491
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
WARNING: [Constraints 18-4434] Global Clock Buffer 'U0_clocks/clkf_buf' is LOCed to site 'BUFGCE_X1Y49'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'U0_clocks/clkout1_buf' is LOCed to site 'BUFGCE_X1Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4008.586 ; gain = 0.000 ; free physical = 10838 ; free virtual = 33312
Restored from archive | CPU: 0.070000 secs | Memory: 1.142708 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4008.586 ; gain = 0.000 ; free physical = 10830 ; free virtual = 33306
WARNING: [Constraints 18-4434] Global Clock Buffer 'U0_clocks/clkf_buf' is LOCed to site 'BUFGCE_X1Y49'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'U0_clocks/clkout1_buf' is LOCed to site 'BUFGCE_X1Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4008.586 ; gain = 0.000 ; free physical = 10811 ; free virtual = 33290
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 1806a4cf7
----- Checksum: PlaceDB: 5e0bee0e ShapeSum: 826098ff RouteDB: 9ffdc5ea 
Command: write_bitstream -force ./Bitstreams/Config_shift_left_count_down_import_full -no_partial_bitfile
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1766] RAMB36E2_DOx_REG_0_incompatible_with_REGCEx_RSTREGx_use: The RAMB36E2 cell inst_shift/RAMB36_inst has DOA_REG set to 0. The REGCEAREGCE and RSTREGARSTREG pins should not be connected to active signal.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_inst_shift" Reconfigurable Module "inst_shift"
Partition "pblock_inst_count" Reconfigurable Module "inst_count"
INFO: [Vivado 12-4752] Design contains reconfigurable partitions, but no partial bit files will be generated since -no_partial_bitfile option was specified.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Bitstreams/Config_shift_left_count_down_import_full.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
353 Infos, 26 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4128.645 ; gain = 120.059 ; free physical = 10467 ; free virtual = 33052
Command: write_bitstream -force -cell inst_shift ./Bitstreams/pblock_inst_shift_shift_left_partial
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1766] RAMB36E2_DOx_REG_0_incompatible_with_REGCEx_RSTREGx_use: The RAMB36E2 cell inst_shift/RAMB36_inst has DOA_REG set to 0. The REGCEAREGCE and RSTREGARSTREG pins should not be connected to active signal.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_inst_shift" Reconfigurable Module "inst_shift"
Partition "pblock_inst_count" Reconfigurable Module "inst_count"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_inst_shift"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2404224 bits.
Writing bitstream ./Bitstreams/pblock_inst_shift_shift_left_partial.bit...
Creating bitstream...
Partial bitstream contains 80032 bits.
Writing bitstream ./Bitstreams/pblock_inst_shift_shift_left_partial_clear.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
362 Infos, 27 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4128.645 ; gain = 0.000 ; free physical = 10388 ; free virtual = 32987
Command: write_bitstream -force -cell inst_count ./Bitstreams/pblock_inst_count_count_down_partial
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1766] RAMB36E2_DOx_REG_0_incompatible_with_REGCEx_RSTREGx_use: The RAMB36E2 cell inst_shift/RAMB36_inst has DOA_REG set to 0. The REGCEAREGCE and RSTREGARSTREG pins should not be connected to active signal.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_inst_shift" Reconfigurable Module "inst_shift"
Partition "pblock_inst_count" Reconfigurable Module "inst_count"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_inst_count"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2506944 bits.
Writing bitstream ./Bitstreams/pblock_inst_count_count_down_partial.bit...
Creating bitstream...
Partial bitstream contains 108160 bits.
Writing bitstream ./Bitstreams/pblock_inst_count_count_down_partial_clear.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
371 Infos, 28 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4128.645 ; gain = 0.000 ; free physical = 9977 ; free virtual = 32624

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_bitstream     | 00h:00m:26s   | 10:06:32 Thu Apr 27 2023  | Config_shift_left_count_down_import                                                   |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
	INFO: Skipping partial BIN file generation for Configuration Config_shift_left_count_down_import.
	#HD: Running write_bitstream on Config_shift_right_count_up_implement
Command: open_checkpoint ./Implement/Config_shift_right_count_up_implement/top_route_design.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4128.645 ; gain = 0.000 ; free physical = 10094 ; free virtual = 32742
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4128.645 ; gain = 0.000 ; free physical = 9790 ; free virtual = 32440
Restored from archive | CPU: 0.050000 secs | Memory: 1.144958 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4128.645 ; gain = 0.000 ; free physical = 9788 ; free virtual = 32438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4128.645 ; gain = 0.000 ; free physical = 9786 ; free virtual = 32436
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 1030c04d2
----- Checksum: PlaceDB: 58ddde3d ShapeSum: 4605b786 RouteDB: 64286f0f 
Command: write_bitstream -force ./Bitstreams/Config_shift_right_count_up_implement_full -no_partial_bitfile
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1766] RAMB36E2_DOx_REG_0_incompatible_with_REGCEx_RSTREGx_use: The RAMB36E2 cell inst_shift/RAMB36_inst has DOA_REG set to 0. The REGCEAREGCE and RSTREGARSTREG pins should not be connected to active signal.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_inst_count" Reconfigurable Module "inst_count"
Partition "pblock_inst_shift" Reconfigurable Module "inst_shift"
INFO: [Vivado 12-4752] Design contains reconfigurable partitions, but no partial bit files will be generated since -no_partial_bitfile option was specified.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Bitstreams/Config_shift_right_count_up_implement_full.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
393 Infos, 29 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 4168.113 ; gain = 39.469 ; free physical = 8338 ; free virtual = 30999
Command: write_bitstream -force -cell inst_shift ./Bitstreams/pblock_inst_shift_shift_right_partial
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1766] RAMB36E2_DOx_REG_0_incompatible_with_REGCEx_RSTREGx_use: The RAMB36E2 cell inst_shift/RAMB36_inst has DOA_REG set to 0. The REGCEAREGCE and RSTREGARSTREG pins should not be connected to active signal.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_inst_count" Reconfigurable Module "inst_count"
Partition "pblock_inst_shift" Reconfigurable Module "inst_shift"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_inst_shift"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2404224 bits.
Writing bitstream ./Bitstreams/pblock_inst_shift_shift_right_partial.bit...
Creating bitstream...
Partial bitstream contains 80032 bits.
Writing bitstream ./Bitstreams/pblock_inst_shift_shift_right_partial_clear.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
402 Infos, 30 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4168.113 ; gain = 0.000 ; free physical = 7520 ; free virtual = 30165
Command: write_bitstream -force -cell inst_count ./Bitstreams/pblock_inst_count_count_up_partial
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1766] RAMB36E2_DOx_REG_0_incompatible_with_REGCEx_RSTREGx_use: The RAMB36E2 cell inst_shift/RAMB36_inst has DOA_REG set to 0. The REGCEAREGCE and RSTREGARSTREG pins should not be connected to active signal.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_inst_count" Reconfigurable Module "inst_count"
Partition "pblock_inst_shift" Reconfigurable Module "inst_shift"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_inst_count"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2506944 bits.
Writing bitstream ./Bitstreams/pblock_inst_count_count_up_partial.bit...
Creating bitstream...
Partial bitstream contains 108160 bits.
Writing bitstream ./Bitstreams/pblock_inst_count_count_up_partial_clear.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
411 Infos, 31 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4168.113 ; gain = 0.000 ; free physical = 7497 ; free virtual = 30106

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_bitstream     | 00h:00m:22s   | 10:06:58 Thu Apr 27 2023  | Config_shift_right_count_up_implement                                                 |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
	INFO: Skipping partial BIN file generation for Configuration Config_shift_right_count_up_implement.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 28 09:09:17 2023...
