cn23xx_disable_pf_interrupt	,	F_79
"CN23XX_SLI_IQ_SIZE"	,	L_23
CN23XX_SLI_OQ_WMARK	,	V_22
"23XX bringup FIXME: oct pfnum:%d ioq_vector-&gt;ioq_num :%d droq is NULL\n"	,	L_47
octeon_instr_queue	,	V_64
CFG_GET_IQ_INTR_PKT	,	F_40
dev	,	V_9
OCT_DEV_INTR_DMA1_FORCE	,	V_168
"OCTEON: CN23xx uses PCIE Port %d\n"	,	L_49
"CN23XX_SLI_OQ_PKTS_SENT"	,	L_29
CN23XX_PKT_IN_DONE_WMARK_BIT_POS	,	V_79
cn23xx_free_pf_mbox	,	F_63
cn23xx_bar1_idx_setup	,	F_72
cn23xx_get_pcie_qlmport	,	F_80
"SLI_PRT[%d]_CFG [0x%llx]: 0x%016llx\n"	,	L_62
mbox_int_reg	,	V_127
cn23xx_get_pf_num	,	F_81
CN23XX_WIN_RD_ADDR_HI	,	V_201
CN23XX_PKT_OUTPUT_CTL_NSR_P	,	V_85
pci_win_wr_data_hi	,	V_206
CN23XX_SLI_MAC_NUMBER	,	V_187
CN23XX_PKT_MAC_CTL_RINFO_TRS_BIT_POS	,	V_49
INIT_DELAYED_WORK	,	F_61
CN23XX_SLI_IQ_SIZE	,	F_18
pkt_in_done	,	V_99
"SLI_IQ_BASEADDR_0 [0x%x]: 0x%016llx\n"	,	L_57
intr_threshold	,	V_66
CN23XX_WIN_RD_DATA_LO	,	V_215
CN23XX_SLI_MAC_PF_INT_SUM64	,	F_83
CN23XX_WIN_RD_DATA64	,	V_217
cn23xx_pf_soft_reset	,	F_26
"%s: Num OQ (%d) exceeds Max (%d)\n"	,	L_53
max_vfs	,	V_52
CN23XX_INTR_DMA1_FORCE	,	V_167
MSIX_PO_INT	,	V_155
cn23xx_interrupt_handler	,	F_71
cn23xx_tell_vf_its_macaddr_changed	,	F_102
OCTEON_CN23XX_REV_1_1	,	V_44
cn23xx_sriov_config	,	F_85
"SLI_PKT[%d]_INPUT_CTL [0x%x]: 0x%016llx\n"	,	L_60
OCTEON_CN23XX_REV_1_0	,	V_90
reg_val	,	V_40
mbox_read_reg	,	V_135
"In %s octeon_dev @ %p\n"	,	L_46
__LITTLE_ENDIAN_BITFIELD	,	F_44
max_rings	,	V_220
CN23XX_PKT_OUTPUT_CTL_ROR_P	,	V_84
chip	,	V_7
bar0_pciaddr	,	V_192
i	,	V_3
"CN23XX_SLI_PKT_CNT_INT"	,	L_32
CN23XX_SLI_PKT_CNT_INT	,	V_27
update_iq_read_idx	,	V_240
last_done	,	V_178
s	,	V_260
octeon_device	,	V_1
CN23XX_PKT_OUTPUT_CTL_CENB	,	V_116
q_no	,	V_56
CN23XX_PCIE_SRIOV_FDL	,	V_189
CN23XX_SLI_MAC_PF_INT_ENB64	,	F_84
time_intr_in_us	,	V_35
CN23XX_INTR_CINT_ENB	,	V_104
recv_len	,	V_266
dev_dbg	,	F_2
mbox_cmd	,	V_258
"CN23XX_SLI_PKT_TIME_INT"	,	L_31
CN23XX_SLI_WINDOW_CTL	,	V_94
"CN23XX_CONFIG_PCIE_DEVCTL"	,	L_11
CN23XX_PEM_BAR1_INDEX_REG	,	F_73
"SLI_IQ_FIFO_RSIZE_0 [0x%x]: 0x%016llx\n"	,	L_58
CN23XX_SLI_OQ_PKTS_SENT	,	F_24
CN23XX_DPI_SLI_PRTX_CFG	,	F_9
CN23XX_WIN_RD_ADDR_LO	,	V_203
mbox_poll_wk	,	V_136
ret	,	V_150
pci_win_wr_data_lo	,	V_208
"CN23XX_SLI_IQ_INSTR_COUNT64"	,	L_25
CN23XX_MAX_INPUT_QUEUES	,	V_21
vfidx	,	V_254
CN23XX_INTR_PKT_TIME	,	V_219
"CN23XX_SLI_S2M_PORTX_CTL"	,	L_13
CN23XX_MAX_RINGS_PER_PF_PASS_1_1	,	V_45
octeon_write_csr64	,	F_27
CN23XX_MAX_RINGS_PER_PF_PASS_1_0	,	V_225
CN23XX_SLI_CTL_STATUS	,	V_252
CN23XX_SLI_PKT_MAC_RINFO64	,	F_11
CN23XX_SLI_PKT_IOQ_RING_RST	,	V_17
CFG_GET_IQ_INSTR_TYPE	,	F_97
work_struct	,	V_117
intr_enb_reg64	,	V_24
fdl_bit	,	V_188
CN23XX_PKT_OUTPUT_CTL_IPTR	,	V_81
CN23XX_SLI_S2M_PORTX_CTL	,	F_10
cn23xx_disable_io_queues	,	F_67
fn	,	V_268
CN23XX_PKT_OUTPUT_CTL_ES	,	V_89
CN23XX_SLI_PKT_PF_VF_MBOX_SIG	,	F_60
CN23XX_WIN_RD_ADDR64	,	V_205
CFG_GET_OQ_INTR_PKT	,	F_47
CN23XX_DPI_CTL	,	V_14
"OCTEON[%d]: Soft reset failed\n"	,	L_34
instr_queue	,	V_72
pf_srn	,	V_60
intr_flag	,	V_181
coproc_tics_per_us	,	V_38
cnt_threshold	,	V_109
num_iqs	,	V_138
bar1_idx_write	,	V_242
"CN23XX_SLI_OQ_PKT_INT_LEVELS"	,	L_19
ctxptr	,	V_123
CN23XX_SLI_PKT_IN_JABBER	,	V_96
CN23XX_CONFIG_PCIE_CORRECT_ERR_STATUS	,	V_33
enable_io_queues	,	V_246
CN23XX_SLI_OUT_BP_EN2_W1S	,	V_92
cn23xx	,	V_6
CN23XX_MAX_OUTPUT_QUEUES	,	V_23
CN23XX_PKT_MAC_CTL_RINFO_NVFS_BIT_POS	,	V_53
setup_iq_regs	,	V_233
"SLI_PKT_MAC(%d)_PF(%d)_RINFO : 0x%016llx\n"	,	L_42
CN23XX_SLI_OQ_PKT_INT_LEVELS	,	F_15
max_possible_vfs	,	V_222
reset_instr_cnt	,	V_105
setup_mbox	,	V_235
CN23XX_SLI_OUT_BP_EN_W1S	,	V_93
intr64	,	V_158
CN23XX_WIN_WR_MASK_REG	,	V_10
HZ	,	V_146
lio_pci_readq	,	F_5
OCTEON_64BYTE_INSTR	,	V_251
uncorrectable_err_mask	,	V_29
lock	,	V_132
MSIX_PI_INT	,	V_156
CN23XX_DPI_DMA_ENG_BUF	,	F_7
oct	,	V_2
iq	,	V_65
octeon_read_index	,	V_179
"CN23XX_SLI_OQ_BUFF_INFO_SIZE"	,	L_28
params	,	V_270
"%s(%d)[%llx] : 0x%016llx\n"	,	L_7
IRQ_HANDLED	,	V_169
octeon_droq	,	V_107
io_qmask	,	V_139
mac_no	,	V_39
pci_win_rd_addr_lo	,	V_202
ether_addr_copy	,	F_103
mbox_write_reg	,	V_129
cn23xx_setup_reg_address	,	F_82
CN23XX_PKT_OUTPUT_CTL_ROR	,	V_87
CFG_GET_OQ_INFO_PTR	,	F_98
cmd	,	V_263
"%s:Using pcie port %d\n"	,	L_41
"%s CN23XX BAR1 map failed\n"	,	L_51
"%s: Invalid parameter for OQ\n"	,	L_55
droq_index	,	V_151
time_threshold	,	V_80
vfree	,	F_62
msix_on	,	V_103
ioq_vector	,	V_148
CN23XX_WIN_WR_ADDR64	,	V_199
mac	,	V_255
valid	,	V_172
"SLI_CTL_STATUS [0x%x]: 0x%016llx\n"	,	L_59
doorbell_reg	,	V_102
pf_num	,	V_20
u16	,	T_2
CN23XX_PKT_INPUT_CTL_QUIET	,	V_63
cn23xx_dump_pf_initialized_regs	,	F_1
octeon_map_pci_barx	,	F_92
ern	,	V_58
setup_oq_regs	,	V_234
pci_win_wr_addr_lo	,	V_196
fn_list	,	V_232
cn23xx_fw_loaded	,	F_101
CN23XX_MAX_VFS_PER_PF_PASS_1_1	,	V_227
"OCTEON[%d]: Error Intr: 0x%016llx\n"	,	L_48
CN23XX_MAX_VFS_PER_PF_PASS_1_0	,	V_226
CN23XX_WIN_WR_ADDR_LO	,	V_197
CN23XX_SLI_IQ_INSTR_COUNT64	,	F_20
oct_get_config_info	,	F_86
OCT_DEV_INTR_PKT_DATA	,	V_164
num_present_cpus	,	F_87
CN23XX_PKT_INPUT_CTL_PF_NUM_POS	,	V_70
CN23XX_PKT_IN_DONE_WMARK_MASK	,	V_78
CN23XX_PKT_INPUT_CTL_VF_NUM_POS	,	V_69
pkts_sent_reg	,	V_113
cn23xx_bar1_idx_read	,	F_75
"Config DevCtl [0x%x]: 0x%08x\n"	,	L_61
pci_read_config_dword	,	F_8
cn23xx_enable_pf_interrupt	,	F_78
CN23XX_SLI_WINDOW_CTL_DEFAULT	,	V_95
"CN23XX_DPI_CTL"	,	L_10
sriov_enabled	,	V_229
u32	,	T_1
cn23xx_handle_pf_mbox_intr	,	F_70
intr_sum_reg64	,	V_25
"CN23XX_SLI_OQ_PKTS_CREDIT"	,	L_30
new_idx	,	V_177
CN23XX_INTR_VF_MBOX	,	V_161
CFG_GET_IS_SLI_BP_ON	,	F_43
"%s[%llx] : 0x%llx\n"	,	L_1
corrtable_err_status	,	V_30
trs	,	V_48
base_addr_dma	,	V_100
vf_drv_loaded_mask	,	V_256
"CN23XX_RST_SOFT_RST"	,	L_5
"CN23XX_WIN_WR_MASK_REG"	,	L_2
cn23xx_pf_msix_interrupt_handler	,	F_69
cn23xx_enable_error_reporting	,	F_31
CN23XX_SLI_IQ_BASE_ADDR64	,	F_17
d32	,	V_145
iq_no	,	V_98
octeon_config	,	V_223
"PCI-E Fatal error detected;\n"	,	L_36
disable_io_queues	,	V_247
CN23XX_INTR_PKT_DATA	,	V_163
CN23XX_SLI_IQ_DOORBELL	,	F_19
num_vfs_alloced	,	V_128
schedule_delayed_work	,	F_54
oq	,	V_143
CN23XX_PKT_OUTPUT_CTL_ES_P	,	V_86
cn23xx_enable_io_queues	,	F_65
pci_win_wr_addr_hi	,	V_194
intr_val	,	V_182
srn	,	V_57
core_addr	,	V_170
u64	,	V_18
pkts_sent	,	V_149
resp_needed	,	V_262
"CN23XX_SLI_PKT_MAC_RINFO64"	,	L_15
schedule_timeout_uninterruptible	,	F_68
CN23XX_RST_SOFT_RST	,	V_12
OCTEON_MBOX_STATE_IDLE	,	V_134
writeq	,	F_41
"\tcorrectable_error_status_reg = 0x%08x\n"	,	L_39
CONFIG_PCI_IOV	,	F_88
cn23xx_setup_global_mac_regs	,	F_35
spin_lock_init	,	F_58
coproc_clock_rate	,	V_248
CN23XX_SLI_SCRATCH1	,	V_11
"CN23XX_SLI_SCRATCH1"	,	L_4
validate_cn23xx_pf_config_info	,	F_94
"CN23XX_SLI_OQ_SIZE"	,	L_27
mbox	,	V_122
cn23xx_pf_setup_global_input_regs	,	F_39
LIO_23XX	,	V_224
cn23xx_setup_pf_device_regs	,	F_48
len	,	V_265
"%s[%llx] : 0x%016llx\n"	,	L_3
CN23XX_SLI_GBL_CONTROL	,	V_91
"OCTEON[%d]: Enabling PCI-E error reporting..\n"	,	L_40
fn_arg	,	V_269
free_mbox	,	V_131
state	,	V_133
cancel_delayed_work_sync	,	F_64
CN23XX_PKT_MAC_CTL_RINFO_RPVF_BIT_POS	,	V_51
octeon_read_csr	,	F_14
CN23XX_PKT_INPUT_CTL_RST	,	V_62
d64	,	V_55
CN23XX_PKT_OUTPUT_CTL_BMODE	,	V_83
pci_win_rd_data_lo	,	V_214
OCTEON_PFVFACK	,	V_130
CN23XX_SLI_PKT_TIME_INT	,	V_26
pci_win_rd_data	,	V_216
reg_adr	,	V_174
CN23XX_SLI_OQ_SIZE	,	F_22
inst_cnt_reg	,	V_71
octeon_mbox_write	,	F_104
regval	,	V_4
buffer_size	,	V_111
CN23XX_PKT_INPUT_CTL_RING_ENB	,	V_142
CN23XX_WIN_WR_DATA_LO	,	V_209
"SLI_IQ_DOORBELL_0 [0x%x]: 0x%016llx\n"	,	L_56
CN23XX_CONFIG_PCIE_DEVCTL	,	V_15
pcie_port	,	V_16
bar1	,	V_173
vf_num	,	V_67
cavium_wk	,	V_119
OCTEON_32BYTE_INSTR	,	V_250
CN23XX_PCIE_SRIOV_FDL_MASK	,	V_191
CN23XX_PKT_INPUT_CTL_MAC_NUM_POS	,	V_68
u8	,	V_73
"InstQ[%d]:dbell reg @ 0x%p instcnt_reg @ 0x%p\n"	,	L_45
"clearing the reset failed for qno: %u\n"	,	L_44
CN23XX_PKT_INPUT_CTL_IS_64B	,	V_141
CN23XX_INTR_DMA0_FORCE	,	V_165
OCTEON_PFVFSIG	,	V_137
rev_id	,	V_43
"CN23XX_DPI_DMA_CONTROL"	,	L_6
mdelay	,	F_29
__iomem	,	T_3
CN23XX_SLI_MAC_PF_MBOX_INT	,	F_59
octeon_ioq_vector	,	V_147
"CN23XX_SLI_OQ_PKT_CONTROL"	,	L_18
mbox_int_val	,	V_125
CFG_GET_OQ_REFILL_THRESHOLD	,	F_99
loop	,	V_59
CN23XX_CONFIG_PCIE_UNCORRECT_ERR_MASK	,	V_32
cn23xx_setup_oq_regs	,	F_50
pci_win_rd_data_hi	,	V_212
pci_win_rd_addr_hi	,	V_200
"SLI_S2M_PORT[%d]_CTL [0x%x]: 0x%016llx\n"	,	L_63
cn23xx_pf_mbox_thread	,	F_51
dev_notice	,	F_90
"cn23xx-&gt;intr_sum_reg64"	,	L_21
OCT_DEV_INTR_DMA0_FORCE	,	V_166
pci_dev	,	V_8
"CN23XX_DPI_DMA_ENG_BUF"	,	L_9
bar1_idx_setup	,	V_241
"clearing the reset reg failed or setting the quiet reg failed for qno: %u\n"	,	L_43
cn23xx_reset_io_queues	,	F_36
"OCTEON[%d]: BIST enabled for CN23XX soft reset\n"	,	L_33
idx	,	V_171
CN23XX_RST_BOOT	,	V_34
CN23XX_INTR_ERR	,	V_160
"\tdev_ctl_status_reg = 0x%08x\n"	,	L_37
CFG_GET_OQ_INTR_TIME	,	F_46
CN23XX_WIN_WR_DATA_HI	,	V_207
enable_interrupt	,	V_244
"CN23XX_SLI_IQ_PKT_CONTROL64"	,	L_16
CN23XX_SLI_OQ_PKTS_CREDIT	,	F_25
dev_err	,	F_30
PCI_BAR1_MASK	,	V_175
setup_cn23xx_octeon_pf_device	,	F_91
"CN23XX_SLI_RING_RST"	,	L_14
wk	,	V_120
cn23xx_coprocessor_clock	,	F_33
"CN23XX_SLI_OQ_BASE_ADDR64"	,	L_26
CN23XX_SLI_OQ_BUFF_INFO_SIZE	,	F_23
CN23XX_PKT_OUTPUT_CTL_TENB	,	V_115
droq	,	V_108
mask	,	V_176
CN23XX_INTR_PO_INT	,	V_153
OCT_RH_SIZE	,	V_112
octeon_mbox	,	V_121
iq64B	,	V_140
lio_pci_writeq	,	F_28
pkts_credit_reg	,	V_114
"%s: Invalid instr type for IQ\n"	,	L_54
READ_ONCE	,	F_37
CN23XX_WIN_WR_ADDR_HI	,	V_195
rings_per_vf	,	V_50
pci_win_rd_addr	,	V_204
mmio	,	V_74
octeon_mbox_process_message	,	F_53
CN23XX_PKT_OUTPUT_CTL_DPTR	,	V_82
BIT_ULL	,	F_66
cn23xx_bar1_idx_write	,	F_74
pci_write_config_dword	,	F_32
oqticks_per_us	,	V_36
CN23XX_SLI_MAC_CREDIT_CNT	,	V_231
CN23XX_PKT_OUTPUT_CTL_RING_ENB	,	V_144
conf	,	V_77
total_rings	,	V_221
setup_device_regs	,	V_239
num_pf_rings	,	V_61
octeon_write_csr	,	F_45
CN23XX_PCIE_SRIOV_FDL_BIT_POS	,	V_190
octeon_mbox_cmd	,	V_257
"CN23XX_DPI_DMA_ENG_ENB"	,	L_8
OCTEON_MBOX_REQUEST	,	V_261
hw_addr	,	V_75
val	,	V_253
reg_list	,	V_193
oct_dev	,	V_124
"CN23XX_DPI_SLI_PRTX_CFG"	,	L_12
work	,	V_118
octeon_read_csr64	,	F_4
CN23XX_SLI_OQ_BASE_ADDR64	,	F_21
delayed_work	,	V_157
"%s: Num IQ (%d) exceeds Max (%d)\n"	,	L_52
val64	,	V_126
CN23XX_PKT_INPUT_CTL_MASK	,	V_76
__func__	,	V_42
bar1_idx_read	,	V_243
process_interrupt_regs	,	V_236
recv_status	,	V_267
pci_win_wr_addr	,	V_198
msix_interrupt_handler	,	V_237
CN23XX_DPI_DMA_ENG_ENB	,	F_6
CN23XX_MAX_RINGS_PER_PF	,	V_46
max_count	,	V_101
OCTEON_MBOX_INTR	,	V_186
OCTEON_PF_CHANGED_VF_MACADDR	,	V_264
desc_ring_dma	,	V_110
"CN23XX_SLI_IQ_DOORBELL"	,	L_24
"trs:%d max_vfs:%d rings_per_vf:%d pf_srn:%d num_pf_rings:%d\n"	,	L_50
octeon_mbox_read	,	F_52
CN23XX_SLI_IQ_PKT_CONTROL64	,	F_12
octeon_cn23xx_pf	,	V_5
oq_no	,	V_106
ioq_num	,	V_152
vmalloc	,	F_57
conf23xx	,	V_249
CN23XX_DPI_DMA_CONTROL	,	V_13
cn23xx_update_read_index	,	F_76
CFG_GET_IQ_MAX_Q	,	F_95
msg	,	V_259
"CN23XX_SLI_OQ_WMARK"	,	L_17
MAX_BAR1_IOREMAP_SIZE	,	V_230
pci_win_wr_data	,	V_210
cn23xx_pf_get_oq_ticks	,	F_34
int_status	,	V_159
cn23xx_setup_pf_mbox	,	F_56
CVM_CAST64	,	F_3
CN23XX_INPUT_JABBER	,	V_97
disable_interrupt	,	V_245
CN23XX_CONFIG_PCIE_DEVCTL_MASK	,	V_31
cn23xx_dump_iq_regs	,	F_100
intr_mask64	,	V_184
cn23xx_pf_setup_global_output_regs	,	F_42
CN23XX_PKT_OUTPUT_CTL_NSR	,	V_88
sriov_info	,	V_47
OCTEON_OUTPUT_INTR	,	V_185
CN23XX_INTR_PI_INT	,	V_154
CN23XX_PKT_IN_DONE_CNT_MASK	,	V_180
soft_reset	,	V_238
cn23xx_setup_iq_regs	,	F_49
WRITE_ONCE	,	F_38
pfvf_hsword	,	V_37
LIO_FLAG_MSIX_ENABLED	,	V_162
"CN23XX_SLI_IQ_BASE_ADDR64"	,	L_22
CN23XX_WIN_RD_DATA_HI	,	V_213
msecs_to_jiffies	,	F_55
OCTEON_ALL_INTR	,	V_183
"cn23xx-&gt;intr_enb_reg64"	,	L_20
"\tuncorrectable_error_mask_reg = 0x%08x\n"	,	L_38
CN23XX_WIN_WR_DATA64	,	V_211
"OCTEON[%d]: Reset completed\n"	,	L_35
temp	,	V_41
readl	,	F_77
CN23XX_MAX_MACS	,	V_19
irqreturn_t	,	T_4
CN23XX_SLI_OQ_PKT_CONTROL	,	F_13
octeon_id	,	V_28
ret_val	,	V_54
CN23XX_INTR_MASK	,	V_218
octeon_unmap_pci_barx	,	F_93
readq	,	F_16
CN23XX_MAX_VFS_PER_PF	,	V_228
min_t	,	F_89
CFG_GET_OQ_MAX_Q	,	F_96
