Flow report for Groupmodule_Controller_31Lv_FPGA
Wed Jun 12 16:52:57 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Flow Summary                                                                    ;
+------------------------------------+--------------------------------------------+
; Flow Status                        ; Flow Failed - Wed Jun 12 16:52:57 2019     ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; Groupmodule_Controller_31Lv_FPGA           ;
; Top-level Entity Name              ; Groupmodule_Controller_31Lv                ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE40F23I8L                              ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; Flow Settings                                        ;
+-------------------+----------------------------------+
; Option            ; Setting                          ;
+-------------------+----------------------------------+
; Start date & time ; 06/12/2019 16:52:30              ;
; Main task         ; Compilation                      ;
; Revision Name     ; Groupmodule_Controller_31Lv_FPGA ;
+-------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------------------------+------------------+
; Assignment Name                     ; Value                                                                                                                                                                                                                ; Default Value                    ; Entity Name                 ; Section Id       ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------------------------+------------------+
; COMPILER_SIGNATURE_ID               ; 49467843623822.156032595015724                                                                                                                                                                                       ; --                               ; --                          ; --               ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                                                                                                                                                                                                 ; --                               ; --                          ; eda_simulation   ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                                                                                                                                                                                               ; <None>                           ; --                          ; --               ;
; ENABLE_SIGNALTAP                    ; On                                                                                                                                                                                                                   ; --                               ; --                          ; --               ;
; IP_TOOL_NAME                        ; ALTPLL                                                                                                                                                                                                               ; --                               ; --                          ; --               ;
; IP_TOOL_VERSION                     ; 13.1                                                                                                                                                                                                                 ; --                               ; --                          ; --               ;
; MAX_CORE_JUNCTION_TEMP              ; 100                                                                                                                                                                                                                  ; --                               ; --                          ; --               ;
; MIN_CORE_JUNCTION_TEMP              ; -40                                                                                                                                                                                                                  ; --                               ; --                          ; --               ;
; MISC_FILE                           ; pll.bsf                                                                                                                                                                                                              ; --                               ; --                          ; --               ;
; MISC_FILE                           ; pll.cmp                                                                                                                                                                                                              ; --                               ; --                          ; --               ;
; MISC_FILE                           ; pll.ppf                                                                                                                                                                                                              ; --                               ; --                          ; --               ;
; PARTITION_COLOR                     ; 16764057                                                                                                                                                                                                             ; --                               ; Groupmodule_Controller_31Lv ; Top              ;
; PARTITION_COLOR                     ; 16764057                                                                                                                                                                                                             ; --                               ; sic_inverter                ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                                                                                                                                                                                                ; --                               ; Groupmodule_Controller_31Lv ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                                                                                                                                                                                                ; --                               ; sic_inverter                ; Top              ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                                                                                                                                                                               ; --                               ; Groupmodule_Controller_31Lv ; Top              ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                                                                                                                                                                               ; --                               ; sic_inverter                ; Top              ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                                                                                                                                                                         ; --                               ; --                          ; --               ;
; SLD_FILE                            ; db/ADC_ADDRESSDECODER_auto_stripped.stp                                                                                                                                                                              ; --                               ; --                          ; --               ;
; SLD_NODE_CREATOR_ID                 ; 110                                                                                                                                                                                                                  ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                ; sld_signaltap                                                                                                                                                                                                        ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                                                              ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_INFO=805334528                                                                                                                                                                                              ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                               ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                           ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                         ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                        ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_IN_ENABLED=1                                                                                                                                                                                             ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                  ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                 ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SEGMENT_SIZE=16384                                                                                                                                                                                               ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SAMPLE_DEPTH=16384                                                                                                                                                                                               ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_DATA_BITS=55                                                                                                                                                                                                     ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_BITS=55                                                                                                                                                                                                  ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK=0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK_LENGTH=193                                                                                                                                                                                        ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                                        ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                       ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_BITS=11                                                                                                                                                                                                    ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                               ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                         ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_CRC_LOWORD=34211                                                                                                                                                                                            ; --                               ; --                          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_CRC_HIWORD=61496                                                                                                                                                                                            ; --                               ; --                          ; auto_signaltap_0 ;
; TOP_LEVEL_ENTITY                    ; Groupmodule_Controller_31Lv                                                                                                                                                                                          ; Groupmodule_Controller_31Lv_FPGA ; --                          ; --               ;
; USE_SIGNALTAP_FILE                  ; ADC_ADDRESSDECODER.stp                                                                                                                                                                                               ; --                               ; --                          ; --               ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:28     ; 1.0                     ; 4877 MB             ; 00:00:23                           ;
; Total                ; 00:00:28     ; --                      ; --                  ; 00:00:23                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------+
; Flow OS Summary                                                                   ;
+----------------------+------------------+-----------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+----------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis ; DESKTOP-FQTFG0C  ; Windows 7 ; 6.2        ; x86_64         ;
+----------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Groupmodule_Controller_31Lv_FPGA -c Groupmodule_Controller_31Lv_FPGA



