INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab2_3_1/lab2_3_1.srcs/sources_1/new/fulladder_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xy424/Documents/VivadoTutorials/lab2/lab2/lab2_3_1/fulladder_dataflow_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_dataflow_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab2_3_1/lab2_3_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
