<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='329' ll='333' type='detail::concat_range&lt;const MCPhysReg, iterator_range&lt;mc_subreg_iterator&gt;, iterator_range&lt;mc_superreg_iterator&gt; &gt; llvm::MCRegisterInfo::sub_and_superregs_inclusive(llvm::MCRegister Reg) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='327'>/// Return an iterator range over all sub- and super-registers of \p Reg,
  /// including \p Reg.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='811' u='c' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1404' u='c' c='_ZL25tryToFindRegisterToRenameRN4llvm12MachineInstrES1_RNS_12LiveRegUnitsES3_RNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1414' u='c' c='_ZL25tryToFindRegisterToRenameRN4llvm12MachineInstrES1_RNS_12LiveRegUnitsES3_RNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE'/>
