<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP_Automatique_doxygen: TIM Extended Remapping</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">TP_Automatique_doxygen
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">TIM Extended Remapping<div class="ingroups"><a class="el" href="group___s_t_m32_g4xx___h_a_l___driver.html">STM32G4xx_HAL_Driver</a> &raquo; <a class="el" href="group___t_i_m_ex.html">TIMEx</a> &raquo; <a class="el" href="group___t_i_m_ex___exported___constants.html">TIM Extended Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5156e463b51b1a7d92e6d87c2be4563a"><td class="memItemLeft" align="right" valign="top"><a id="ga5156e463b51b1a7d92e6d87c2be4563a" name="ga5156e463b51b1a7d92e6d87c2be4563a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_GPIO</b>&#160;&#160;&#160;0x00000000U                                                 /* !&lt; ETR input is connected to GPIO */</td></tr>
<tr class="separator:ga5156e463b51b1a7d92e6d87c2be4563a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3eb3f4f99db6c14b3ce91bebfe8d07"><td class="memItemLeft" align="right" valign="top"><a id="ga2e3eb3f4f99db6c14b3ce91bebfe8d07" name="ga2e3eb3f4f99db6c14b3ce91bebfe8d07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_COMP1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>                                           /* !&lt; ETR input is connected to COMP1_OUT */</td></tr>
<tr class="separator:ga2e3eb3f4f99db6c14b3ce91bebfe8d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga734d16e8c8e368bedc159f97422e26b9"><td class="memItemLeft" align="right" valign="top"><a id="ga734d16e8c8e368bedc159f97422e26b9" name="ga734d16e8c8e368bedc159f97422e26b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_COMP2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a>                                           /* !&lt; ETR input is connected to COMP2_OUT */</td></tr>
<tr class="separator:ga734d16e8c8e368bedc159f97422e26b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae662a215feb62712e6cd97811b3f5a54"><td class="memItemLeft" align="right" valign="top"><a id="gae662a215feb62712e6cd97811b3f5a54" name="gae662a215feb62712e6cd97811b3f5a54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_COMP3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>)                     /* !&lt; ETR input is connected to COMP3_OUT */</td></tr>
<tr class="separator:gae662a215feb62712e6cd97811b3f5a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbfa0efe0573ed3a791d66b1865b1a47"><td class="memItemLeft" align="right" valign="top"><a id="gafbfa0efe0573ed3a791d66b1865b1a47" name="gafbfa0efe0573ed3a791d66b1865b1a47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_COMP4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga891aa4abfb026ec12d7e78366c57861c">TIM1_AF1_ETRSEL_2</a>                                           /* !&lt; ETR input is connected to COMP4_OUT */</td></tr>
<tr class="separator:gafbfa0efe0573ed3a791d66b1865b1a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a7accd83b70cbaf790bd26fd8e4538"><td class="memItemLeft" align="right" valign="top"><a id="gaa5a7accd83b70cbaf790bd26fd8e4538" name="gaa5a7accd83b70cbaf790bd26fd8e4538"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_ADC1_AWD1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a>                                           /* !&lt; ADC1 analog watchdog 1 */</td></tr>
<tr class="separator:gaa5a7accd83b70cbaf790bd26fd8e4538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee5007933efeaae07c745062ffc2776"><td class="memItemLeft" align="right" valign="top"><a id="ga4ee5007933efeaae07c745062ffc2776" name="ga4ee5007933efeaae07c745062ffc2776"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_ADC1_AWD2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>)                     /* !&lt; ADC1 analog watchdog 2 */</td></tr>
<tr class="separator:ga4ee5007933efeaae07c745062ffc2776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a448a71300d1f8f81e6eb0dcc31f15a"><td class="memItemLeft" align="right" valign="top"><a id="ga6a448a71300d1f8f81e6eb0dcc31f15a" name="ga6a448a71300d1f8f81e6eb0dcc31f15a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_ADC1_AWD3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a>)                     /* !&lt; ADC1 analog watchdog 3 */</td></tr>
<tr class="separator:ga6a448a71300d1f8f81e6eb0dcc31f15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e1c800a3f8e7eb60b50f446cf321f7"><td class="memItemLeft" align="right" valign="top"><a id="ga05e1c800a3f8e7eb60b50f446cf321f7" name="ga05e1c800a3f8e7eb60b50f446cf321f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_GPIO</b>&#160;&#160;&#160;0x00000000U                                                /* !&lt; ETR input is connected to GPIO */</td></tr>
<tr class="separator:ga05e1c800a3f8e7eb60b50f446cf321f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a125bc7559dc01f8de056e19f11972"><td class="memItemLeft" align="right" valign="top"><a id="ga79a125bc7559dc01f8de056e19f11972" name="ga79a125bc7559dc01f8de056e19f11972"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_COMP1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>                                          /* !&lt; ETR input is connected to COMP1_OUT */</td></tr>
<tr class="separator:ga79a125bc7559dc01f8de056e19f11972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76dfe019f143b4bff5ba2c2e1a38a387"><td class="memItemLeft" align="right" valign="top"><a id="ga76dfe019f143b4bff5ba2c2e1a38a387" name="ga76dfe019f143b4bff5ba2c2e1a38a387"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_COMP2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a>                                          /* !&lt; ETR input is connected to COMP2_OUT */</td></tr>
<tr class="separator:ga76dfe019f143b4bff5ba2c2e1a38a387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ebace8dc3011c91277d5bc1ec1172ff"><td class="memItemLeft" align="right" valign="top"><a id="ga6ebace8dc3011c91277d5bc1ec1172ff" name="ga6ebace8dc3011c91277d5bc1ec1172ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_COMP3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>)                    /* !&lt; ETR input is connected to COMP3_OUT */</td></tr>
<tr class="separator:ga6ebace8dc3011c91277d5bc1ec1172ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718c2456a50642eaeb08a6fb56e3fe1f"><td class="memItemLeft" align="right" valign="top"><a id="ga718c2456a50642eaeb08a6fb56e3fe1f" name="ga718c2456a50642eaeb08a6fb56e3fe1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_COMP4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga891aa4abfb026ec12d7e78366c57861c">TIM1_AF1_ETRSEL_2</a>                                          /* !&lt; ETR input is connected to COMP4_OUT */</td></tr>
<tr class="separator:ga718c2456a50642eaeb08a6fb56e3fe1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1d8c092fb4ef7aa93cb811ba3cac9c"><td class="memItemLeft" align="right" valign="top"><a id="ga2b1d8c092fb4ef7aa93cb811ba3cac9c" name="ga2b1d8c092fb4ef7aa93cb811ba3cac9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_TIM3_ETR</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a>                                          /* !&lt; ETR input is connected to TIM3 ETR */</td></tr>
<tr class="separator:ga2b1d8c092fb4ef7aa93cb811ba3cac9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed0ef92ad06f4e9726682e4b167a2573"><td class="memItemLeft" align="right" valign="top"><a id="gaed0ef92ad06f4e9726682e4b167a2573" name="gaed0ef92ad06f4e9726682e4b167a2573"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_TIM4_ETR</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>)                    /* !&lt; ETR input is connected to TIM4 ETR */</td></tr>
<tr class="separator:gaed0ef92ad06f4e9726682e4b167a2573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906f5f281fa8283e5574b5ec7cb95b62"><td class="memItemLeft" align="right" valign="top"><a id="ga906f5f281fa8283e5574b5ec7cb95b62" name="ga906f5f281fa8283e5574b5ec7cb95b62"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_LSE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>) /* !&lt; ETR input is connected to LSE */</td></tr>
<tr class="separator:ga906f5f281fa8283e5574b5ec7cb95b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad86579b249d2c04a99c8412a8c72af97"><td class="memItemLeft" align="right" valign="top"><a id="gad86579b249d2c04a99c8412a8c72af97" name="gad86579b249d2c04a99c8412a8c72af97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_ETR_GPIO</b>&#160;&#160;&#160;0x00000000U                                                 /* !&lt; ETR input is connected to GPIO */</td></tr>
<tr class="separator:gad86579b249d2c04a99c8412a8c72af97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea6cbaddf4da816fd4afd13ad7953079"><td class="memItemLeft" align="right" valign="top"><a id="gaea6cbaddf4da816fd4afd13ad7953079" name="gaea6cbaddf4da816fd4afd13ad7953079"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_ETR_COMP1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>                                           /* !&lt; ETR input is connected to COMP1_OUT */</td></tr>
<tr class="separator:gaea6cbaddf4da816fd4afd13ad7953079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdcfb45b95c1c0255ac3f0c92a3345c6"><td class="memItemLeft" align="right" valign="top"><a id="gacdcfb45b95c1c0255ac3f0c92a3345c6" name="gacdcfb45b95c1c0255ac3f0c92a3345c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_ETR_COMP2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a>                                           /* !&lt; ETR input is connected to COMP2_OUT */</td></tr>
<tr class="separator:gacdcfb45b95c1c0255ac3f0c92a3345c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab710fa0adce70a5a02d7b1fc850874b5"><td class="memItemLeft" align="right" valign="top"><a id="gab710fa0adce70a5a02d7b1fc850874b5" name="gab710fa0adce70a5a02d7b1fc850874b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_ETR_COMP3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>)                     /* !&lt; ETR input is connected to COMP3_OUT */</td></tr>
<tr class="separator:gab710fa0adce70a5a02d7b1fc850874b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf019c696a789f1220a17ff09965ad10b"><td class="memItemLeft" align="right" valign="top"><a id="gaf019c696a789f1220a17ff09965ad10b" name="gaf019c696a789f1220a17ff09965ad10b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_ETR_COMP4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga891aa4abfb026ec12d7e78366c57861c">TIM1_AF1_ETRSEL_2</a>                                           /* !&lt; ETR input is connected to COMP4_OUT */</td></tr>
<tr class="separator:gaf019c696a789f1220a17ff09965ad10b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32d17b0710b33c9fc8b96739bed09ad4"><td class="memItemLeft" align="right" valign="top"><a id="ga32d17b0710b33c9fc8b96739bed09ad4" name="ga32d17b0710b33c9fc8b96739bed09ad4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_ETR_TIM2_ETR</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a>                                           /* !&lt; ETR input is connected to TIM2 ETR */</td></tr>
<tr class="separator:ga32d17b0710b33c9fc8b96739bed09ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ade95155428261d2736688d6cd330ab"><td class="memItemLeft" align="right" valign="top"><a id="ga1ade95155428261d2736688d6cd330ab" name="ga1ade95155428261d2736688d6cd330ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_ETR_TIM4_ETR</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>)                     /* !&lt; ETR input is connected to TIM4 ETR */</td></tr>
<tr class="separator:ga1ade95155428261d2736688d6cd330ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga796b569b4baaf9dfca5665a8bce8d6ec"><td class="memItemLeft" align="right" valign="top"><a id="ga796b569b4baaf9dfca5665a8bce8d6ec" name="ga796b569b4baaf9dfca5665a8bce8d6ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_ETR_ADC2_AWD1</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>) /* !&lt; ADC2 analog watchdog 1 */</td></tr>
<tr class="separator:ga796b569b4baaf9dfca5665a8bce8d6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d4badc824eacc763b268ef294ddc267"><td class="memItemLeft" align="right" valign="top"><a id="ga8d4badc824eacc763b268ef294ddc267" name="ga8d4badc824eacc763b268ef294ddc267"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_ETR_ADC2_AWD2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga891aa4abfb026ec12d7e78366c57861c">TIM1_AF1_ETRSEL_2</a>)                     /* !&lt; ADC2 analog watchdog 2 */</td></tr>
<tr class="separator:ga8d4badc824eacc763b268ef294ddc267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b7498522a8bb8ed603ef6aa405b4813"><td class="memItemLeft" align="right" valign="top"><a id="ga1b7498522a8bb8ed603ef6aa405b4813" name="ga1b7498522a8bb8ed603ef6aa405b4813"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_ETR_ADC2_AWD3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga891aa4abfb026ec12d7e78366c57861c">TIM1_AF1_ETRSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>) /* !&lt; ADC2 analog watchdog 3 */</td></tr>
<tr class="separator:ga1b7498522a8bb8ed603ef6aa405b4813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca8878b9a4b6437708b4d1fde72e77a"><td class="memItemLeft" align="right" valign="top"><a id="ga9ca8878b9a4b6437708b4d1fde72e77a" name="ga9ca8878b9a4b6437708b4d1fde72e77a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM4_ETR_GPIO</b>&#160;&#160;&#160;0x00000000U                                                 /* !&lt; ETR input is connected to GPIO */</td></tr>
<tr class="separator:ga9ca8878b9a4b6437708b4d1fde72e77a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28eaa1bf82b5bc7e465a067f2ec8e1f6"><td class="memItemLeft" align="right" valign="top"><a id="ga28eaa1bf82b5bc7e465a067f2ec8e1f6" name="ga28eaa1bf82b5bc7e465a067f2ec8e1f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM4_ETR_COMP1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>                                           /* !&lt; ETR input is connected to COMP1_OUT */</td></tr>
<tr class="separator:ga28eaa1bf82b5bc7e465a067f2ec8e1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5bffa9a17774669001ec313b07c66e6"><td class="memItemLeft" align="right" valign="top"><a id="gaa5bffa9a17774669001ec313b07c66e6" name="gaa5bffa9a17774669001ec313b07c66e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM4_ETR_COMP2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a>                                           /* !&lt; ETR input is connected to COMP2_OUT */</td></tr>
<tr class="separator:gaa5bffa9a17774669001ec313b07c66e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c35ec7306e672c21ed9e10b97ece950"><td class="memItemLeft" align="right" valign="top"><a id="ga5c35ec7306e672c21ed9e10b97ece950" name="ga5c35ec7306e672c21ed9e10b97ece950"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM4_ETR_COMP3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>)                     /* !&lt; ETR input is connected to COMP3_OUT */</td></tr>
<tr class="separator:ga5c35ec7306e672c21ed9e10b97ece950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7a055a9cda877443b8e3ec914b76735"><td class="memItemLeft" align="right" valign="top"><a id="gac7a055a9cda877443b8e3ec914b76735" name="gac7a055a9cda877443b8e3ec914b76735"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM4_ETR_COMP4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga891aa4abfb026ec12d7e78366c57861c">TIM1_AF1_ETRSEL_2</a>                                           /* !&lt; ETR input is connected to COMP4_OUT */</td></tr>
<tr class="separator:gac7a055a9cda877443b8e3ec914b76735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04dd3273e839170e9743eafd30239ef"><td class="memItemLeft" align="right" valign="top"><a id="gae04dd3273e839170e9743eafd30239ef" name="gae04dd3273e839170e9743eafd30239ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM4_ETR_TIM3_ETR</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a>                                           /* !&lt; ETR input is connected to TIM3 ETR */</td></tr>
<tr class="separator:gae04dd3273e839170e9743eafd30239ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcec3c5e9dad306b68d34e5b9257a281"><td class="memItemLeft" align="right" valign="top"><a id="gabcec3c5e9dad306b68d34e5b9257a281" name="gabcec3c5e9dad306b68d34e5b9257a281"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_GPIO</b>&#160;&#160;&#160;0x00000000U                                                  /* !&lt; ETR input is connected to GPIO */</td></tr>
<tr class="separator:gabcec3c5e9dad306b68d34e5b9257a281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcbcb76d19c2ccb5ae46fdc7e7d88f8b"><td class="memItemLeft" align="right" valign="top"><a id="gadcbcb76d19c2ccb5ae46fdc7e7d88f8b" name="gadcbcb76d19c2ccb5ae46fdc7e7d88f8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_COMP1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>                                            /* !&lt; ETR input is connected to COMP1_OUT */</td></tr>
<tr class="separator:gadcbcb76d19c2ccb5ae46fdc7e7d88f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93f8a76facb81f8d962bb7c88dc25f0"><td class="memItemLeft" align="right" valign="top"><a id="gae93f8a76facb81f8d962bb7c88dc25f0" name="gae93f8a76facb81f8d962bb7c88dc25f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_COMP2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a>                                            /* !&lt; ETR input is connected to COMP2_OUT */</td></tr>
<tr class="separator:gae93f8a76facb81f8d962bb7c88dc25f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61e4977be6b9080e699bb37b50192c7"><td class="memItemLeft" align="right" valign="top"><a id="gab61e4977be6b9080e699bb37b50192c7" name="gab61e4977be6b9080e699bb37b50192c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_COMP3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>)                      /* !&lt; ETR input is connected to COMP3_OUT */</td></tr>
<tr class="separator:gab61e4977be6b9080e699bb37b50192c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2850a4798d6eb74737cf86b7b5a28c3"><td class="memItemLeft" align="right" valign="top"><a id="gab2850a4798d6eb74737cf86b7b5a28c3" name="gab2850a4798d6eb74737cf86b7b5a28c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_COMP4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga891aa4abfb026ec12d7e78366c57861c">TIM1_AF1_ETRSEL_2</a>                                            /* !&lt; ETR input is connected to COMP4_OUT */</td></tr>
<tr class="separator:gab2850a4798d6eb74737cf86b7b5a28c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a832c5903108f2a06208c58585f7579"><td class="memItemLeft" align="right" valign="top"><a id="ga7a832c5903108f2a06208c58585f7579" name="ga7a832c5903108f2a06208c58585f7579"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_ADC2_AWD1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a>                                            /* !&lt; ADC2 analog watchdog 1 */</td></tr>
<tr class="separator:ga7a832c5903108f2a06208c58585f7579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0c7be84fda65b37b00a8896b98775c3"><td class="memItemLeft" align="right" valign="top"><a id="gae0c7be84fda65b37b00a8896b98775c3" name="gae0c7be84fda65b37b00a8896b98775c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_ADC2_AWD2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>)                      /* !&lt; ADC2 analog watchdog 2 */</td></tr>
<tr class="separator:gae0c7be84fda65b37b00a8896b98775c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c57d201dbc0416eed0e333a6347b5b"><td class="memItemLeft" align="right" valign="top"><a id="ga02c57d201dbc0416eed0e333a6347b5b" name="ga02c57d201dbc0416eed0e333a6347b5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_ADC2_AWD3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a>)                      /* !&lt; ADC2 analog watchdog 3 */</td></tr>
<tr class="separator:ga02c57d201dbc0416eed0e333a6347b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
