

================================================================
== Vitis HLS Report for 'spi_master_Pipeline_VITIS_LOOP_30_2'
================================================================
* Date:           Mon Feb 17 22:47:11 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        spi_master
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.883 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      130|      130|  1.300 us|  1.300 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_2  |      128|      128|         3|          2|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../spi_master.cpp:30]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%received_data_1 = alloca i32 1" [../spi_master.cpp:16]   --->   Operation 7 'alloca' 'received_data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %miso, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 2, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mosi, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 2, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %sclk, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 2, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%send_data_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %send_data"   --->   Operation 11 'read' 'send_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%received_data_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %received_data"   --->   Operation 12 'read' 'received_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln16 = store i32 %received_data_read, i32 %received_data_1" [../spi_master.cpp:16]   --->   Operation 13 'store' 'store_ln16' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln30 = store i7 0, i7 %i" [../spi_master.cpp:30]   --->   Operation 14 'store' 'store_ln30' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [../spi_master.cpp:30]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.89ns)   --->   "%icmp_ln30 = icmp_eq  i7 %i_1, i7 64" [../spi_master.cpp:30]   --->   Operation 17 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.89ns)   --->   "%i_2 = add i7 %i_1, i7 1" [../spi_master.cpp:30]   --->   Operation 18 'add' 'i_2' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.body.split, void %for.end.exitStub" [../spi_master.cpp:30]   --->   Operation 19 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i7 %i_1" [../spi_master.cpp:30]   --->   Operation 20 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.40ns)   --->   "%xor_ln36 = xor i6 %trunc_ln30, i6 63" [../spi_master.cpp:36]   --->   Operation 21 'xor' 'xor_ln36' <Predicate = (!icmp_ln30)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i6 %xor_ln36" [../spi_master.cpp:36]   --->   Operation 22 'zext' 'zext_ln36' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.98ns)   --->   "%tobool = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data_read, i32 %zext_ln36" [../spi_master.cpp:36]   --->   Operation 23 'bitselect' 'tobool' <Predicate = (!icmp_ln30)> <Delay = 0.98> <CoreInst = "BitSelector">   --->   Core 153 'BitSelector' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../spi_master.cpp:43]   --->   Operation 24 'nbreadreq' 'tmp_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %tmp_2, void %for.inc, void %if.then15" [../spi_master.cpp:43]   --->   Operation 25 'br' 'br_ln43' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%store_ln30 = store i7 %i_2, i7 %i" [../spi_master.cpp:30]   --->   Operation 26 'store' 'store_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.body" [../spi_master.cpp:30]   --->   Operation 27 'br' 'br_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%received_data_1_load = load i32 %received_data_1"   --->   Operation 40 'load' 'received_data_1_load' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %received_data_3_out, i32 %received_data_1_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln30)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.48>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../spi_master.cpp:34]   --->   Operation 28 'write' 'write_ln34' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tobool" [../spi_master.cpp:36]   --->   Operation 29 'write' 'write_ln36' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%received_data_1_load_1 = load i32 %received_data_1" [../spi_master.cpp:44]   --->   Operation 30 'load' 'received_data_1_load_1' <Predicate = (!icmp_ln30 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%miso_read = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../spi_master.cpp:44]   --->   Operation 31 'read' 'miso_read' <Predicate = (!icmp_ln30 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i32 %received_data_1_load_1" [../spi_master.cpp:44]   --->   Operation 32 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln30 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%received_data_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln44, i1 %miso_read" [../spi_master.cpp:44]   --->   Operation 33 'bitconcatenate' 'received_data_2' <Predicate = (!icmp_ln30 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln16 = store i32 %received_data_2, i32 %received_data_1" [../spi_master.cpp:16]   --->   Operation 34 'store' 'store_ln16' <Predicate = (!icmp_ln30 & tmp_2)> <Delay = 0.48>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc" [../spi_master.cpp:46]   --->   Operation 35 'br' 'br_ln46' <Predicate = (!icmp_ln30 & tmp_2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../spi_master.cpp:16]   --->   Operation 36 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [../spi_master.cpp:16]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../spi_master.cpp:30]   --->   Operation 38 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../spi_master.cpp:41]   --->   Operation 39 'write' 'write_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ received_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sclk]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ send_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mosi]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ miso]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ received_data_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100]
received_data_1        (alloca           ) [ 0110]
specinterface_ln0      (specinterface    ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
send_data_read         (read             ) [ 0000]
received_data_read     (read             ) [ 0000]
store_ln16             (store            ) [ 0000]
store_ln30             (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
i_1                    (load             ) [ 0000]
icmp_ln30              (icmp             ) [ 0110]
i_2                    (add              ) [ 0000]
br_ln30                (br               ) [ 0000]
trunc_ln30             (trunc            ) [ 0000]
xor_ln36               (xor              ) [ 0000]
zext_ln36              (zext             ) [ 0000]
tobool                 (bitselect        ) [ 0010]
tmp_2                  (nbreadreq        ) [ 0010]
br_ln43                (br               ) [ 0000]
store_ln30             (store            ) [ 0000]
br_ln30                (br               ) [ 0000]
write_ln34             (write            ) [ 0000]
write_ln36             (write            ) [ 0000]
received_data_1_load_1 (load             ) [ 0000]
miso_read              (read             ) [ 0000]
trunc_ln44             (trunc            ) [ 0000]
received_data_2        (bitconcatenate   ) [ 0000]
store_ln16             (store            ) [ 0000]
br_ln46                (br               ) [ 0000]
specpipeline_ln16      (specpipeline     ) [ 0000]
speclooptripcount_ln16 (speclooptripcount) [ 0000]
specloopname_ln30      (specloopname     ) [ 0000]
write_ln41             (write            ) [ 0000]
received_data_1_load   (load             ) [ 0000]
write_ln0              (write            ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="received_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="received_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sclk">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sclk"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="send_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mosi">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mosi"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="miso">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="miso"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="received_data_3_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="received_data_3_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_vld.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.p0i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.volatile.p0i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="received_data_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="received_data_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="send_data_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="send_data_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="received_data_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="received_data_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_2_nbreadreq_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln34/2 write_ln41/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln36_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="1"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="miso_read_read_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="miso_read/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln0_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln16_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln30_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="7" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_1_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln30_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="0" index="1" bw="7" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="trunc_ln30_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="xor_ln36_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln36_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tobool_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="6" slack="0"/>
<pin id="164" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tobool/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln30_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="0" index="1" bw="7" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="received_data_1_load_1_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="received_data_1_load_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln44_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="received_data_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="31" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="received_data_2/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln16_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="1"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="received_data_1_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="received_data_1_load/1 "/>
</bind>
</comp>

<comp id="197" class="1005" name="i_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="204" class="1005" name="received_data_1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="received_data_1 "/>
</bind>
</comp>

<comp id="212" class="1005" name="icmp_ln30_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="216" class="1005" name="tobool_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tobool "/>
</bind>
</comp>

<comp id="221" class="1005" name="tmp_2_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="42" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="44" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="42" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="46" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="113"><net_src comp="60" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="119"><net_src comp="62" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="78" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="131" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="131" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="72" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="156" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="172"><net_src comp="140" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="107" pin="2"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="193" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="200"><net_src comp="64" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="207"><net_src comp="68" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="215"><net_src comp="134" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="160" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="224"><net_src comp="84" pin="3"/><net_sink comp="221" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sclk | {2 3 }
	Port: mosi | {2 }
	Port: received_data_3_out | {1 }
 - Input state : 
	Port: spi_master_Pipeline_VITIS_LOOP_30_2 : received_data | {1 }
	Port: spi_master_Pipeline_VITIS_LOOP_30_2 : send_data | {1 }
	Port: spi_master_Pipeline_VITIS_LOOP_30_2 : miso | {1 2 }
  - Chain level:
	State 1
		store_ln30 : 1
		i_1 : 1
		icmp_ln30 : 2
		i_2 : 2
		br_ln30 : 3
		trunc_ln30 : 2
		xor_ln36 : 3
		zext_ln36 : 3
		tobool : 4
		store_ln30 : 3
		received_data_1_load : 1
		write_ln0 : 2
	State 2
		trunc_ln44 : 1
		received_data_2 : 2
		store_ln16 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln30_fu_134       |    0    |    14   |
|----------|-------------------------------|---------|---------|
|    add   |           i_2_fu_140          |    0    |    14   |
|----------|-------------------------------|---------|---------|
| bitselect|         tobool_fu_160         |    0    |    9    |
|----------|-------------------------------|---------|---------|
|    xor   |        xor_ln36_fu_150        |    0    |    6    |
|----------|-------------------------------|---------|---------|
|          |   send_data_read_read_fu_72   |    0    |    0    |
|   read   | received_data_read_read_fu_78 |    0    |    0    |
|          |     miso_read_read_fu_107     |    0    |    0    |
|----------|-------------------------------|---------|---------|
| nbreadreq|     tmp_2_nbreadreq_fu_84     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        grp_write_fu_92        |    0    |    0    |
|   write  |    write_ln36_write_fu_100    |    0    |    0    |
|          |     write_ln0_write_fu_114    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln30_fu_146       |    0    |    0    |
|          |       trunc_ln44_fu_176       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |        zext_ln36_fu_156       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|     received_data_2_fu_180    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    43   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       i_reg_197       |    7   |
|   icmp_ln30_reg_212   |    1   |
|received_data_1_reg_204|   32   |
|     tmp_2_reg_221     |    1   |
|     tobool_reg_216    |    1   |
+-----------------------+--------+
|         Total         |   42   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  |
|-----------------|------|------|------|--------||---------|
| grp_write_fu_92 |  p2  |   2  |   1  |    2   |
|-----------------|------|------|------|--------||---------|
|      Total      |      |      |      |    2   ||  0.489  |
|-----------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   43   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |   42   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   42   |   43   |
+-----------+--------+--------+--------+
