# PES_Ripple-CA

## Installation
For installation and more details regarding iverilog, yosys and gtkwave, refer to :

https://github.com/Vinodkumar8318/pes_asic_class

## Simulation

+ `iverilog PES_RCA.v PES_FA.v PES_RCA_TB.v`
+ `./a.out`
+ `gtkwave PES_RCA.vcd`



![Screenshot from 2023-10-18 16-32-24](https://github.com/Vinodkumar8318/PES_Ripple-CA/assets/142583979/a8db44b0-fe09-4a7b-b27f-05a4f7ac4660)

![Screenshot from 2023-10-18 16-36-16](https://github.com/Vinodkumar8318/PES_Ripple-CA/assets/142583979/8fb70553-021e-41cf-b1d2-95dae4e9a2c2)

![Screenshot from 2023-10-18 16-40-36](https://github.com/Vinodkumar8318/PES_Ripple-CA/assets/142583979/d4797e84-6995-494d-94dc-b7b38d3723f2)


## Synthesis
+ Invoke `yosys`
+ `read_liberty -lib lib/sky130_fd_sc_hd__tt_025C_1v80.lib`
+ `read_verilog PES_RCA.v PES_FA.v`
+ `synth -top PES_RCA`
+ `dfflibmap -liberty lib/sky130_fd_sc_hd__tt_025C_1v80.lib `
+ `abc -liberty lib/sky130_fd_sc_hd__tt_025C_1v80.lib`
+ `flatten`
+ `write_verilog PES_RCA_netlist.v`
+ `show PES_RCA`

![Screenshot from 2023-10-18 16-55-51](https://github.com/Vinodkumar8318/PES_Ripple-CA/assets/142583979/7ac40242-1ac8-471f-a72e-9232669049d5)


![Screenshot from 2023-10-18 16-59-28](https://github.com/Vinodkumar8318/PES_Ripple-CA/assets/142583979/e2a7649c-6ea4-44db-8516-037246e29121)



## Gate-Level Simulation

+ `iverilog my_lib/verilog_model/primitives.v my_lib/verilog_model/sky130_fd_sc_hd.v PES_RCA_netlist.v PES_RCA_TB.v`
+ `./a.out`
+ `gtkwave PES_RCA.vcd`


![Screenshot from 2023-10-18 17-11-32](https://github.com/Vinodkumar8318/PES_Ripple-CA/assets/142583979/4a17c7d8-2655-48d7-bc16-b6296053f8b1)


![Screenshot from 2023-10-18 17-12-11](https://github.com/Vinodkumar8318/PES_Ripple-CA/assets/142583979/fe61ee59-7b16-4340-bcf8-5ad0ef8a30fa)

 
![Screenshot from 2023-10-18 17-09-35](https://github.com/Vinodkumar8318/PES_Ripple-CA/assets/142583979/6e27ee1b-5b05-440a-88b8-9565190c18ee)


We can observe that output of functional simulation is matching with the output of gate level simulation, this means that the netlist generated by yosys is correct.
