Info: Generated by version: 23.4 build 66
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_clock_in.ip --block-symbol-file --output-directory=/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_clock_in --family="Agilex 7" --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_clock_in.ip --synthesis=VERILOG --output-directory=/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_clock_in --family="Agilex 7" --part=AGFB014R24B2E2V
Info: qsys_top_clock_in: "Transforming system: qsys_top_clock_in"
Info: qsys_top_clock_in: "Naming system components in system: qsys_top_clock_in"
Info: qsys_top_clock_in: "Processing generation queue"
Info: qsys_top_clock_in: "Generating: qsys_top_clock_in"
Info: qsys_top_clock_in: Done "qsys_top_clock_in" with 1 modules, 1 files
Info: Finished: Create HDL design files for synthesis
