# Verilog 8-bit Register

This project implements a simple 8-bit register with enable and reset control.

## ðŸ”§ Files

- `register.v`: RTL implementation
- `register_tb.v`: Testbench for simulation
- `register_wave.png`: Simulation waveform output

## ðŸ§ª Features

- Asynchronous reset
- Enable-controlled input
- Simulated with Vivado 2025.1

## ðŸ“˜ How to run

Use Vivado's simulator (xsim) to run the testbench:
