Alaa R. Alameldeen , David A. Wood, Adaptive Cache Compression for High-Performance Processors, Proceedings of the 31st annual international symposium on Computer architecture, p.212, June 19-23, 2004, München, Germany
Alameldeen, A. R. and Wood, D. A. 2004b. Frequent pattern compression: A significance-based compression scheme for l2 caches. Tech. rep., University of Wisconsin-Madison.
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Chen, S., Gibbons, P. B., and Nath, S. 2011. Rethinking database algorithms for phase change memory. In Proceedings of the 5th Biennial Conference on Innovative Data Systems Research. 21--31.
Choi, Y., Song, I., Park, M.-H., Chung, H., Chang, S., Cho, B., Kim, J., Oh, Y., Kwon, D., Sunwoo, J., Shin, J., Rho, Y., Lee, C., Kang, M. G., Lee, J., Kwon, Y., Kim, S., Kim, J., Lee, Y.-J., Wang, Q., Cha, S., Ahn, S., Horii, H., Lee, J., Kim, K., Joo, H., Lee, K., Lee, Y.-T., Yoo, J., and Jeong, G. 2012. A 20nm 1.8v 8gb pram with 40mb/s program bandwidth. In IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 46--48.
CPU2006. Spec cpu2006: http://www.spec.org/cpu2006/docs/readme1st.html.
Das, R., Mishra, A., Nicopoulos, C., Park, D., Narayanan, V., Iyer, R., Yousif, M., and Das, C. 2008. Performance and power optimization through data compression in network-on-chip architectures. In Proceedings of the 14th International Symposium on High-Performance Computer Architecture (HPCA'08). 215--225.
Howard David , Chris Fallin , Eugene Gorbatov , Ulf R. Hanebutte , Onur Mutlu, Memory power management via dynamic voltage/frequency scaling, Proceedings of the 8th ACM international conference on Autonomic computing, June 14-18, 2011, Karlsruhe, Germany[doi>10.1145/1998582.1998590]
Douglis, F. 1993. The compression cache: Using on-line compression to extend physical memory. In Proceedings of the 1993 Winter USENIX Conference. 519--529.
Magnus Ekman , Per Stenstrom, A Robust Main-Memory Compression Scheme, Proceedings of the 32nd annual international symposium on Computer Architecture, p.74-85, June 04-08, 2005[doi>10.1109/ISCA.2005.6]
Alexandre P. Ferreira , Miao Zhou , Santiago Bock , Bruce Childers , Rami Melhem , Daniel Mossé, Increasing PCM main memory lifetime, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
P. Franaszek , J. Robinson , J. Thomas, Parallel compression with cooperative dictionary construction, Proceedings of the  Conference on Data Compression, p.200, March 31-April 03, 1996
Hoelzle, U. and Barroso, L. 2009. The datacenter as a computer. www.intel.com.
Intel. 2011. Transform mission-critical computing. www.intel.com.
Kim, I., Cho, S., Im, D., Cho, E., Kim, D., Oh, G., Ahn, D., Park, S., Nam, S., Moon, J., and Chung, C. 2010. High performance pram cell scalable to sub-20nm technology with below 4f2 cell size, extendable to dram applications. In Proceedings of the Symposium on VLSI Technology (VLSIT'10). 203--204.
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
Charles Lefurgy , Karthick Rajamani , Freeman Rawson , Wes Felter , Michael Kistler , Tom W. Keller, Energy Management for Commercial Servers, Computer, v.36 n.12, p.39-48, December 2003[doi>10.1109/MC.2003.1250880]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Krishna T. Malladi , Benjamin C. Lee , Frank A. Nothaft , Christos Kozyrakis , Karthika Periyathambi , Mark Horowitz, Towards energy-proportional datacenter memory with mobile DRAM, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Jeffrey C. Mogul , Eduardo Argollo , Mehul Shah , Paolo Faraboschi, Operating system support for NVM+DRAM hybrid main memory, Proceedings of the 12th conference on Hot topics in operating systems, p.14-14, May 18-20, 2009, Monte Verità, Switzerland
Qureshi, M., Franceschini, M., and Lastras-Montano, L. 2010a. Improving read performance of phase change memories via write cancellation and write pausing. In Proceedings of the 16th International Symposium on High-Performance Computer Architecture (HPCA'10). 1--11.
Moinuddin K. Qureshi , Michele M. Franceschini , Ashish Jagmohan , Luis A. Lastras, PreSET: improving performance of phase change memories by exploiting asymmetry in write times, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Moinuddin K. Qureshi , Michele M. Franceschini , Luis A. Lastras-Montaño , John P. Karidis, Morphable memory system: a robust architecture for exploiting multi-level phase change memories, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815981]
Moinuddin K. Qureshi , Aamer Jaleel , Yale N. Patt , Simon C. Steely , Joel Emer, Adaptive insertion policies for high performance caching, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250709]
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
Luiz E. Ramos , Eugene Gorbatov , Ricardo Bianchini, Page placement in hybrid memory systems, Proceedings of the international conference on Supercomputing, May 31-June 04, 2011, Tucson, Arizona, USA[doi>10.1145/1995896.1995911]
Saab, P. 2008. Scaling memcached at facebook, engineering note. Facebook.
B. Sinharoy , R. Kalla , W. J. Starke , H. Q. Le , R. Cargnoni , J. A. Van Norstrand , B. J. Ronchetti , J. Stuecheli , J. Leenstra , G. L. Guthrie , D. Q. Nguyen , B. Blaner , C. F. Marino , E. Retter , P. Williams, IBM POWER7 multicore server processor, IBM Journal of Research and Development, v.55 n.3, p.191-219, May 2011[doi>10.1147/JRD.2011.2127330]
Suel, T. and Memon, N. 2002. Algorithms for delta compression and remote file synchronization. In Lossless Compression Handbook.
R. B. Tremaine , P. A. Franaszek , J. T. Robinson , C. O. Schulz , T. B. Smith , M. E. Wazlowski , P. M. Bland, IBM memory expansion technology (MXT), IBM Journal of Research and Development, v.45 n.2, p.271-285, March 2001[doi>10.1147/rd.452.0271]
Wangyuan Zhang , Tao Li, Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.101-112, September 12-16, 2009[doi>10.1109/PACT.2009.30]
