static int F_1 ( void T_1 * V_1 , T_2 V_2 )\r\n{\r\nT_3 V_3 ;\r\nV_3 = F_2 ( V_1 + V_4 ) & 0xfffffcfc ;\r\nswitch ( V_2 ) {\r\ncase 8 :\r\nV_3 |= V_5 ;\r\nbreak;\r\ncase 16 :\r\nV_3 |= V_6 ;\r\nbreak;\r\ncase 32 :\r\nV_3 |= V_7 ;\r\nbreak;\r\ndefault:\r\nF_3 ( V_8 L_1 , V_2 ) ;\r\nreturn - V_9 ;\r\n}\r\nF_4 ( V_3 , V_1 + V_4 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_5 ( void T_1 * V_1 , T_2 V_10 , T_3 V_11 , T_3 V_12 ,\r\nT_2 V_13 , T_3 V_14 , T_3 V_15 , T_3 V_16 , T_3 V_17 ,\r\nT_3 * V_18 , T_3 V_19 , T_3 V_20 , T_3 V_21 , T_3 V_22 ,\r\nT_3 V_23 , T_3 V_24 , T_2 V_25 )\r\n{\r\nT_3 V_26 = 0 , V_27 , V_28 ;\r\nint V_29 ;\r\nif ( ! V_10 || V_10 > 3 ) {\r\nF_3 ( V_8 L_2 , V_10 ) ;\r\nreturn - V_9 ;\r\n}\r\nif ( V_10 != V_30 && ! V_18 && V_19 == V_14 ) {\r\nif ( V_21 < V_16 ) {\r\nV_26 |= 0x00008000 ;\r\nV_21 += V_11 - 1 ;\r\nV_16 += V_11 - 1 ;\r\n}\r\nif ( V_22 < V_17 ) {\r\nV_26 |= 0x00004000 ;\r\nV_22 += V_12 - 1 ;\r\nV_17 += V_12 - 1 ;\r\n}\r\n}\r\nif ( V_10 == V_30 ) {\r\nswitch ( V_25 ) {\r\ncase 0x00 :\r\ncase 0x5A :\r\ncase 0xF0 :\r\ncase 0xFF :\r\nbreak;\r\ndefault:\r\nF_3 ( V_8 L_3\r\nL_4 , V_25 ) ;\r\nreturn - V_9 ;\r\n}\r\n}\r\nV_29 = F_1 ( V_1 , V_13 ) ;\r\nif ( V_29 )\r\nreturn V_29 ;\r\nif ( V_10 != V_30 ) {\r\nif ( V_21 & ( V_10 == V_31 ? 0xFFFF8000 : 0xFFFFF000 )\r\n|| V_22 & 0xFFFFF000 ) {\r\nF_3 ( V_8 L_5\r\nL_6 , V_21 , V_22 ) ;\r\nreturn - V_9 ;\r\n}\r\nV_27 = V_21 | ( V_22 << 16 ) ;\r\nF_4 ( V_27 , V_1 + 0x08 ) ;\r\n}\r\nif ( V_16 & 0xFFFFF000 || V_17 & 0xFFFFF000 ) {\r\nF_3 ( V_8 L_7\r\nL_8 , V_16 , V_17 ) ;\r\nreturn - V_9 ;\r\n}\r\nV_27 = V_16 | ( V_17 << 16 ) ;\r\nF_4 ( V_27 , V_1 + 0x0C ) ;\r\nif ( ( V_11 - 1 ) & 0xFFFFF000 || ( V_12 - 1 ) & 0xFFFFF000 ) {\r\nF_3 ( V_8 L_9\r\nL_8 , V_11 , V_12 ) ;\r\nreturn - V_9 ;\r\n}\r\nV_27 = ( V_11 - 1 ) | ( ( V_12 - 1 ) << 16 ) ;\r\nF_4 ( V_27 , V_1 + 0x10 ) ;\r\nif ( V_10 != V_32 )\r\nF_4 ( V_23 , V_1 + 0x18 ) ;\r\nif ( V_10 == V_31 )\r\nF_4 ( V_24 , V_1 + 0x1C ) ;\r\nif ( V_10 != V_30 ) {\r\nV_27 = V_18 ? 0 : V_19 ;\r\nif ( V_14 & 0xE0000007 ) {\r\nF_3 ( V_8 L_5\r\nL_10 , V_27 ) ;\r\nreturn - V_9 ;\r\n}\r\nV_27 >>= 3 ;\r\nF_4 ( V_27 , V_1 + 0x30 ) ;\r\n}\r\nif ( V_14 & 0xE0000007 ) {\r\nF_3 ( V_8 L_11\r\nL_10 , V_14 ) ;\r\nreturn - V_9 ;\r\n}\r\nV_27 = V_14 >> 3 ;\r\nF_4 ( V_27 , V_1 + 0x34 ) ;\r\nif ( V_10 == V_30 )\r\nV_27 = 0 ;\r\nelse\r\nV_27 = V_20 ;\r\nif ( V_27 & 0xFFFFC007 || V_15 & 0xFFFFC007 ) {\r\nF_3 ( V_8 L_12 ,\r\nV_27 , V_15 ) ;\r\nreturn - V_9 ;\r\n}\r\nV_27 = V_33 | ( V_27 >> 3 ) | ( V_15 << ( 16 - 3 ) ) ;\r\nF_4 ( V_27 , V_1 + 0x38 ) ;\r\nif ( V_10 == V_30 )\r\nV_26 |= V_25 << 24 | 0x00002000 | 0x00000001 ;\r\nelse {\r\nV_26 |= 0xCC000000 ;\r\nif ( V_18 )\r\nV_26 |= 0x00000040 ;\r\nif ( V_10 == V_31 )\r\nV_26 |= 0x00000002 | 0x00000100 | 0x00020000 ;\r\nelse\r\nV_26 |= 0x00000001 ;\r\n}\r\nF_4 ( V_26 , V_1 ) ;\r\nif ( V_10 == V_30 || ! V_18 )\r\nreturn 0 ;\r\nV_27 = ( V_11 * V_12 * ( V_10 == V_31 ? 1 : ( V_13 >> 3 ) ) +\r\n3 ) >> 2 ;\r\nfor ( V_28 = 0 ; V_28 < V_27 ; V_28 ++ )\r\nF_4 ( V_18 [ V_28 ] , V_1 + V_34 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_6 ( void T_1 * V_1 , T_2 V_10 , T_3 V_11 , T_3 V_12 ,\r\nT_2 V_13 , T_3 V_14 , T_3 V_15 , T_3 V_16 , T_3 V_17 ,\r\nT_3 * V_18 , T_3 V_19 , T_3 V_20 , T_3 V_21 , T_3 V_22 ,\r\nT_3 V_23 , T_3 V_24 , T_2 V_25 )\r\n{\r\nT_3 V_26 = 0 , V_27 , V_28 ;\r\nint V_29 ;\r\nif ( ! V_10 || V_10 > 3 ) {\r\nF_3 ( V_8 L_13 , V_10 ) ;\r\nreturn - V_9 ;\r\n}\r\nif ( V_10 != V_30 && ! V_18 && V_19 == V_14 ) {\r\nif ( V_21 < V_16 ) {\r\nV_26 |= 0x00008000 ;\r\nV_21 += V_11 - 1 ;\r\nV_16 += V_11 - 1 ;\r\n}\r\nif ( V_22 < V_17 ) {\r\nV_26 |= 0x00004000 ;\r\nV_22 += V_12 - 1 ;\r\nV_17 += V_12 - 1 ;\r\n}\r\n}\r\nif ( V_10 == V_30 ) {\r\nswitch ( V_25 ) {\r\ncase 0x00 :\r\ncase 0x5A :\r\ncase 0xF0 :\r\ncase 0xFF :\r\nbreak;\r\ndefault:\r\nF_3 ( V_8 L_14\r\nL_4 , V_25 ) ;\r\nreturn - V_9 ;\r\n}\r\n}\r\nV_29 = F_1 ( V_1 , V_13 ) ;\r\nif ( V_29 )\r\nreturn V_29 ;\r\nif ( V_10 == V_30 )\r\nV_27 = 0 ;\r\nelse\r\nV_27 = V_20 ;\r\nif ( V_27 & 0xFFFFC007 || V_15 & 0xFFFFC007 ) {\r\nF_3 ( V_8 L_15 ,\r\nV_27 , V_15 ) ;\r\nreturn - V_9 ;\r\n}\r\nV_27 = ( V_27 >> 3 ) | ( V_15 << ( 16 - 3 ) ) ;\r\nF_4 ( V_27 , V_1 + 0x08 ) ;\r\nif ( ( V_11 - 1 ) & 0xFFFFF000 || ( V_12 - 1 ) & 0xFFFFF000 ) {\r\nF_3 ( V_8 L_16\r\nL_8 , V_11 , V_12 ) ;\r\nreturn - V_9 ;\r\n}\r\nV_27 = ( V_11 - 1 ) | ( ( V_12 - 1 ) << 16 ) ;\r\nF_4 ( V_27 , V_1 + 0x0C ) ;\r\nif ( V_16 & 0xFFFFF000 || V_17 & 0xFFFFF000 ) {\r\nF_3 ( V_8 L_17\r\nL_8 , V_16 , V_17 ) ;\r\nreturn - V_9 ;\r\n}\r\nV_27 = V_16 | ( V_17 << 16 ) ;\r\nF_4 ( V_27 , V_1 + 0x10 ) ;\r\nif ( V_14 & 0xE0000007 ) {\r\nF_3 ( V_8 L_18\r\nL_10 , V_14 ) ;\r\nreturn - V_9 ;\r\n}\r\nV_27 = V_14 >> 3 ;\r\nF_4 ( V_27 , V_1 + 0x14 ) ;\r\nif ( V_10 != V_30 ) {\r\nif ( V_21 & ( V_10 == V_31 ? 0xFFFF8000 : 0xFFFFF000 )\r\n|| V_22 & 0xFFFFF000 ) {\r\nF_3 ( V_8 L_19\r\nL_6 , V_21 , V_22 ) ;\r\nreturn - V_9 ;\r\n}\r\nV_27 = V_21 | ( V_22 << 16 ) ;\r\nF_4 ( V_27 , V_1 + 0x18 ) ;\r\nV_27 = V_18 ? 0 : V_19 ;\r\nif ( V_14 & 0xE0000007 ) {\r\nF_3 ( V_8 L_19\r\nL_10 , V_27 ) ;\r\nreturn - V_9 ;\r\n}\r\nV_27 >>= 3 ;\r\nF_4 ( V_27 , V_1 + 0x1C ) ;\r\n}\r\nif ( V_10 == V_30 ) {\r\nF_4 ( V_23 , V_1 + 0x58 ) ;\r\n} else if ( V_10 == V_31 ) {\r\nF_4 ( V_23 , V_1 + 0x4C ) ;\r\nF_4 ( V_24 , V_1 + 0x50 ) ;\r\n}\r\nif ( V_10 == V_30 )\r\nV_26 |= V_25 << 24 | 0x00002000 | 0x00000001 ;\r\nelse {\r\nV_26 |= 0xCC000000 ;\r\nif ( V_18 )\r\nV_26 |= 0x00000040 ;\r\nif ( V_10 == V_31 )\r\nV_26 |= 0x00000002 | 0x00000100 | 0x00020000 ;\r\nelse\r\nV_26 |= 0x00000001 ;\r\n}\r\nF_4 ( V_26 , V_1 ) ;\r\nif ( V_10 == V_30 || ! V_18 )\r\nreturn 0 ;\r\nV_27 = ( V_11 * V_12 * ( V_10 == V_31 ? 1 : ( V_13 >> 3 ) ) +\r\n3 ) >> 2 ;\r\nfor ( V_28 = 0 ; V_28 < V_27 ; V_28 ++ )\r\nF_4 ( V_18 [ V_28 ] , V_1 + V_34 ) ;\r\nreturn 0 ;\r\n}\r\nint F_7 ( struct V_35 * V_36 )\r\n{\r\nstruct V_37 * V_38 = V_36 -> V_39 ;\r\nvoid T_1 * V_1 ;\r\nT_3 V_40 = V_38 -> V_41 -> V_42 . V_43 ;\r\nV_1 = V_38 -> V_41 -> V_44 -> V_45 ;\r\nif ( ! V_1 ) {\r\nF_3 ( V_8 L_20\r\nL_21 ) ;\r\nreturn - V_46 ;\r\n}\r\nswitch ( V_40 ) {\r\ncase V_47 :\r\ncase V_48 :\r\ncase V_49 :\r\ncase V_50 :\r\ncase V_51 :\r\ncase V_52 :\r\ncase V_53 :\r\ncase V_54 :\r\ncase V_55 :\r\ncase V_56 :\r\nV_38 -> V_41 -> V_57 = F_5 ;\r\nbreak;\r\ncase V_58 :\r\ncase V_59 :\r\ncase V_60 :\r\nV_38 -> V_41 -> V_57 = F_6 ;\r\nbreak;\r\ndefault:\r\nV_38 -> V_41 -> V_57 = NULL ;\r\n}\r\nV_38 -> V_61 -= V_62 ;\r\nV_38 -> V_41 -> V_63 = V_38 -> V_61 ;\r\nV_38 -> V_64 += V_62 ;\r\nV_38 -> V_61 -= V_65 ;\r\nV_38 -> V_41 -> V_66 = V_38 -> V_61 ;\r\nV_38 -> V_64 += V_65 ;\r\n#if F_8 ( V_67 ) || F_8 ( V_68 )\r\nV_38 -> V_41 -> V_44 -> V_69 = 3 * V_70 * V_71 * 2 ;\r\nV_38 -> V_61 -= V_38 -> V_41 -> V_44 -> V_69 ;\r\nV_38 -> V_64 += V_38 -> V_41 -> V_44 -> V_69 ;\r\nV_38 -> V_41 -> V_44 -> V_72 = V_38 -> V_61 ;\r\n#endif\r\nF_9 ( V_38 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_9 ( struct V_37 * V_38 )\r\n{\r\nvoid T_1 * V_1 = V_38 -> V_41 -> V_44 -> V_45 ;\r\nint V_73 , V_28 ;\r\nT_3 V_74 , V_75 , V_76 , V_77 , V_78 ,\r\nV_79 , V_40 = V_38 -> V_41 -> V_42 . V_43 ;\r\nswitch ( V_38 -> V_41 -> V_42 . V_80 ) {\r\ncase V_81 :\r\nV_73 = 0x5c ;\r\nbreak;\r\ndefault:\r\nV_73 = 0x40 ;\r\nbreak;\r\n}\r\nfor ( V_28 = 0 ; V_28 <= V_73 ; V_28 += 4 )\r\nF_4 ( 0x0 , V_1 + V_28 ) ;\r\nswitch ( V_40 ) {\r\ncase V_54 :\r\ncase V_56 :\r\ncase V_58 :\r\ncase V_59 :\r\ncase V_60 :\r\nF_4 ( 0x00100000 , V_1 + V_82 ) ;\r\nF_4 ( 0x680A0000 , V_1 + V_83 ) ;\r\nF_4 ( 0x02000000 , V_1 + V_83 ) ;\r\nbreak;\r\ndefault:\r\nF_4 ( 0x00100000 , V_1 + V_84 ) ;\r\nF_4 ( 0x00000000 , V_1 + V_85 ) ;\r\nF_4 ( 0x00333004 , V_1 + V_85 ) ;\r\nF_4 ( 0x60000000 , V_1 + V_85 ) ;\r\nF_4 ( 0x61000000 , V_1 + V_85 ) ;\r\nF_4 ( 0x62000000 , V_1 + V_85 ) ;\r\nF_4 ( 0x63000000 , V_1 + V_85 ) ;\r\nF_4 ( 0x64000000 , V_1 + V_85 ) ;\r\nF_4 ( 0x7D000000 , V_1 + V_85 ) ;\r\nF_4 ( 0xFE020000 , V_1 + V_84 ) ;\r\nF_4 ( 0x00000000 , V_1 + V_85 ) ;\r\nbreak;\r\n}\r\nV_74 = V_38 -> V_41 -> V_66 ;\r\nV_75 = V_38 -> V_41 -> V_66 + V_65 - 1 ;\r\nV_76 = 0x50000000 | ( V_74 & 0xFFFFFF ) ;\r\nV_77 = 0x51000000 | ( V_75 & 0xFFFFFF ) ;\r\nV_78 = 0x52000000 | ( ( V_74 & 0xFF000000 ) >> 24 ) |\r\n( ( V_75 & 0xFF000000 ) >> 16 ) ;\r\nV_79 = 0x53000000 | ( V_65 >> 3 ) ;\r\nswitch ( V_40 ) {\r\ncase V_54 :\r\ncase V_56 :\r\ncase V_58 :\r\ncase V_59 :\r\ncase V_60 :\r\nV_76 |= 0x20000000 ;\r\nV_77 |= 0x20000000 ;\r\nV_78 |= 0x20000000 ;\r\nV_79 |= 0x20000000 ;\r\nF_4 ( 0x00100000 , V_1 + V_82 ) ;\r\nF_4 ( V_78 , V_1 + V_83 ) ;\r\nF_4 ( V_76 , V_1 + V_83 ) ;\r\nF_4 ( V_77 , V_1 + V_83 ) ;\r\nF_4 ( V_79 , V_1 + V_83 ) ;\r\nF_4 ( 0x74301001 , V_1 + V_83 ) ;\r\nF_4 ( 0x00000000 , V_1 + V_83 ) ;\r\nbreak;\r\ndefault:\r\nF_4 ( 0x00FE0000 , V_1 + V_84 ) ;\r\nF_4 ( 0x080003FE , V_1 + V_85 ) ;\r\nF_4 ( 0x0A00027C , V_1 + V_85 ) ;\r\nF_4 ( 0x0B000260 , V_1 + V_85 ) ;\r\nF_4 ( 0x0C000274 , V_1 + V_85 ) ;\r\nF_4 ( 0x0D000264 , V_1 + V_85 ) ;\r\nF_4 ( 0x0E000000 , V_1 + V_85 ) ;\r\nF_4 ( 0x0F000020 , V_1 + V_85 ) ;\r\nF_4 ( 0x1000027E , V_1 + V_85 ) ;\r\nF_4 ( 0x110002FE , V_1 + V_85 ) ;\r\nF_4 ( 0x200F0060 , V_1 + V_85 ) ;\r\nF_4 ( 0x00000006 , V_1 + V_85 ) ;\r\nF_4 ( 0x40008C0F , V_1 + V_85 ) ;\r\nF_4 ( 0x44000000 , V_1 + V_85 ) ;\r\nF_4 ( 0x45080C04 , V_1 + V_85 ) ;\r\nF_4 ( 0x46800408 , V_1 + V_85 ) ;\r\nF_4 ( V_78 , V_1 + V_85 ) ;\r\nF_4 ( V_76 , V_1 + V_85 ) ;\r\nF_4 ( V_77 , V_1 + V_85 ) ;\r\nF_4 ( V_79 , V_1 + V_85 ) ;\r\nbreak;\r\n}\r\nF_4 ( V_38 -> V_41 -> V_63 , V_1 + V_86 ) ;\r\nF_4 ( 0x0 , V_1 + V_87 ) ;\r\nF_4 ( 0x0 , V_1 + V_88 ) ;\r\nF_4 ( 0x0 , V_1 + V_89 ) ;\r\nF_4 ( 0x0 , V_1 + V_90 ) ;\r\nreturn;\r\n}\r\nvoid F_10 ( struct V_35 * V_36 , int V_91 )\r\n{\r\nstruct V_37 * V_38 = V_36 -> V_39 ;\r\nT_3 V_92 , V_93 = V_38 -> V_93 ;\r\nV_92 = F_2 ( V_38 -> V_41 -> V_44 -> V_45 + V_86 ) ;\r\nswitch ( V_91 ) {\r\ncase V_94 :\r\nV_92 |= 0x1 ;\r\nbreak;\r\ncase V_95 :\r\nV_92 &= 0xFFFFFFFE ;\r\nbreak;\r\n}\r\nswitch ( V_93 ) {\r\ncase V_96 :\r\nV_92 |= 0x80000000 ;\r\nbreak;\r\ncase V_97 :\r\ndefault:\r\nV_92 &= 0x7FFFFFFF ;\r\n}\r\nF_4 ( V_92 , V_38 -> V_41 -> V_44 -> V_45 + V_86 ) ;\r\n}\r\nvoid F_11 ( struct V_35 * V_36 )\r\n{\r\nstruct V_37 * V_38 = V_36 -> V_39 ;\r\nint V_98 = 0 ;\r\nT_3 V_99 ;\r\nvoid T_1 * V_1 = V_38 -> V_41 -> V_44 -> V_45 ;\r\nswitch ( V_38 -> V_41 -> V_42 . V_80 ) {\r\ncase V_100 :\r\ncase V_81 :\r\nV_99 = V_101 | V_102 |\r\nV_103 ;\r\nbreak;\r\ndefault:\r\nwhile ( ! ( F_2 ( V_1 + V_104 ) &\r\nV_105 ) && ( V_98 < V_106 ) ) {\r\nV_98 ++ ;\r\nF_12 () ;\r\n}\r\nV_99 = V_107 | V_108 | V_109 ;\r\nbreak;\r\n}\r\nwhile ( ( F_2 ( V_1 + V_104 ) & V_99 ) && ( V_98 < V_106 ) ) {\r\nV_98 ++ ;\r\nF_12 () ;\r\n}\r\nif ( V_98 >= V_106 )\r\nF_3 ( V_110 L_22 ) ;\r\n}
