#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x566e907abdd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x566e9079fac0 .scope module, "alu_decoder" "alu_decoder" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "opb5";
    .port_info 4 /OUTPUT 4 "ALUControl";
o0x7edcc52e60d8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7edcc52e6108 .functor BUFZ 1, C4<z>; HiZ drive
L_0x566e907efc20 .functor AND 1, o0x7edcc52e60d8, o0x7edcc52e6108, C4<1>, C4<1>;
v0x566e907c4e60_0 .var "ALUControl", 3 0;
o0x7edcc52e6048 .functor BUFZ 2, C4<zz>; HiZ drive
v0x566e907c4f30_0 .net "ALUOp", 1 0, o0x7edcc52e6048;  0 drivers
v0x566e907a05b0_0 .net "RtypeSub", 0 0, L_0x566e907efc20;  1 drivers
o0x7edcc52e60a8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x566e907bfb30_0 .net "funct3", 2 0, o0x7edcc52e60a8;  0 drivers
v0x566e907bdd00_0 .net "funct7b5", 0 0, o0x7edcc52e60d8;  0 drivers
v0x566e907bbde0_0 .net "opb5", 0 0, o0x7edcc52e6108;  0 drivers
E_0x566e9070bb60 .event anyedge, v0x566e907c4f30_0, v0x566e907bfb30_0, v0x566e907a05b0_0;
S_0x566e9079d780 .scope module, "data_memory" "data_memory" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /OUTPUT 32 "RD";
L_0x566e907efdf0 .functor BUFZ 32, L_0x566e907efcf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7edcc52e6228 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x566e907985e0_0 .net "A", 31 0, o0x7edcc52e6228;  0 drivers
v0x566e907d8500_0 .net "RD", 31 0, L_0x566e907efdf0;  1 drivers
o0x7edcc52e6288 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x566e907d85e0_0 .net "WD", 31 0, o0x7edcc52e6288;  0 drivers
o0x7edcc52e62b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x566e907d86a0_0 .net "WE", 0 0, o0x7edcc52e62b8;  0 drivers
v0x566e907d8760_0 .net *"_ivl_0", 31 0, L_0x566e907efcf0;  1 drivers
o0x7edcc52e6318 .functor BUFZ 1, C4<z>; HiZ drive
v0x566e907d8840_0 .net "clk", 0 0, o0x7edcc52e6318;  0 drivers
v0x566e907d8900 .array "mem", 65535 0, 31 0;
E_0x566e9070ba20 .event posedge, v0x566e907d8840_0;
L_0x566e907efcf0 .array/port v0x566e907d8900, o0x7edcc52e6228;
S_0x566e90796540 .scope module, "single_cycle_cpu_tb" "single_cycle_cpu_tb" 5 1;
 .timescale -9 -10;
v0x566e907efac0_0 .var "clk", 0 0;
v0x566e907efb60_0 .var "rst", 0 0;
S_0x566e907d8a60 .scope module, "dut" "single_cycle_cpu" 5 5, 6 1 0, S_0x566e90796540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
P_0x566e907d8c60 .param/l "ADDR_WIDTH" 1 6 61, +C4<00000000000000000000000000000101>;
P_0x566e907d8ca0 .param/l "DATA_WIDTH" 1 6 60, +C4<00000000000000000000000000100000>;
P_0x566e907d8ce0 .param/l "REG_COUNT" 1 6 62, +C4<00000000000000000000000000100000>;
L_0x566e908017e0 .functor OR 1, v0x566e907efb60_0, L_0x566e907f0010, C4<0>, C4<0>;
v0x566e907ed1b0_0 .net *"_ivl_15", 4 0, L_0x566e90802ab0;  1 drivers
v0x566e907ed2b0_0 .net *"_ivl_17", 2 0, L_0x566e90802c60;  1 drivers
v0x566e907ed390_0 .net "clk", 0 0, v0x566e907efac0_0;  1 drivers
v0x566e907ed430_0 .net "rst", 0 0, v0x566e907efb60_0;  1 drivers
v0x566e907ed4d0_0 .net "s_ALUControl", 2 0, L_0x566e90803fc0;  1 drivers
v0x566e907ed5e0_0 .net "s_ALUControl_reg", 2 0, v0x566e907dba20_0;  1 drivers
v0x566e907ed6a0_0 .net "s_ALUControl_reg_mem", 2 0, L_0x566e908032d0;  1 drivers
v0x566e907ed770_0 .net "s_ALUResult", 31 0, v0x566e907eb080_0;  1 drivers
v0x566e907ed860_0 .net "s_ALUResult_reg", 31 0, v0x566e907da060_0;  1 drivers
v0x566e907ed920_0 .net "s_ALUSrc", 0 0, L_0x566e90804130;  1 drivers
v0x566e907ed9e0_0 .net "s_ALUSrc_reg", 0 0, v0x566e907dbb20_0;  1 drivers
v0x566e907eda80_0 .net "s_ALUSrc_reg_mem", 0 0, L_0x566e908033c0;  1 drivers
v0x566e907edb20_0 .net "s_ImmExt", 31 0, v0x566e907ea2e0_0;  1 drivers
v0x566e907edbc0_0 .net "s_ImmExt_reg", 31 0, L_0x566e90802690;  1 drivers
v0x566e907edcb0_0 .net "s_ImmSrc", 1 0, L_0x566e908041d0;  1 drivers
v0x566e907edd90_0 .net "s_ImmSrc_reg", 1 0, v0x566e907dbc80_0;  1 drivers
v0x566e907edea0_0 .net "s_ImmSrc_reg_mem", 1 0, L_0x566e908034e0;  1 drivers
v0x566e907ee090_0 .net "s_Instr", 31 0, v0x566e907ea970_0;  1 drivers
v0x566e907ee150_0 .net "s_Instr_ctrl_idex", 4 0, L_0x566e908036b0;  1 drivers
v0x566e907ee210_0 .net "s_Instr_ctrl_memwb", 4 0, L_0x566e908043f0;  1 drivers
v0x566e907ee2d0_0 .net "s_Instr_reg", 31 0, L_0x566e90801240;  1 drivers
v0x566e907ee3c0_0 .net "s_MemWrite", 0 0, L_0x566e90803f20;  1 drivers
v0x566e907ee480_0 .net "s_MemWrite_reg", 0 0, v0x566e907dbe70_0;  1 drivers
v0x566e907ee520_0 .net "s_MemWrite_reg_mem", 0 0, L_0x566e908031c0;  1 drivers
v0x566e907ee610_0 .net "s_PC", 31 0, v0x566e907e6c60_0;  1 drivers
v0x566e907ee6b0_0 .net "s_PCSrc", 0 0, L_0x566e90803900;  1 drivers
v0x566e907ee770_0 .net "s_PCSrc_reg", 0 0, L_0x566e908027a0;  1 drivers
v0x566e907ee810_0 .net "s_PCSrc_reg_mem", 0 0, L_0x566e90803020;  1 drivers
v0x566e907ee8b0_0 .net "s_RD1_reg", 31 0, L_0x566e90801ce0;  1 drivers
v0x566e907ee970_0 .net "s_RD2_reg", 31 0, L_0x566e90802360;  1 drivers
v0x566e907eea80_0 .net "s_ReadData", 31 0, v0x566e907e9c50_0;  1 drivers
v0x566e907eeb90_0 .net "s_ReadData_reg", 31 0, L_0x566e908060f0;  1 drivers
v0x566e907eeca0_0 .net "s_RegWrite", 0 0, L_0x566e90804350;  1 drivers
v0x566e907eef50_0 .net "s_RegWrite_reg", 0 0, v0x566e907dbff0_0;  1 drivers
v0x566e907eeff0_0 .net "s_RegWrite_reg_mem", 0 0, L_0x566e90803580;  1 drivers
v0x566e907ef090_0 .net "s_Result", 31 0, L_0x566e90807300;  1 drivers
v0x566e907ef180_0 .net "s_ResultSrc", 0 0, L_0x566e90803d20;  1 drivers
v0x566e907ef220_0 .net "s_ResultSrc_reg", 0 0, v0x566e907dc0b0_0;  1 drivers
v0x566e907ef2c0_0 .net "s_ResultSrc_reg_mem", 0 0, L_0x566e90803120;  1 drivers
v0x566e907ef360_0 .net "s_SrcA", 31 0, v0x566e907ec5a0_0;  1 drivers
v0x566e907ef400_0 .net "s_SrcB", 31 0, L_0x566e908046e0;  1 drivers
v0x566e907ef510_0 .net "s_WriteData", 31 0, v0x566e907ecfb0_0;  1 drivers
v0x566e907ef5d0_0 .net "s_Zero", 0 0, L_0x566e90805000;  1 drivers
v0x566e907ef670_0 .net "s_branchFlag", 0 0, L_0x566e90803860;  1 drivers
v0x566e907ef710_0 .net "s_branchFlag_ex", 0 0, v0x566e907dbbe0_0;  1 drivers
v0x566e907ef7b0_0 .net "s_flush_INST_CTRL_ID", 0 0, L_0x566e907f0010;  1 drivers
v0x566e907ef880_0 .net "s_funct3_idex", 2 0, L_0x566e908039a0;  1 drivers
v0x566e907ef920_0 .net "s_jumpAddress", 31 0, v0x566e907dc470_0;  1 drivers
v0x566e907ef9c0_0 .net "s_jumpFlag", 0 0, v0x566e907dbd60_0;  1 drivers
L_0x566e90802500 .part v0x566e907ea970_0, 15, 5;
L_0x566e908025f0 .part v0x566e907ea970_0, 20, 5;
L_0x566e90802700 .part v0x566e907ea970_0, 7, 25;
L_0x566e90802860 .part v0x566e907ea970_0, 0, 7;
L_0x566e90802930 .part v0x566e907ea970_0, 12, 3;
L_0x566e908029d0 .part v0x566e907ea970_0, 30, 1;
L_0x566e90802ab0 .part v0x566e907ea970_0, 7, 5;
L_0x566e90802c60 .part v0x566e907ea970_0, 12, 3;
LS_0x566e90802d50_0_0 .concat [ 3 1 5 1], L_0x566e90802c60, v0x566e907dbbe0_0, L_0x566e90802ab0, v0x566e907dbff0_0;
LS_0x566e90802d50_0_4 .concat [ 2 1 3 1], v0x566e907dbc80_0, v0x566e907dbb20_0, v0x566e907dba20_0, v0x566e907dbe70_0;
LS_0x566e90802d50_0_8 .concat [ 1 1 0 0], v0x566e907dc0b0_0, L_0x566e908027a0;
L_0x566e90802d50 .concat [ 10 7 2 0], LS_0x566e90802d50_0_0, LS_0x566e90802d50_0_4, LS_0x566e90802d50_0_8;
L_0x566e90803020 .part v0x566e907eb790_0, 18, 1;
L_0x566e90803120 .part v0x566e907eb790_0, 17, 1;
L_0x566e908031c0 .part v0x566e907eb790_0, 16, 1;
L_0x566e908032d0 .part v0x566e907eb790_0, 13, 3;
L_0x566e908033c0 .part v0x566e907eb790_0, 12, 1;
L_0x566e908034e0 .part v0x566e907eb790_0, 10, 2;
L_0x566e90803580 .part v0x566e907eb790_0, 9, 1;
L_0x566e908036b0 .part v0x566e907eb790_0, 4, 5;
L_0x566e90803860 .part v0x566e907eb790_0, 3, 1;
L_0x566e908039a0 .part v0x566e907eb790_0, 0, 3;
LS_0x566e90803a40_0_0 .concat [ 5 1 2 1], L_0x566e908036b0, L_0x566e90803580, L_0x566e908034e0, L_0x566e908033c0;
LS_0x566e90803a40_0_4 .concat [ 3 1 1 1], L_0x566e908032d0, L_0x566e908031c0, L_0x566e90803120, L_0x566e90803020;
L_0x566e90803a40 .concat [ 9 6 0 0], LS_0x566e90803a40_0_0, LS_0x566e90803a40_0_4;
L_0x566e90803900 .part v0x566e907ebe90_0, 14, 1;
L_0x566e90803d20 .part v0x566e907ebe90_0, 13, 1;
L_0x566e90803f20 .part v0x566e907ebe90_0, 12, 1;
L_0x566e90803fc0 .part v0x566e907ebe90_0, 9, 3;
L_0x566e90804130 .part v0x566e907ebe90_0, 8, 1;
L_0x566e908041d0 .part v0x566e907ebe90_0, 6, 2;
L_0x566e90804350 .part v0x566e907ebe90_0, 5, 1;
L_0x566e908043f0 .part v0x566e907ebe90_0, 0, 5;
L_0x566e90806ec0 .part L_0x566e908039a0, 0, 2;
L_0x566e90806fb0 .part v0x566e907da060_0, 0, 4;
L_0x566e90807260 .part L_0x566e908039a0, 2, 1;
S_0x566e907d8e70 .scope module, "alu1" "alu" 6 217, 7 1 0, S_0x566e907d8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 1 "Zero";
    .port_info 4 /OUTPUT 32 "ALUResult";
L_0x566e90803260 .functor AND 1, L_0x566e90805220, L_0x566e908052c0, C4<1>, C4<1>;
L_0x566e90805400 .functor NOT 32, L_0x566e908046e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x566e908058b0 .functor AND 1, L_0x566e908056d0, L_0x566e908057c0, C4<1>, C4<1>;
L_0x566e908059c0 .functor AND 32, v0x566e907ec5a0_0, L_0x566e908046e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x566e90805a30 .functor OR 32, v0x566e907ec5a0_0, L_0x566e908046e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x566e90805e40 .functor XOR 1, L_0x566e90805b90, L_0x566e90805c90, C4<0>, C4<0>;
v0x566e907d9f60_0 .net "ALUControl", 2 0, L_0x566e908032d0;  alias, 1 drivers
v0x566e907da060_0 .var "ALUResult", 31 0;
v0x566e907da140_0 .net "SrcA", 31 0, v0x566e907ec5a0_0;  alias, 1 drivers
v0x566e907da210_0 .net "SrcB", 31 0, L_0x566e908046e0;  alias, 1 drivers
v0x566e907da2d0_0 .net "Zero", 0 0, L_0x566e90805000;  alias, 1 drivers
L_0x7edcc529d600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x566e907da390_0 .net/2u *"_ivl_0", 31 0, L_0x7edcc529d600;  1 drivers
v0x566e907da470_0 .net *"_ivl_11", 0 0, L_0x566e90803260;  1 drivers
v0x566e907da530_0 .net *"_ivl_12", 31 0, L_0x566e90805400;  1 drivers
v0x566e907da610_0 .net *"_ivl_17", 0 0, L_0x566e908055f0;  1 drivers
v0x566e907da6f0_0 .net *"_ivl_19", 0 0, L_0x566e908056d0;  1 drivers
v0x566e907da7b0_0 .net *"_ivl_21", 0 0, L_0x566e908057c0;  1 drivers
L_0x7edcc529d648 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x566e907da890_0 .net/2u *"_ivl_30", 30 0, L_0x7edcc529d648;  1 drivers
v0x566e907da970_0 .net *"_ivl_36", 0 0, L_0x566e90805b90;  1 drivers
v0x566e907daa50_0 .net *"_ivl_38", 0 0, L_0x566e90805c90;  1 drivers
v0x566e907dab30_0 .net *"_ivl_39", 0 0, L_0x566e90805e40;  1 drivers
v0x566e907dac10_0 .net *"_ivl_42", 0 0, L_0x566e90805f40;  1 drivers
v0x566e907dacf0_0 .net *"_ivl_44", 0 0, L_0x566e90806160;  1 drivers
v0x566e907dadd0_0 .net *"_ivl_45", 0 0, L_0x566e90806200;  1 drivers
v0x566e907daeb0_0 .net *"_ivl_5", 0 0, L_0x566e908050f0;  1 drivers
v0x566e907daf90_0 .net *"_ivl_7", 0 0, L_0x566e90805220;  1 drivers
v0x566e907db050_0 .net *"_ivl_9", 0 0, L_0x566e908052c0;  1 drivers
v0x566e907db130_0 .net "adder_cin", 0 0, L_0x566e908058b0;  1 drivers
v0x566e907db1d0_0 .net "adder_out", 31 0, L_0x566e90804930;  1 drivers
v0x566e907db2a0_0 .net "and_out", 31 0, L_0x566e908059c0;  1 drivers
v0x566e907db360_0 .net "b_mux", 31 0, L_0x566e90805500;  1 drivers
v0x566e907db450_0 .net "or_out", 31 0, L_0x566e90805a30;  1 drivers
v0x566e907db510_0 .net "slt_out", 31 0, L_0x566e90805aa0;  1 drivers
E_0x566e907c7500/0 .event anyedge, v0x566e907d9f60_0, v0x566e907d9de0_0, v0x566e907db2a0_0, v0x566e907db450_0;
E_0x566e907c7500/1 .event anyedge, v0x566e907db510_0;
E_0x566e907c7500 .event/or E_0x566e907c7500/0, E_0x566e907c7500/1;
L_0x566e90805000 .cmp/eq 32, v0x566e907da060_0, L_0x7edcc529d600;
L_0x566e908050f0 .part L_0x566e908032d0, 1, 1;
L_0x566e90805220 .reduce/nor L_0x566e908050f0;
L_0x566e908052c0 .part L_0x566e908032d0, 0, 1;
L_0x566e90805500 .functor MUXZ 32, L_0x566e908046e0, L_0x566e90805400, L_0x566e90803260, C4<>;
L_0x566e908055f0 .part L_0x566e908032d0, 1, 1;
L_0x566e908056d0 .reduce/nor L_0x566e908055f0;
L_0x566e908057c0 .part L_0x566e908032d0, 0, 1;
L_0x566e90805aa0 .concat8 [ 1 31 0 0], L_0x566e90806200, L_0x7edcc529d648;
L_0x566e90805b90 .part v0x566e907ec5a0_0, 31, 1;
L_0x566e90805c90 .part L_0x566e908046e0, 31, 1;
L_0x566e90805f40 .part v0x566e907ec5a0_0, 31, 1;
L_0x566e90806160 .part L_0x566e90804930, 31, 1;
L_0x566e90806200 .functor MUXZ 1, L_0x566e90806160, L_0x566e90805f40, L_0x566e90805e40, C4<>;
S_0x566e907d90f0 .scope module, "add" "adder" 7 16, 8 1 0, S_0x566e907d8e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7edcc529d570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x566e907d9320_0 .net *"_ivl_10", 0 0, L_0x7edcc529d570;  1 drivers
v0x566e907d9420_0 .net *"_ivl_11", 32 0, L_0x566e90804c00;  1 drivers
v0x566e907d9500_0 .net *"_ivl_13", 32 0, L_0x566e90804d40;  1 drivers
L_0x7edcc529d5b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x566e907d95f0_0 .net *"_ivl_16", 31 0, L_0x7edcc529d5b8;  1 drivers
v0x566e907d96d0_0 .net *"_ivl_17", 32 0, L_0x566e90804ec0;  1 drivers
v0x566e907d9800_0 .net *"_ivl_3", 32 0, L_0x566e90804a20;  1 drivers
L_0x7edcc529d528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x566e907d98e0_0 .net *"_ivl_6", 0 0, L_0x7edcc529d528;  1 drivers
v0x566e907d99c0_0 .net *"_ivl_7", 32 0, L_0x566e90804ac0;  1 drivers
v0x566e907d9aa0_0 .net "a", 31 0, v0x566e907ec5a0_0;  alias, 1 drivers
v0x566e907d9b80_0 .net "b", 31 0, L_0x566e90805500;  alias, 1 drivers
v0x566e907d9c60_0 .net "cin", 0 0, L_0x566e908058b0;  alias, 1 drivers
v0x566e907d9d20_0 .net "cout", 0 0, L_0x566e90804890;  1 drivers
v0x566e907d9de0_0 .net "result", 31 0, L_0x566e90804930;  alias, 1 drivers
L_0x566e90804890 .part L_0x566e90804ec0, 32, 1;
L_0x566e90804930 .part L_0x566e90804ec0, 0, 32;
L_0x566e90804a20 .concat [ 32 1 0 0], v0x566e907ec5a0_0, L_0x7edcc529d528;
L_0x566e90804ac0 .concat [ 32 1 0 0], L_0x566e90805500, L_0x7edcc529d570;
L_0x566e90804c00 .arith/sum 33, L_0x566e90804a20, L_0x566e90804ac0;
L_0x566e90804d40 .concat [ 1 32 0 0], L_0x566e908058b0, L_0x7edcc529d5b8;
L_0x566e90804ec0 .arith/sum 33, L_0x566e90804c00, L_0x566e90804d40;
S_0x566e907db6c0 .scope module, "ctrl1" "control_unit" 6 136, 9 1 0, S_0x566e907d8a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "PCSrc";
    .port_info 1 /OUTPUT 1 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 3 "ALUControl";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 2 "ImmSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 32 "jumpAddress";
    .port_info 9 /OUTPUT 1 "Branch";
    .port_info 10 /INPUT 7 "op";
    .port_info 11 /INPUT 3 "funct3";
    .port_info 12 /INPUT 1 "funct7";
    .port_info 13 /INPUT 1 "Zero";
L_0x566e908027a0 .functor AND 1, L_0x566e90805000, v0x566e907dbbe0_0, C4<1>, C4<1>;
v0x566e907dba20_0 .var "ALUControl", 2 0;
v0x566e907dbb20_0 .var "ALUSrc", 0 0;
v0x566e907dbbe0_0 .var "Branch", 0 0;
v0x566e907dbc80_0 .var "ImmSrc", 1 0;
v0x566e907dbd60_0 .var "Jump", 0 0;
v0x566e907dbe70_0 .var "MemWrite", 0 0;
v0x566e907dbf30_0 .net "PCSrc", 0 0, L_0x566e908027a0;  alias, 1 drivers
v0x566e907dbff0_0 .var "RegWrite", 0 0;
v0x566e907dc0b0_0 .var "ResultSrc", 0 0;
v0x566e907dc170_0 .net "Zero", 0 0, L_0x566e90805000;  alias, 1 drivers
v0x566e907dc210_0 .var "alu_mode", 1 0;
v0x566e907dc2d0_0 .net "funct3", 2 0, L_0x566e90802930;  1 drivers
v0x566e907dc3b0_0 .net "funct7", 0 0, L_0x566e908029d0;  1 drivers
v0x566e907dc470_0 .var "jumpAddress", 31 0;
v0x566e907dc550_0 .net "op", 6 0, L_0x566e90802860;  1 drivers
E_0x566e907c5a60 .event anyedge, v0x566e907dc210_0, v0x566e907dc2d0_0, v0x566e907dc550_0, v0x566e907dc3b0_0;
E_0x566e907c5aa0 .event anyedge, v0x566e907dc550_0;
S_0x566e907dc7f0 .scope module, "dataMem" "memTopo32LittleEndian" 6 236, 10 1 0, S_0x566e907d8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "size";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /INPUT 1 "sign_ext";
    .port_info 5 /INPUT 1 "writeEnable";
    .port_info 6 /OUTPUT 32 "dout";
P_0x566e907984c0 .param/l "ADDRESS_WIDTH" 0 10 3, +C4<00000000000000000000000000000100>;
P_0x566e90798500 .param/l "DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000100000>;
L_0x566e908060f0 .functor BUFZ 32, v0x566e907e1a90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x566e907e1df0_0 .net "addr", 3 0, L_0x566e90806fb0;  1 drivers
v0x566e907e1ed0_0 .net "byteEnable", 3 0, v0x566e907dcfc0_0;  1 drivers
v0x566e907e1fe0_0 .net "clk", 0 0, v0x566e907efac0_0;  alias, 1 drivers
v0x566e907e2080_0 .net "din", 31 0, v0x566e907ecfb0_0;  alias, 1 drivers
v0x566e907e2120_0 .net "dout", 31 0, L_0x566e908060f0;  alias, 1 drivers
v0x566e907e2230_0 .net "mem_dout", 31 0, L_0x566e90806c60;  1 drivers
v0x566e907e2340_0 .net "rdata", 31 0, v0x566e907e1a90_0;  1 drivers
v0x566e907e2400_0 .net "sign_ext", 0 0, L_0x566e90807260;  1 drivers
v0x566e907e24a0_0 .net "size", 1 0, L_0x566e90806ec0;  1 drivers
v0x566e907e25d0_0 .net "writeEnable", 0 0, L_0x566e908031c0;  alias, 1 drivers
L_0x566e90806460 .part L_0x566e90806fb0, 0, 2;
L_0x566e90806df0 .part L_0x566e90806fb0, 0, 2;
S_0x566e907dcc30 .scope module, "decoder" "byteEnableDecoder" 10 17, 11 1 0, S_0x566e907dc7f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "addr_offset";
    .port_info 1 /INPUT 2 "size";
    .port_info 2 /INPUT 1 "writeEnable";
    .port_info 3 /OUTPUT 4 "byteEnable";
v0x566e907dcec0_0 .net "addr_offset", 1 0, L_0x566e90806460;  1 drivers
v0x566e907dcfc0_0 .var "byteEnable", 3 0;
v0x566e907dd0a0_0 .net "size", 1 0, L_0x566e90806ec0;  alias, 1 drivers
v0x566e907dd190_0 .net "writeEnable", 0 0, L_0x566e908031c0;  alias, 1 drivers
E_0x566e907dce40 .event anyedge, v0x566e907dd190_0, v0x566e907dd0a0_0, v0x566e907dcec0_0;
S_0x566e907dd300 .scope module, "mem_inst" "memByteAddressable32WF" 10 24, 12 1 0, S_0x566e907dc7f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "byteEnable";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0x566e907dca00 .param/l "ADDRESS_WIDTH" 0 12 3, +C4<00000000000000000000000000000100>;
P_0x566e907dca40 .param/l "DATA_WIDTH" 0 12 2, +C4<00000000000000000000000000100000>;
v0x566e907e0e80_0 .net "addr", 3 0, L_0x566e90806fb0;  alias, 1 drivers
v0x566e907e0ff0_0 .net "byteEnable", 3 0, v0x566e907dcfc0_0;  alias, 1 drivers
v0x566e907e10b0_0 .net "clk", 0 0, v0x566e907efac0_0;  alias, 1 drivers
v0x566e907e1210_0 .net "din", 31 0, v0x566e907ecfb0_0;  alias, 1 drivers
v0x566e907e12b0_0 .net "dout", 31 0, L_0x566e90806c60;  alias, 1 drivers
L_0x566e90806500 .part v0x566e907dcfc0_0, 0, 1;
L_0x566e908065a0 .part v0x566e907ecfb0_0, 0, 8;
L_0x566e90806640 .part v0x566e907dcfc0_0, 1, 1;
L_0x566e908066e0 .part v0x566e907ecfb0_0, 8, 8;
L_0x566e908067b0 .part v0x566e907dcfc0_0, 2, 1;
L_0x566e90806880 .part v0x566e907ecfb0_0, 16, 8;
L_0x566e90806aa0 .part v0x566e907dcfc0_0, 3, 1;
L_0x566e90806b40 .part v0x566e907ecfb0_0, 24, 8;
L_0x566e90806c60 .concat8 [ 8 8 8 8], v0x566e907ddef0_0, v0x566e907ded20_0, v0x566e907dfb70_0, v0x566e907e0930_0;
S_0x566e907dd690 .scope module, "mem_byte0" "memory_write_first" 12 14, 13 1 0, S_0x566e907dd300;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 8 "dout";
P_0x566e907dd870 .param/l "ADDRESS_WIDTH" 0 13 3, +C4<00000000000000000000000000000100>;
P_0x566e907dd8b0 .param/l "DATA_WIDTH" 0 13 2, +C4<00000000000000000000000000001000>;
P_0x566e907dd8f0 .param/l "DEPTH" 1 13 11, +C4<000000000000000000000000000000010000>;
v0x566e907dda90_0 .net "addr", 3 0, L_0x566e90806fb0;  alias, 1 drivers
v0x566e907ddd40_0 .net "clk", 0 0, v0x566e907efac0_0;  alias, 1 drivers
v0x566e907dde00_0 .net "din", 7 0, L_0x566e908065a0;  1 drivers
v0x566e907ddef0_0 .var "dout", 7 0;
v0x566e907ddfd0 .array "mem", 15 0, 7 0;
v0x566e907de2e0_0 .net "we", 0 0, L_0x566e90806500;  1 drivers
v0x566e907ddfd0_0 .array/port v0x566e907ddfd0, 0;
v0x566e907ddfd0_1 .array/port v0x566e907ddfd0, 1;
v0x566e907ddfd0_2 .array/port v0x566e907ddfd0, 2;
E_0x566e907ddb90/0 .event anyedge, v0x566e907dda90_0, v0x566e907ddfd0_0, v0x566e907ddfd0_1, v0x566e907ddfd0_2;
v0x566e907ddfd0_3 .array/port v0x566e907ddfd0, 3;
v0x566e907ddfd0_4 .array/port v0x566e907ddfd0, 4;
v0x566e907ddfd0_5 .array/port v0x566e907ddfd0, 5;
v0x566e907ddfd0_6 .array/port v0x566e907ddfd0, 6;
E_0x566e907ddb90/1 .event anyedge, v0x566e907ddfd0_3, v0x566e907ddfd0_4, v0x566e907ddfd0_5, v0x566e907ddfd0_6;
v0x566e907ddfd0_7 .array/port v0x566e907ddfd0, 7;
v0x566e907ddfd0_8 .array/port v0x566e907ddfd0, 8;
v0x566e907ddfd0_9 .array/port v0x566e907ddfd0, 9;
v0x566e907ddfd0_10 .array/port v0x566e907ddfd0, 10;
E_0x566e907ddb90/2 .event anyedge, v0x566e907ddfd0_7, v0x566e907ddfd0_8, v0x566e907ddfd0_9, v0x566e907ddfd0_10;
v0x566e907ddfd0_11 .array/port v0x566e907ddfd0, 11;
v0x566e907ddfd0_12 .array/port v0x566e907ddfd0, 12;
v0x566e907ddfd0_13 .array/port v0x566e907ddfd0, 13;
v0x566e907ddfd0_14 .array/port v0x566e907ddfd0, 14;
E_0x566e907ddb90/3 .event anyedge, v0x566e907ddfd0_11, v0x566e907ddfd0_12, v0x566e907ddfd0_13, v0x566e907ddfd0_14;
v0x566e907ddfd0_15 .array/port v0x566e907ddfd0, 15;
E_0x566e907ddb90/4 .event anyedge, v0x566e907ddfd0_15;
E_0x566e907ddb90 .event/or E_0x566e907ddb90/0, E_0x566e907ddb90/1, E_0x566e907ddb90/2, E_0x566e907ddb90/3, E_0x566e907ddb90/4;
E_0x566e907ddc80 .event posedge, v0x566e907ddd40_0;
S_0x566e907de440 .scope module, "mem_byte1" "memory_write_first" 12 25, 13 1 0, S_0x566e907dd300;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 8 "dout";
P_0x566e907de640 .param/l "ADDRESS_WIDTH" 0 13 3, +C4<00000000000000000000000000000100>;
P_0x566e907de680 .param/l "DATA_WIDTH" 0 13 2, +C4<00000000000000000000000000001000>;
P_0x566e907de6c0 .param/l "DEPTH" 1 13 11, +C4<000000000000000000000000000000010000>;
v0x566e907de8c0_0 .net "addr", 3 0, L_0x566e90806fb0;  alias, 1 drivers
v0x566e907deb80_0 .net "clk", 0 0, v0x566e907efac0_0;  alias, 1 drivers
v0x566e907dec50_0 .net "din", 7 0, L_0x566e908066e0;  1 drivers
v0x566e907ded20_0 .var "dout", 7 0;
v0x566e907dede0 .array "mem", 15 0, 7 0;
v0x566e907df0f0_0 .net "we", 0 0, L_0x566e90806640;  1 drivers
v0x566e907dede0_0 .array/port v0x566e907dede0, 0;
v0x566e907dede0_1 .array/port v0x566e907dede0, 1;
v0x566e907dede0_2 .array/port v0x566e907dede0, 2;
E_0x566e907dea40/0 .event anyedge, v0x566e907dda90_0, v0x566e907dede0_0, v0x566e907dede0_1, v0x566e907dede0_2;
v0x566e907dede0_3 .array/port v0x566e907dede0, 3;
v0x566e907dede0_4 .array/port v0x566e907dede0, 4;
v0x566e907dede0_5 .array/port v0x566e907dede0, 5;
v0x566e907dede0_6 .array/port v0x566e907dede0, 6;
E_0x566e907dea40/1 .event anyedge, v0x566e907dede0_3, v0x566e907dede0_4, v0x566e907dede0_5, v0x566e907dede0_6;
v0x566e907dede0_7 .array/port v0x566e907dede0, 7;
v0x566e907dede0_8 .array/port v0x566e907dede0, 8;
v0x566e907dede0_9 .array/port v0x566e907dede0, 9;
v0x566e907dede0_10 .array/port v0x566e907dede0, 10;
E_0x566e907dea40/2 .event anyedge, v0x566e907dede0_7, v0x566e907dede0_8, v0x566e907dede0_9, v0x566e907dede0_10;
v0x566e907dede0_11 .array/port v0x566e907dede0, 11;
v0x566e907dede0_12 .array/port v0x566e907dede0, 12;
v0x566e907dede0_13 .array/port v0x566e907dede0, 13;
v0x566e907dede0_14 .array/port v0x566e907dede0, 14;
E_0x566e907dea40/3 .event anyedge, v0x566e907dede0_11, v0x566e907dede0_12, v0x566e907dede0_13, v0x566e907dede0_14;
v0x566e907dede0_15 .array/port v0x566e907dede0, 15;
E_0x566e907dea40/4 .event anyedge, v0x566e907dede0_15;
E_0x566e907dea40 .event/or E_0x566e907dea40/0, E_0x566e907dea40/1, E_0x566e907dea40/2, E_0x566e907dea40/3, E_0x566e907dea40/4;
S_0x566e907df250 .scope module, "mem_byte2" "memory_write_first" 12 36, 13 1 0, S_0x566e907dd300;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 8 "dout";
P_0x566e907df430 .param/l "ADDRESS_WIDTH" 0 13 3, +C4<00000000000000000000000000000100>;
P_0x566e907df470 .param/l "DATA_WIDTH" 0 13 2, +C4<00000000000000000000000000001000>;
P_0x566e907df4b0 .param/l "DEPTH" 1 13 11, +C4<000000000000000000000000000000010000>;
v0x566e907df6e0_0 .net "addr", 3 0, L_0x566e90806fb0;  alias, 1 drivers
v0x566e907df9c0_0 .net "clk", 0 0, v0x566e907efac0_0;  alias, 1 drivers
v0x566e907dfad0_0 .net "din", 7 0, L_0x566e90806880;  1 drivers
v0x566e907dfb70_0 .var "dout", 7 0;
v0x566e907dfc50 .array "mem", 15 0, 7 0;
v0x566e907dff60_0 .net "we", 0 0, L_0x566e908067b0;  1 drivers
v0x566e907dfc50_0 .array/port v0x566e907dfc50, 0;
v0x566e907dfc50_1 .array/port v0x566e907dfc50, 1;
v0x566e907dfc50_2 .array/port v0x566e907dfc50, 2;
E_0x566e907df860/0 .event anyedge, v0x566e907dda90_0, v0x566e907dfc50_0, v0x566e907dfc50_1, v0x566e907dfc50_2;
v0x566e907dfc50_3 .array/port v0x566e907dfc50, 3;
v0x566e907dfc50_4 .array/port v0x566e907dfc50, 4;
v0x566e907dfc50_5 .array/port v0x566e907dfc50, 5;
v0x566e907dfc50_6 .array/port v0x566e907dfc50, 6;
E_0x566e907df860/1 .event anyedge, v0x566e907dfc50_3, v0x566e907dfc50_4, v0x566e907dfc50_5, v0x566e907dfc50_6;
v0x566e907dfc50_7 .array/port v0x566e907dfc50, 7;
v0x566e907dfc50_8 .array/port v0x566e907dfc50, 8;
v0x566e907dfc50_9 .array/port v0x566e907dfc50, 9;
v0x566e907dfc50_10 .array/port v0x566e907dfc50, 10;
E_0x566e907df860/2 .event anyedge, v0x566e907dfc50_7, v0x566e907dfc50_8, v0x566e907dfc50_9, v0x566e907dfc50_10;
v0x566e907dfc50_11 .array/port v0x566e907dfc50, 11;
v0x566e907dfc50_12 .array/port v0x566e907dfc50, 12;
v0x566e907dfc50_13 .array/port v0x566e907dfc50, 13;
v0x566e907dfc50_14 .array/port v0x566e907dfc50, 14;
E_0x566e907df860/3 .event anyedge, v0x566e907dfc50_11, v0x566e907dfc50_12, v0x566e907dfc50_13, v0x566e907dfc50_14;
v0x566e907dfc50_15 .array/port v0x566e907dfc50, 15;
E_0x566e907df860/4 .event anyedge, v0x566e907dfc50_15;
E_0x566e907df860 .event/or E_0x566e907df860/0, E_0x566e907df860/1, E_0x566e907df860/2, E_0x566e907df860/3, E_0x566e907df860/4;
S_0x566e907e00c0 .scope module, "mem_byte3" "memory_write_first" 12 47, 13 1 0, S_0x566e907dd300;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 8 "dout";
P_0x566e907e02a0 .param/l "ADDRESS_WIDTH" 0 13 3, +C4<00000000000000000000000000000100>;
P_0x566e907e02e0 .param/l "DATA_WIDTH" 0 13 2, +C4<00000000000000000000000000001000>;
P_0x566e907e0320 .param/l "DEPTH" 1 13 11, +C4<000000000000000000000000000000010000>;
v0x566e907e04f0_0 .net "addr", 3 0, L_0x566e90806fb0;  alias, 1 drivers
v0x566e907e07a0_0 .net "clk", 0 0, v0x566e907efac0_0;  alias, 1 drivers
v0x566e907e0860_0 .net "din", 7 0, L_0x566e90806b40;  1 drivers
v0x566e907e0930_0 .var "dout", 7 0;
v0x566e907e0a10 .array "mem", 15 0, 7 0;
v0x566e907e0d20_0 .net "we", 0 0, L_0x566e90806aa0;  1 drivers
v0x566e907e0a10_0 .array/port v0x566e907e0a10, 0;
v0x566e907e0a10_1 .array/port v0x566e907e0a10, 1;
v0x566e907e0a10_2 .array/port v0x566e907e0a10, 2;
E_0x566e907e0670/0 .event anyedge, v0x566e907dda90_0, v0x566e907e0a10_0, v0x566e907e0a10_1, v0x566e907e0a10_2;
v0x566e907e0a10_3 .array/port v0x566e907e0a10, 3;
v0x566e907e0a10_4 .array/port v0x566e907e0a10, 4;
v0x566e907e0a10_5 .array/port v0x566e907e0a10, 5;
v0x566e907e0a10_6 .array/port v0x566e907e0a10, 6;
E_0x566e907e0670/1 .event anyedge, v0x566e907e0a10_3, v0x566e907e0a10_4, v0x566e907e0a10_5, v0x566e907e0a10_6;
v0x566e907e0a10_7 .array/port v0x566e907e0a10, 7;
v0x566e907e0a10_8 .array/port v0x566e907e0a10, 8;
v0x566e907e0a10_9 .array/port v0x566e907e0a10, 9;
v0x566e907e0a10_10 .array/port v0x566e907e0a10, 10;
E_0x566e907e0670/2 .event anyedge, v0x566e907e0a10_7, v0x566e907e0a10_8, v0x566e907e0a10_9, v0x566e907e0a10_10;
v0x566e907e0a10_11 .array/port v0x566e907e0a10, 11;
v0x566e907e0a10_12 .array/port v0x566e907e0a10, 12;
v0x566e907e0a10_13 .array/port v0x566e907e0a10, 13;
v0x566e907e0a10_14 .array/port v0x566e907e0a10, 14;
E_0x566e907e0670/3 .event anyedge, v0x566e907e0a10_11, v0x566e907e0a10_12, v0x566e907e0a10_13, v0x566e907e0a10_14;
v0x566e907e0a10_15 .array/port v0x566e907e0a10, 15;
E_0x566e907e0670/4 .event anyedge, v0x566e907e0a10_15;
E_0x566e907e0670 .event/or E_0x566e907e0670/0, E_0x566e907e0670/1, E_0x566e907e0670/2, E_0x566e907e0670/3, E_0x566e907e0670/4;
S_0x566e907e1430 .scope module, "read_inst" "memReadManager" 10 32, 14 3 0, S_0x566e907dc7f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "dout";
    .port_info 1 /INPUT 2 "addr_offset";
    .port_info 2 /INPUT 2 "size";
    .port_info 3 /INPUT 1 "sign_extend";
    .port_info 4 /OUTPUT 32 "rdata";
v0x566e907e16f0_0 .net "addr_offset", 1 0, L_0x566e90806df0;  1 drivers
v0x566e907e17f0_0 .var "byte_data", 7 0;
v0x566e907e18d0_0 .net "dout", 31 0, L_0x566e90806c60;  alias, 1 drivers
v0x566e907e19d0_0 .var "halfword_data", 15 0;
v0x566e907e1a90_0 .var "rdata", 31 0;
v0x566e907e1bc0_0 .net "sign_extend", 0 0, L_0x566e90807260;  alias, 1 drivers
v0x566e907e1c80_0 .net "size", 1 0, L_0x566e90806ec0;  alias, 1 drivers
E_0x566e907e1670/0 .event anyedge, v0x566e907e16f0_0, v0x566e907e12b0_0, v0x566e907dd0a0_0, v0x566e907e1bc0_0;
E_0x566e907e1670/1 .event anyedge, v0x566e907e17f0_0, v0x566e907e19d0_0;
E_0x566e907e1670 .event/or E_0x566e907e1670/0, E_0x566e907e1670/1;
S_0x566e907e2750 .scope module, "ext1" "extend" 6 122, 15 1 0, S_0x566e907d8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
L_0x566e90802690 .functor BUFZ 32, v0x566e907e2ae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x566e907e29e0_0 .net "ImmExt", 31 0, L_0x566e90802690;  alias, 1 drivers
v0x566e907e2ae0_0 .var "ImmExtReg", 31 0;
v0x566e907e2bc0_0 .net "ImmSrc", 1 0, v0x566e907dbc80_0;  alias, 1 drivers
v0x566e907e2cc0_0 .net "Instr", 31 7, L_0x566e90802700;  1 drivers
E_0x566e907dcb40 .event anyedge, v0x566e907dbc80_0, v0x566e907e2cc0_0;
S_0x566e907e2e00 .scope module, "instMem" "instruction_memory" 6 78, 16 1 0, S_0x566e907d8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
L_0x566e90801240 .functor BUFZ 32, L_0x566e90801510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x566e907e3070_0 .net "A", 31 0, v0x566e907e6c60_0;  alias, 1 drivers
v0x566e907e3170_0 .net "RD", 31 0, L_0x566e90801240;  alias, 1 drivers
v0x566e907e3250_0 .net *"_ivl_0", 31 0, L_0x566e90801510;  1 drivers
v0x566e907e3310_0 .net *"_ivl_2", 31 0, L_0x566e90801650;  1 drivers
v0x566e907e33f0_0 .net *"_ivl_4", 29 0, L_0x566e908015b0;  1 drivers
L_0x7edcc529d2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x566e907e3520_0 .net *"_ivl_6", 1 0, L_0x7edcc529d2a0;  1 drivers
v0x566e907e3600 .array "memory", 255 0, 31 0;
L_0x566e90801510 .array/port v0x566e907e3600, L_0x566e90801650;
L_0x566e908015b0 .part v0x566e907e6c60_0, 2, 30;
L_0x566e90801650 .concat [ 30 2 0 0], L_0x566e908015b0, L_0x7edcc529d2a0;
S_0x566e907e3720 .scope module, "mux_ALU_MEM" "mux2_1" 6 254, 17 1 0, S_0x566e907d8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "d";
v0x566e907e3900_0 .net "d", 31 0, L_0x566e90807300;  alias, 1 drivers
v0x566e907e39e0_0 .net "in0", 31 0, v0x566e907eb080_0;  alias, 1 drivers
v0x566e907e3ac0_0 .net "in1", 31 0, v0x566e907e9c50_0;  alias, 1 drivers
v0x566e907e3bb0_0 .net "sel", 0 0, L_0x566e90803d20;  alias, 1 drivers
L_0x566e90807300 .functor MUXZ 32, v0x566e907eb080_0, v0x566e907e9c50_0, L_0x566e90803d20, C4<>;
S_0x566e907e3d20 .scope module, "mux_alu" "mux2_1" 6 210, 17 1 0, S_0x566e907d8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "d";
v0x566e907e3f00_0 .net "d", 31 0, L_0x566e908046e0;  alias, 1 drivers
v0x566e907e4010_0 .net "in0", 31 0, v0x566e907ecfb0_0;  alias, 1 drivers
v0x566e907e4100_0 .net "in1", 31 0, v0x566e907ea2e0_0;  alias, 1 drivers
v0x566e907e41c0_0 .net "sel", 0 0, L_0x566e908033c0;  alias, 1 drivers
L_0x566e908046e0 .functor MUXZ 32, v0x566e907ecfb0_0, v0x566e907ea2e0_0, L_0x566e908033c0, C4<>;
S_0x566e907e4330 .scope module, "programCounter" "pc" 6 65, 18 1 0, S_0x566e907d8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "branchFlag";
    .port_info 3 /INPUT 1 "zeroFlag";
    .port_info 4 /INPUT 1 "jumpFlag";
    .port_info 5 /INPUT 32 "jumpAddress";
    .port_info 6 /INPUT 32 "branchOffset";
    .port_info 7 /OUTPUT 32 "PC";
    .port_info 8 /OUTPUT 1 "flush_INST_CTRL_ID";
L_0x566e907efee0 .functor AND 1, L_0x566e90803860, L_0x566e90805000, C4<1>, C4<1>;
L_0x566e907effa0 .functor OR 1, L_0x566e907efee0, v0x566e907dbd60_0, C4<0>, C4<0>;
L_0x566e907f0010 .functor BUFZ 1, L_0x566e907effa0, C4<0>, C4<0>, C4<0>;
v0x566e907e6ea0_0 .net "PC", 31 0, v0x566e907e6c60_0;  alias, 1 drivers
v0x566e907e6f80_0 .net "and_out", 0 0, L_0x566e907efee0;  1 drivers
v0x566e907e7040_0 .net "branchFlag", 0 0, L_0x566e90803860;  alias, 1 drivers
v0x566e907e70e0_0 .net "branchOffset", 31 0, v0x566e907ea2e0_0;  alias, 1 drivers
v0x566e907e71a0_0 .net "clk", 0 0, v0x566e907efac0_0;  alias, 1 drivers
v0x566e907e7290_0 .net "flush_INST_CTRL_ID", 0 0, L_0x566e907f0010;  alias, 1 drivers
v0x566e907e7350_0 .net "jumpAddress", 31 0, v0x566e907dc470_0;  alias, 1 drivers
v0x566e907e7460_0 .net "jumpFlag", 0 0, v0x566e907dbd60_0;  alias, 1 drivers
v0x566e907e7500_0 .net "next_pc", 31 0, L_0x566e90800b50;  1 drivers
v0x566e907e75a0_0 .net "or_out", 0 0, L_0x566e907effa0;  1 drivers
v0x566e907e7660_0 .net "pc_add4", 31 0, L_0x566e90800eb0;  1 drivers
v0x566e907e7770_0 .net "rst", 0 0, v0x566e907efb60_0;  alias, 1 drivers
v0x566e907e7810_0 .net "zeroFlag", 0 0, L_0x566e90805000;  alias, 1 drivers
L_0x566e90800ce0 .concat [ 1 1 0 0], v0x566e907dbd60_0, L_0x566e907efee0;
S_0x566e907e4640 .scope module, "add_pc4" "adder" 18 30, 8 1 0, S_0x566e907e4330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7edcc529d210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x566e907e48c0_0 .net *"_ivl_10", 0 0, L_0x7edcc529d210;  1 drivers
v0x566e907e49c0_0 .net *"_ivl_11", 32 0, L_0x566e908011a0;  1 drivers
L_0x7edcc529d690 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x566e907e4aa0_0 .net *"_ivl_13", 32 0, L_0x7edcc529d690;  1 drivers
v0x566e907e4b90_0 .net *"_ivl_17", 32 0, L_0x566e90801350;  1 drivers
v0x566e907e4c70_0 .net *"_ivl_3", 32 0, L_0x566e90800f50;  1 drivers
L_0x7edcc529d1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x566e907e4da0_0 .net *"_ivl_6", 0 0, L_0x7edcc529d1c8;  1 drivers
v0x566e907e4e80_0 .net *"_ivl_7", 32 0, L_0x566e90801080;  1 drivers
v0x566e907e4f60_0 .net "a", 31 0, L_0x566e90800b50;  alias, 1 drivers
v0x566e907e5040_0 .net "b", 31 0, v0x566e907e6c60_0;  alias, 1 drivers
L_0x7edcc529d258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x566e907e5190_0 .net "cin", 0 0, L_0x7edcc529d258;  1 drivers
v0x566e907e5230_0 .net "cout", 0 0, L_0x566e90800e10;  1 drivers
v0x566e907e52f0_0 .net "result", 31 0, L_0x566e90800eb0;  alias, 1 drivers
L_0x566e90800e10 .part L_0x566e90801350, 32, 1;
L_0x566e90800eb0 .part L_0x566e90801350, 0, 32;
L_0x566e90800f50 .concat [ 32 1 0 0], L_0x566e90800b50, L_0x7edcc529d1c8;
L_0x566e90801080 .concat [ 32 1 0 0], v0x566e907e6c60_0, L_0x7edcc529d210;
L_0x566e908011a0 .arith/sum 33, L_0x566e90800f50, L_0x566e90801080;
L_0x566e90801350 .arith/sum 33, L_0x566e908011a0, L_0x7edcc529d690;
S_0x566e907e54a0 .scope module, "mux_pc" "mux4_1" 18 21, 19 1 0, S_0x566e907e4330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_0";
    .port_info 1 /INPUT 32 "in_1";
    .port_info 2 /INPUT 32 "in_2";
    .port_info 3 /INPUT 32 "in_3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "y";
L_0x7edcc529d018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x566e907e5730_0 .net/2u *"_ivl_0", 1 0, L_0x7edcc529d018;  1 drivers
v0x566e907e5810_0 .net *"_ivl_10", 0 0, L_0x566e907f0380;  1 drivers
L_0x7edcc529d0f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x566e907e58d0_0 .net/2u *"_ivl_12", 1 0, L_0x7edcc529d0f0;  1 drivers
v0x566e907e5990_0 .net *"_ivl_14", 0 0, L_0x566e907f04a0;  1 drivers
L_0x7edcc529d138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x566e907e5a50_0 .net/2u *"_ivl_16", 31 0, L_0x7edcc529d138;  1 drivers
v0x566e907e5b80_0 .net *"_ivl_18", 31 0, L_0x566e908006c0;  1 drivers
v0x566e907e5c60_0 .net *"_ivl_2", 0 0, L_0x566e907f0120;  1 drivers
v0x566e907e5d20_0 .net *"_ivl_20", 31 0, L_0x566e90800800;  1 drivers
v0x566e907e5e00_0 .net *"_ivl_22", 31 0, L_0x566e90800980;  1 drivers
L_0x7edcc529d060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x566e907e5f70_0 .net/2u *"_ivl_4", 1 0, L_0x7edcc529d060;  1 drivers
v0x566e907e6050_0 .net *"_ivl_6", 0 0, L_0x566e907f0210;  1 drivers
L_0x7edcc529d0a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x566e907e6110_0 .net/2u *"_ivl_8", 1 0, L_0x7edcc529d0a8;  1 drivers
L_0x7edcc529d180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x566e907e61f0_0 .net "in_0", 31 0, L_0x7edcc529d180;  1 drivers
v0x566e907e62d0_0 .net "in_1", 31 0, v0x566e907dc470_0;  alias, 1 drivers
v0x566e907e6390_0 .net "in_2", 31 0, v0x566e907ea2e0_0;  alias, 1 drivers
v0x566e907e6460_0 .net "in_3", 31 0, v0x566e907ea2e0_0;  alias, 1 drivers
v0x566e907e6500_0 .net "sel", 1 0, L_0x566e90800ce0;  1 drivers
v0x566e907e65e0_0 .net "y", 31 0, L_0x566e90800b50;  alias, 1 drivers
L_0x566e907f0120 .cmp/eq 2, L_0x566e90800ce0, L_0x7edcc529d018;
L_0x566e907f0210 .cmp/eq 2, L_0x566e90800ce0, L_0x7edcc529d060;
L_0x566e907f0380 .cmp/eq 2, L_0x566e90800ce0, L_0x7edcc529d0a8;
L_0x566e907f04a0 .cmp/eq 2, L_0x566e90800ce0, L_0x7edcc529d0f0;
L_0x566e908006c0 .functor MUXZ 32, L_0x7edcc529d138, v0x566e907ea2e0_0, L_0x566e907f04a0, C4<>;
L_0x566e90800800 .functor MUXZ 32, L_0x566e908006c0, v0x566e907ea2e0_0, L_0x566e907f0380, C4<>;
L_0x566e90800980 .functor MUXZ 32, L_0x566e90800800, v0x566e907dc470_0, L_0x566e907f0210, C4<>;
L_0x566e90800b50 .functor MUXZ 32, L_0x566e90800980, L_0x7edcc529d180, L_0x566e907f0120, C4<>;
S_0x566e907e6780 .scope module, "reg_pc" "register" 18 38, 20 1 0, S_0x566e907e4330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x566e907e6990 .param/l "N" 0 20 1, +C4<00000000000000000000000000100000>;
v0x566e907e6ab0_0 .net "clk", 0 0, v0x566e907efac0_0;  alias, 1 drivers
v0x566e907e6b70_0 .net "d", 31 0, L_0x566e90800eb0;  alias, 1 drivers
v0x566e907e6c60_0 .var "q", 31 0;
v0x566e907e6d80_0 .net "rst", 0 0, v0x566e907efb60_0;  alias, 1 drivers
E_0x566e907e5650 .event posedge, v0x566e907e6d80_0, v0x566e907ddd40_0;
S_0x566e907e7a50 .scope module, "regFile" "register_file" 6 95, 21 1 0, S_0x566e907d8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "WE3";
    .port_info 2 /INPUT 5 "A1";
    .port_info 3 /INPUT 5 "A2";
    .port_info 4 /INPUT 5 "A3";
    .port_info 5 /INPUT 32 "WD3";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
P_0x566e907e7c70 .param/l "ADDR_WIDTH" 0 21 3, +C4<00000000000000000000000000000101>;
P_0x566e907e7cb0 .param/l "DATA_WIDTH" 0 21 2, +C4<00000000000000000000000000100000>;
P_0x566e907e7cf0 .param/l "REG_COUNT" 0 21 4, +C4<00000000000000000000000000100000>;
v0x566e907e7f90_0 .net "A1", 4 0, L_0x566e90802500;  1 drivers
v0x566e907e8090_0 .net "A2", 4 0, L_0x566e908025f0;  1 drivers
v0x566e907e8170_0 .net "A3", 4 0, L_0x566e908043f0;  alias, 1 drivers
v0x566e907e8260_0 .net "RD1", 31 0, L_0x566e90801ce0;  alias, 1 drivers
v0x566e907e8340_0 .net "RD2", 31 0, L_0x566e90802360;  alias, 1 drivers
v0x566e907e8470_0 .net "WD3", 31 0, L_0x566e90807300;  alias, 1 drivers
v0x566e907e8530_0 .net "WE3", 0 0, L_0x566e90804350;  alias, 1 drivers
v0x566e907e85d0_0 .net *"_ivl_0", 31 0, L_0x566e90801850;  1 drivers
v0x566e907e86b0_0 .net *"_ivl_10", 6 0, L_0x566e90801b20;  1 drivers
L_0x7edcc529d378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x566e907e8790_0 .net *"_ivl_13", 1 0, L_0x7edcc529d378;  1 drivers
L_0x7edcc529d3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x566e907e8870_0 .net/2u *"_ivl_14", 31 0, L_0x7edcc529d3c0;  1 drivers
v0x566e907e8950_0 .net *"_ivl_18", 31 0, L_0x566e90801e70;  1 drivers
L_0x7edcc529d408 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x566e907e8a30_0 .net *"_ivl_21", 26 0, L_0x7edcc529d408;  1 drivers
L_0x7edcc529d450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x566e907e8b10_0 .net/2u *"_ivl_22", 31 0, L_0x7edcc529d450;  1 drivers
v0x566e907e8bf0_0 .net *"_ivl_24", 0 0, L_0x566e90801fa0;  1 drivers
v0x566e907e8cb0_0 .net *"_ivl_26", 31 0, L_0x566e908020e0;  1 drivers
v0x566e907e8d90_0 .net *"_ivl_28", 6 0, L_0x566e908021d0;  1 drivers
L_0x7edcc529d2e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x566e907e8f80_0 .net *"_ivl_3", 26 0, L_0x7edcc529d2e8;  1 drivers
L_0x7edcc529d498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x566e907e9060_0 .net *"_ivl_31", 1 0, L_0x7edcc529d498;  1 drivers
L_0x7edcc529d4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x566e907e9140_0 .net/2u *"_ivl_32", 31 0, L_0x7edcc529d4e0;  1 drivers
L_0x7edcc529d330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x566e907e9220_0 .net/2u *"_ivl_4", 31 0, L_0x7edcc529d330;  1 drivers
v0x566e907e9300_0 .net *"_ivl_6", 0 0, L_0x566e90801940;  1 drivers
v0x566e907e93c0_0 .net *"_ivl_8", 31 0, L_0x566e90801a80;  1 drivers
v0x566e907e94a0_0 .net "clk", 0 0, v0x566e907efac0_0;  alias, 1 drivers
v0x566e907e9650 .array "registers", 31 0, 31 0;
L_0x566e90801850 .concat [ 5 27 0 0], L_0x566e90802500, L_0x7edcc529d2e8;
L_0x566e90801940 .cmp/ne 32, L_0x566e90801850, L_0x7edcc529d330;
L_0x566e90801a80 .array/port v0x566e907e9650, L_0x566e90801b20;
L_0x566e90801b20 .concat [ 5 2 0 0], L_0x566e90802500, L_0x7edcc529d378;
L_0x566e90801ce0 .functor MUXZ 32, L_0x7edcc529d3c0, L_0x566e90801a80, L_0x566e90801940, C4<>;
L_0x566e90801e70 .concat [ 5 27 0 0], L_0x566e908025f0, L_0x7edcc529d408;
L_0x566e90801fa0 .cmp/ne 32, L_0x566e90801e70, L_0x7edcc529d450;
L_0x566e908020e0 .array/port v0x566e907e9650, L_0x566e908021d0;
L_0x566e908021d0 .concat [ 5 2 0 0], L_0x566e908025f0, L_0x7edcc529d498;
L_0x566e90802360 .functor MUXZ 32, L_0x7edcc529d4e0, L_0x566e908020e0, L_0x566e90801fa0, C4<>;
S_0x566e907e9810 .scope module, "reg_DATA_MEMORY" "register" 6 246, 20 1 0, S_0x566e907d8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x566e907e99a0 .param/l "N" 0 20 1, +C4<00000000000000000000000000100000>;
v0x566e907e9aa0_0 .net "clk", 0 0, v0x566e907efac0_0;  alias, 1 drivers
v0x566e907e9b60_0 .net "d", 31 0, L_0x566e908060f0;  alias, 1 drivers
v0x566e907e9c50_0 .var "q", 31 0;
v0x566e907e9d50_0 .net "rst", 0 0, v0x566e907efb60_0;  alias, 1 drivers
S_0x566e907e9e80 .scope module, "reg_IMM" "register" 6 128, 20 1 0, S_0x566e907d8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x566e907ea060 .param/l "N" 0 20 1, +C4<00000000000000000000000000100000>;
v0x566e907ea130_0 .net "clk", 0 0, v0x566e907efac0_0;  alias, 1 drivers
v0x566e907ea1f0_0 .net "d", 31 0, L_0x566e90802690;  alias, 1 drivers
v0x566e907ea2e0_0 .var "q", 31 0;
v0x566e907ea3b0_0 .net "rst", 0 0, v0x566e907efb60_0;  alias, 1 drivers
S_0x566e907ea4e0 .scope module, "reg_INST" "register" 6 83, 20 1 0, S_0x566e907d8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x566e907ea670 .param/l "N" 0 20 1, +C4<00000000000000000000000000100000>;
v0x566e907ea7c0_0 .net "clk", 0 0, v0x566e907efac0_0;  alias, 1 drivers
v0x566e907ea880_0 .net "d", 31 0, L_0x566e90801240;  alias, 1 drivers
v0x566e907ea970_0 .var "q", 31 0;
v0x566e907eaa40_0 .net "rst", 0 0, L_0x566e908017e0;  1 drivers
E_0x566e907ea740 .event posedge, v0x566e907eaa40_0, v0x566e907ddd40_0;
S_0x566e907eabb0 .scope module, "reg_alu_EX" "register" 6 225, 20 1 0, S_0x566e907d8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x566e907ead90 .param/l "N" 0 20 1, +C4<00000000000000000000000000100000>;
v0x566e907eaed0_0 .net "clk", 0 0, v0x566e907efac0_0;  alias, 1 drivers
v0x566e907eaf90_0 .net "d", 31 0, v0x566e907da060_0;  alias, 1 drivers
v0x566e907eb080_0 .var "q", 31 0;
v0x566e907eb180_0 .net "rst", 0 0, v0x566e907efb60_0;  alias, 1 drivers
S_0x566e907eb290 .scope module, "reg_ctrl_IDEX" "register" 6 154, 20 1 0, S_0x566e907d8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 19 "d";
    .port_info 3 /OUTPUT 19 "q";
P_0x566e907eb420 .param/l "N" 0 20 1, +C4<00000000000000000000000000010011>;
v0x566e907eb5f0_0 .net "clk", 0 0, v0x566e907efac0_0;  alias, 1 drivers
v0x566e907eb6b0_0 .net "d", 18 0, L_0x566e90802d50;  1 drivers
v0x566e907eb790_0 .var "q", 18 0;
v0x566e907eb880_0 .net "rst", 0 0, v0x566e907efb60_0;  alias, 1 drivers
S_0x566e907eb9d0 .scope module, "reg_ctrl_MEMWB" "register" 6 184, 20 1 0, S_0x566e907d8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 15 "d";
    .port_info 3 /OUTPUT 15 "q";
P_0x566e907ebbb0 .param/l "N" 0 20 1, +C4<00000000000000000000000000001111>;
v0x566e907ebcf0_0 .net "clk", 0 0, v0x566e907efac0_0;  alias, 1 drivers
v0x566e907ebdb0_0 .net "d", 14 0, L_0x566e90803a40;  1 drivers
v0x566e907ebe90_0 .var "q", 14 0;
v0x566e907ebf80_0 .net "rst", 0 0, v0x566e907efb60_0;  alias, 1 drivers
S_0x566e907ec0d0 .scope module, "reg_regFileA_IDEX" "register" 6 107, 20 1 0, S_0x566e907d8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x566e907ec2b0 .param/l "N" 0 20 1, +C4<00000000000000000000000000100000>;
v0x566e907ec3f0_0 .net "clk", 0 0, v0x566e907efac0_0;  alias, 1 drivers
v0x566e907ec4b0_0 .net "d", 31 0, L_0x566e90801ce0;  alias, 1 drivers
v0x566e907ec5a0_0 .var "q", 31 0;
v0x566e907ec6c0_0 .net "rst", 0 0, v0x566e907efb60_0;  alias, 1 drivers
S_0x566e907ec7c0 .scope module, "reg_regFileB_IDEX" "register" 6 114, 20 1 0, S_0x566e907d8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x566e907ecab0 .param/l "N" 0 20 1, +C4<00000000000000000000000000100000>;
v0x566e907ecbf0_0 .net "clk", 0 0, v0x566e907efac0_0;  alias, 1 drivers
v0x566e907ecec0_0 .net "d", 31 0, L_0x566e90802360;  alias, 1 drivers
v0x566e907ecfb0_0 .var "q", 31 0;
v0x566e907ed080_0 .net "rst", 0 0, v0x566e907efb60_0;  alias, 1 drivers
    .scope S_0x566e9079fac0;
T_0 ;
    %wait E_0x566e9070bb60;
    %load/vec4 v0x566e907c4f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x566e907c4e60_0, 0, 4;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x566e907c4e60_0, 0, 4;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x566e907c4e60_0, 0, 4;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x566e907bfb30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x566e907c4e60_0, 0, 4;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0x566e907a05b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x566e907c4e60_0, 0, 4;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x566e907c4e60_0, 0, 4;
T_0.13 ;
    %jmp T_0.11;
T_0.6 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x566e907c4e60_0, 0, 4;
    %jmp T_0.11;
T_0.7 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x566e907c4e60_0, 0, 4;
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x566e907c4e60_0, 0, 4;
    %jmp T_0.11;
T_0.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x566e907c4e60_0, 0, 4;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x566e9079d780;
T_1 ;
    %wait E_0x566e9070ba20;
    %load/vec4 v0x566e907d86a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x566e907d85e0_0;
    %ix/getv 3, v0x566e907985e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x566e907d8900, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x566e907e6780;
T_2 ;
    %wait E_0x566e907e5650;
    %load/vec4 v0x566e907e6d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x566e907e6c60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x566e907e6b70_0;
    %assign/vec4 v0x566e907e6c60_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x566e907ea4e0;
T_3 ;
    %wait E_0x566e907ea740;
    %load/vec4 v0x566e907eaa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x566e907ea970_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x566e907ea880_0;
    %assign/vec4 v0x566e907ea970_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x566e907e7a50;
T_4 ;
    %wait E_0x566e907ddc80;
    %load/vec4 v0x566e907e8530_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x566e907e8170_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x566e907e8470_0;
    %load/vec4 v0x566e907e8170_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x566e907e9650, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x566e907ec0d0;
T_5 ;
    %wait E_0x566e907e5650;
    %load/vec4 v0x566e907ec6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x566e907ec5a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x566e907ec4b0_0;
    %assign/vec4 v0x566e907ec5a0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x566e907ec7c0;
T_6 ;
    %wait E_0x566e907e5650;
    %load/vec4 v0x566e907ed080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x566e907ecfb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x566e907ecec0_0;
    %assign/vec4 v0x566e907ecfb0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x566e907e2750;
T_7 ;
    %wait E_0x566e907dcb40;
    %load/vec4 v0x566e907e2bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x566e907e2ae0_0, 0, 32;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0x566e907e2cc0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x566e907e2cc0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x566e907e2ae0_0, 0, 32;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x566e907e2cc0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x566e907e2cc0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x566e907e2cc0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x566e907e2ae0_0, 0, 32;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x566e907e2cc0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x566e907e2cc0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x566e907e2cc0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x566e907e2cc0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x566e907e2ae0_0, 0, 32;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x566e907e2cc0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x566e907e2cc0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x566e907e2cc0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x566e907e2cc0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x566e907e2ae0_0, 0, 32;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x566e907e9e80;
T_8 ;
    %wait E_0x566e907e5650;
    %load/vec4 v0x566e907ea3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x566e907ea2e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x566e907ea1f0_0;
    %assign/vec4 v0x566e907ea2e0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x566e907db6c0;
T_9 ;
    %wait E_0x566e907c5aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x566e907dc0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x566e907dbe70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x566e907dba20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x566e907dbb20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x566e907dbc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x566e907dbff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x566e907dbbe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x566e907dc210_0, 0;
    %load/vec4 v0x566e907dc550_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x566e907dc0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x566e907dbe70_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x566e907dba20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x566e907dbb20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x566e907dbc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x566e907dbff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x566e907dbbe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x566e907dc210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x566e907dbd60_0, 0;
    %jmp T_9.7;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x566e907dbff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x566e907dbb20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x566e907dc0b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x566e907dc210_0, 0;
    %jmp T_9.7;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x566e907dbe70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x566e907dbb20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x566e907dbc80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x566e907dc210_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x566e907dbff0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x566e907dc210_0, 0;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x566e907dbc80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x566e907dbbe0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x566e907dc210_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x566e907dbff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x566e907dbb20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x566e907dc210_0, 0;
    %jmp T_9.7;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x566e907dbff0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x566e907dbc80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x566e907dbd60_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x566e907db6c0;
T_10 ;
    %wait E_0x566e907c5a60;
    %load/vec4 v0x566e907dc210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x566e907dba20_0, 0;
    %jmp T_10.4;
T_10.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x566e907dba20_0, 0;
    %jmp T_10.4;
T_10.1 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x566e907dba20_0, 0;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x566e907dc2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x566e907dba20_0, 0;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v0x566e907dc550_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x566e907dc3b0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_10.11, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_10.12, 8;
T_10.11 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_10.12, 8;
 ; End of false expr.
    %blend;
T_10.12;
    %assign/vec4 v0x566e907dba20_0, 0;
    %jmp T_10.10;
T_10.6 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x566e907dba20_0, 0;
    %jmp T_10.10;
T_10.7 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x566e907dba20_0, 0;
    %jmp T_10.10;
T_10.8 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x566e907dba20_0, 0;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x566e907eb290;
T_11 ;
    %wait E_0x566e907e5650;
    %load/vec4 v0x566e907eb880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x566e907eb790_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x566e907eb6b0_0;
    %assign/vec4 v0x566e907eb790_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x566e907eb9d0;
T_12 ;
    %wait E_0x566e907e5650;
    %load/vec4 v0x566e907ebf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x566e907ebe90_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x566e907ebdb0_0;
    %assign/vec4 v0x566e907ebe90_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x566e907d8e70;
T_13 ;
    %wait E_0x566e907c7500;
    %load/vec4 v0x566e907d9f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x566e907da060_0, 0, 32;
    %jmp T_13.6;
T_13.0 ;
    %load/vec4 v0x566e907db1d0_0;
    %store/vec4 v0x566e907da060_0, 0, 32;
    %jmp T_13.6;
T_13.1 ;
    %load/vec4 v0x566e907db1d0_0;
    %store/vec4 v0x566e907da060_0, 0, 32;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0x566e907db2a0_0;
    %store/vec4 v0x566e907da060_0, 0, 32;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0x566e907db450_0;
    %store/vec4 v0x566e907da060_0, 0, 32;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0x566e907db510_0;
    %store/vec4 v0x566e907da060_0, 0, 32;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x566e907eabb0;
T_14 ;
    %wait E_0x566e907e5650;
    %load/vec4 v0x566e907eb180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x566e907eb080_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x566e907eaf90_0;
    %assign/vec4 v0x566e907eb080_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x566e907dcc30;
T_15 ;
    %wait E_0x566e907dce40;
    %load/vec4 v0x566e907dd190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x566e907dcfc0_0, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x566e907dd0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x566e907dcfc0_0, 0, 4;
    %jmp T_15.6;
T_15.2 ;
    %pushi/vec4 1, 0, 4;
    %ix/getv 4, v0x566e907dcec0_0;
    %shiftl 4;
    %store/vec4 v0x566e907dcfc0_0, 0, 4;
    %jmp T_15.6;
T_15.3 ;
    %load/vec4 v0x566e907dcec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x566e907dcfc0_0, 0, 4;
    %jmp T_15.11;
T_15.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x566e907dcfc0_0, 0, 4;
    %jmp T_15.11;
T_15.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x566e907dcfc0_0, 0, 4;
    %jmp T_15.11;
T_15.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x566e907dcfc0_0, 0, 4;
    %jmp T_15.11;
T_15.11 ;
    %pop/vec4 1;
    %jmp T_15.6;
T_15.4 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x566e907dcfc0_0, 0, 4;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x566e907dd690;
T_16 ;
    %wait E_0x566e907ddc80;
    %load/vec4 v0x566e907de2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x566e907dde00_0;
    %load/vec4 v0x566e907dda90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x566e907ddfd0, 0, 4;
T_16.0 ;
    %load/vec4 v0x566e907de2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.2, 8;
    %load/vec4 v0x566e907dde00_0;
    %jmp/1 T_16.3, 8;
T_16.2 ; End of true expr.
    %load/vec4 v0x566e907dda90_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x566e907ddfd0, 4;
    %jmp/0 T_16.3, 8;
 ; End of false expr.
    %blend;
T_16.3;
    %assign/vec4 v0x566e907ddef0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x566e907dd690;
T_17 ;
    %wait E_0x566e907ddb90;
    %load/vec4 v0x566e907dda90_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x566e907ddfd0, 4;
    %assign/vec4 v0x566e907ddef0_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x566e907de440;
T_18 ;
    %wait E_0x566e907ddc80;
    %load/vec4 v0x566e907df0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x566e907dec50_0;
    %load/vec4 v0x566e907de8c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x566e907dede0, 0, 4;
T_18.0 ;
    %load/vec4 v0x566e907df0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.2, 8;
    %load/vec4 v0x566e907dec50_0;
    %jmp/1 T_18.3, 8;
T_18.2 ; End of true expr.
    %load/vec4 v0x566e907de8c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x566e907dede0, 4;
    %jmp/0 T_18.3, 8;
 ; End of false expr.
    %blend;
T_18.3;
    %assign/vec4 v0x566e907ded20_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x566e907de440;
T_19 ;
    %wait E_0x566e907dea40;
    %load/vec4 v0x566e907de8c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x566e907dede0, 4;
    %assign/vec4 v0x566e907ded20_0, 0;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x566e907df250;
T_20 ;
    %wait E_0x566e907ddc80;
    %load/vec4 v0x566e907dff60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x566e907dfad0_0;
    %load/vec4 v0x566e907df6e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x566e907dfc50, 0, 4;
T_20.0 ;
    %load/vec4 v0x566e907dff60_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.2, 8;
    %load/vec4 v0x566e907dfad0_0;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %load/vec4 v0x566e907df6e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x566e907dfc50, 4;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0x566e907dfb70_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x566e907df250;
T_21 ;
    %wait E_0x566e907df860;
    %load/vec4 v0x566e907df6e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x566e907dfc50, 4;
    %assign/vec4 v0x566e907dfb70_0, 0;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x566e907e00c0;
T_22 ;
    %wait E_0x566e907ddc80;
    %load/vec4 v0x566e907e0d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x566e907e0860_0;
    %load/vec4 v0x566e907e04f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x566e907e0a10, 0, 4;
T_22.0 ;
    %load/vec4 v0x566e907e0d20_0;
    %flag_set/vec4 8;
    %jmp/0 T_22.2, 8;
    %load/vec4 v0x566e907e0860_0;
    %jmp/1 T_22.3, 8;
T_22.2 ; End of true expr.
    %load/vec4 v0x566e907e04f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x566e907e0a10, 4;
    %jmp/0 T_22.3, 8;
 ; End of false expr.
    %blend;
T_22.3;
    %assign/vec4 v0x566e907e0930_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x566e907e00c0;
T_23 ;
    %wait E_0x566e907e0670;
    %load/vec4 v0x566e907e04f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x566e907e0a10, 4;
    %assign/vec4 v0x566e907e0930_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x566e907e1430;
T_24 ;
    %wait E_0x566e907e1670;
    %load/vec4 v0x566e907e16f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x566e907e17f0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x566e907e19d0_0, 0, 16;
    %jmp T_24.5;
T_24.0 ;
    %load/vec4 v0x566e907e18d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x566e907e17f0_0, 0, 8;
    %load/vec4 v0x566e907e18d0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x566e907e19d0_0, 0, 16;
    %jmp T_24.5;
T_24.1 ;
    %load/vec4 v0x566e907e18d0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x566e907e17f0_0, 0, 8;
    %load/vec4 v0x566e907e18d0_0;
    %parti/s 16, 8, 5;
    %store/vec4 v0x566e907e19d0_0, 0, 16;
    %jmp T_24.5;
T_24.2 ;
    %load/vec4 v0x566e907e18d0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x566e907e17f0_0, 0, 8;
    %load/vec4 v0x566e907e18d0_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x566e907e19d0_0, 0, 16;
    %jmp T_24.5;
T_24.3 ;
    %load/vec4 v0x566e907e18d0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x566e907e17f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x566e907e18d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x566e907e19d0_0, 0, 16;
    %jmp T_24.5;
T_24.5 ;
    %pop/vec4 1;
    %load/vec4 v0x566e907e1c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x566e907e1a90_0, 0, 32;
    %jmp T_24.10;
T_24.6 ;
    %load/vec4 v0x566e907e1bc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_24.11, 8;
    %load/vec4 v0x566e907e17f0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x566e907e17f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_24.12, 8;
T_24.11 ; End of true expr.
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x566e907e17f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_24.12, 8;
 ; End of false expr.
    %blend;
T_24.12;
    %store/vec4 v0x566e907e1a90_0, 0, 32;
    %jmp T_24.10;
T_24.7 ;
    %load/vec4 v0x566e907e1bc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_24.13, 8;
    %load/vec4 v0x566e907e19d0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x566e907e19d0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_24.14, 8;
T_24.13 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x566e907e19d0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_24.14, 8;
 ; End of false expr.
    %blend;
T_24.14;
    %store/vec4 v0x566e907e1a90_0, 0, 32;
    %jmp T_24.10;
T_24.8 ;
    %load/vec4 v0x566e907e18d0_0;
    %store/vec4 v0x566e907e1a90_0, 0, 32;
    %jmp T_24.10;
T_24.10 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x566e907e9810;
T_25 ;
    %wait E_0x566e907e5650;
    %load/vec4 v0x566e907e9d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x566e907e9c50_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x566e907e9b60_0;
    %assign/vec4 v0x566e907e9c50_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x566e90796540;
T_26 ;
    %vpi_call/w 5 11 "$readmemh", "/home/marcosbarbosa/Documents/verilog/full-pipeline-5-stages/src/inputs/input.txt", v0x566e907e3600 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x566e90796540;
T_27 ;
    %pushi/vec4 18, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x566e907ddfd0, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x566e907dede0, 4, 0;
    %pushi/vec4 120, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x566e907dfc50, 4, 0;
    %pushi/vec4 86, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x566e907e0a10, 4, 0;
    %pushi/vec4 240, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x566e907ddfd0, 4, 0;
    %pushi/vec4 222, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x566e907dede0, 4, 0;
    %pushi/vec4 188, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x566e907dfc50, 4, 0;
    %pushi/vec4 154, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x566e907e0a10, 4, 0;
    %end;
    .thread T_27;
    .scope S_0x566e90796540;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x566e907efac0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x566e90796540;
T_29 ;
    %delay 50, 0;
    %load/vec4 v0x566e907efac0_0;
    %inv;
    %store/vec4 v0x566e907efac0_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x566e90796540;
T_30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x566e907efb60_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x566e907efb60_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x566e90796540;
T_31 ;
    %vpi_call/w 5 35 "$display", "\012Teste da microarquitetura RISC-V Pipeline iniciado" {0 0 0};
    %delay 10000, 0;
    %vpi_call/w 5 37 "$display", "\012Teste da microarquitetura RISC-V Pipeline encerrado" {0 0 0};
    %vpi_call/w 5 38 "$finish" {0 0 0};
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "-";
    "src/modules/alu/alu_decoder.v";
    "src/modules/data_memory/data_memory.v";
    "src/top//single_cycle_cpu_tb.v";
    "src/modules/single_cycle_cpu.v";
    "src/modules/alu/alu.v";
    "src/modules/adder/adder.v";
    "src/modules/control/control_unit.v";
    "src/modules/data_memory/memTopo32LittleEndian.v";
    "src/modules/data_memory/byteEnableDecoder.v";
    "src/modules/data_memory/memByteAddressable32WF.v";
    "src/modules/data_memory/memory_write_first.v";
    "src/modules/data_memory/memReadManager.v";
    "src/modules/extend/extend.v";
    "src/modules/instruction_memory/instruction_memory.v";
    "src/modules/mux/mux2_1.v";
    "src/modules/pc/pc.v";
    "src/modules/mux/mux4_1.v";
    "src/modules/register/register.v";
    "src/modules/register_file/register_file.v";
