
---------- Begin Simulation Statistics ----------
final_tick                                32284238500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  96108                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724096                       # Number of bytes of host memory used
host_op_rate                                   149090                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1040.50                       # Real time elapsed on the host
host_tick_rate                               31027622                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032284                       # Number of seconds simulated
sim_ticks                                 32284238500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  87523544                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 85235787                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.645685                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.645685                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7487050                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5739284                       # number of floating regfile writes
system.cpu.idleCycles                          134169                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               543874                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 12006276                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.666107                       # Inst execution rate
system.cpu.iew.exec_refs                     45811421                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13750700                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4201495                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34715340                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                925                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2086                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             13994753                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           185011996                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              32060721                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1324164                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             172146482                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10406                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2393993                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 479220                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2408053                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1908                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       285159                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         258715                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 229144885                       # num instructions consuming a value
system.cpu.iew.wb_count                     171022236                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.560961                       # average fanout of values written-back
system.cpu.iew.wb_producers                 128541432                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.648695                       # insts written-back per cycle
system.cpu.iew.wb_sent                      171494025                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                290337816                       # number of integer regfile reads
system.cpu.int_regfile_writes               138030826                       # number of integer regfile writes
system.cpu.ipc                               1.548743                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.548743                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2086597      1.20%      1.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             120050321     69.20%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   53      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 44140      0.03%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1677035      0.97%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1429      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8825      0.01%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               123137      0.07%     71.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                19352      0.01%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3357342      1.94%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4692      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           45668      0.03%     73.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          22965      0.01%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             32117634     18.51%     91.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12668654      7.30%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          108900      0.06%     99.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1133897      0.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              173470647                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7338982                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14263220                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6874214                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7418786                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2897005                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016700                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1201530     41.47%     41.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%     41.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    160      0.01%     41.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1041      0.04%     41.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412306     14.23%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   66      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1271378     43.89%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9122      0.31%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               596      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              803      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              166942073                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          400114881                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    164148022                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         207478899                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  185010642                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 173470647                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1354                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        29883790                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            105494                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            151                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     54563168                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      64434309                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.692209                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.202899                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13036475     20.23%     20.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9783871     15.18%     35.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10648211     16.53%     51.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10653170     16.53%     68.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5748553      8.92%     77.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5350187      8.30%     85.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5703389      8.85%     94.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1618261      2.51%     97.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1892192      2.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        64434309                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.686615                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2940510                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1031722                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             34715340                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13994753                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                71236427                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         64568478                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1516                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41410                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91447                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        92618                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          903                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       186258                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            903                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                17745814                       # Number of BP lookups
system.cpu.branchPred.condPredicted          12892418                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            477681                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8969619                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8960053                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.893351                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2157603                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           21898                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11493                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1930                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        29877663                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            476960                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     60436518                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.566795                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.511657                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        12009510     19.87%     19.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14290978     23.65%     43.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12674860     20.97%     64.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         7006371     11.59%     76.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1452386      2.40%     78.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3957209      6.55%     85.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1332730      2.21%     87.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          823442      1.36%     88.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6889032     11.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     60436518                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6889032                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34499060                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34499060                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34499060                       # number of overall hits
system.cpu.dcache.overall_hits::total        34499060                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       164034                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         164034                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       164034                       # number of overall misses
system.cpu.dcache.overall_misses::total        164034                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6697101493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6697101493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6697101493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6697101493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34663094                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34663094                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34663094                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34663094                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004732                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004732                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004732                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004732                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40827.520471                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40827.520471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40827.520471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40827.520471                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28850                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          309                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               777                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              34                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.129987                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     9.088235                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        72501                       # number of writebacks
system.cpu.dcache.writebacks::total             72501                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        72977                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        72977                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        72977                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        72977                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        91057                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        91057                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        91057                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        91057                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4071871493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4071871493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4071871493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4071871493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002627                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002627                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44717.830513                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44717.830513                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44717.830513                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44717.830513                       # average overall mshr miss latency
system.cpu.dcache.replacements                  90545                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21201851                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21201851                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       123569                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        123569                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3779330000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3779330000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21325420                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21325420                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005794                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005794                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30584.774498                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30584.774498                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        72966                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        72966                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        50603                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        50603                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1194949500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1194949500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002373                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002373                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23614.202715                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23614.202715                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13297209                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13297209                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40465                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40465                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2917771493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2917771493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72106.054442                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72106.054442                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40454                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40454                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2876921993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2876921993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003033                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003033                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71115.884536                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71115.884536                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  32284238500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.473051                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34590117                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             91057                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            379.873233                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.473051                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998971                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998971                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69417245                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69417245                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32284238500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 10061337                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              27550457                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  19148416                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7194879                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 479220                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8557667                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1608                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              192519753                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7859                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    32059171                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13750711                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3100                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16737                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  32284238500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  32284238500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32284238500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           10795502                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      122615145                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    17745814                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11129149                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      53151017                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  961572                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  903                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6074                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  10437138                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                102666                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           64434309                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.063293                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.500078                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 32466247     50.39%     50.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1296289      2.01%     52.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3148672      4.89%     57.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1750652      2.72%     60.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1504453      2.33%     62.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2281895      3.54%     65.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3911968      6.07%     71.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   956591      1.48%     73.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 17117542     26.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             64434309                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.274837                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.898994                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     10433862                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10433862                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10433862                       # number of overall hits
system.cpu.icache.overall_hits::total        10433862                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3275                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3275                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3275                       # number of overall misses
system.cpu.icache.overall_misses::total          3275                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    200520500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    200520500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    200520500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    200520500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10437137                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10437137                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10437137                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10437137                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000314                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000314                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000314                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000314                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61227.633588                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61227.633588                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61227.633588                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61227.633588                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          163                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2073                       # number of writebacks
system.cpu.icache.writebacks::total              2073                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          692                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          692                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          692                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          692                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2583                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2583                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2583                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2583                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    161732000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    161732000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    161732000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    161732000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000247                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000247                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000247                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000247                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62614.014712                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62614.014712                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62614.014712                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62614.014712                       # average overall mshr miss latency
system.cpu.icache.replacements                   2073                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10433862                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10433862                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3275                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3275                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    200520500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    200520500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10437137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10437137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000314                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000314                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61227.633588                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61227.633588                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          692                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          692                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2583                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2583                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    161732000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    161732000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000247                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000247                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62614.014712                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62614.014712                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  32284238500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.629290                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10436445                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2583                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4040.435540                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.629290                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991463                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991463                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20876857                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20876857                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32284238500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    10438098                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1278                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  32284238500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  32284238500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32284238500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10732001                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5163353                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 9916                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1908                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 657088                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   10                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    638                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  32284238500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 479220                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12998016                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 7124185                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13849                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  23299005                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20520034                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              189881559                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 16039                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7105533                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10009476                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3946797                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              53                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           251801414                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   521404771                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                321502125                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7802944                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 40051157                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     739                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 720                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  36299468                       # count of insts added to the skid buffer
system.cpu.rob.reads                        238540747                       # The number of ROB reads
system.cpu.rob.writes                       374015640                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  471                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                43128                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43599                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 471                       # number of overall hits
system.l2.overall_hits::.cpu.data               43128                       # number of overall hits
system.l2.overall_hits::total                   43599                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2110                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47929                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50039                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2110                       # number of overall misses
system.l2.overall_misses::.cpu.data             47929                       # number of overall misses
system.l2.overall_misses::total                 50039                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    152701500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3474624500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3627326000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    152701500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3474624500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3627326000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2581                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            91057                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                93638                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2581                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           91057                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               93638                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.817513                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.526363                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.534388                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.817513                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.526363                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.534388                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72370.379147                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72495.242964                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72489.977817                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72370.379147                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72495.242964                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72489.977817                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31282                       # number of writebacks
system.l2.writebacks::total                     31282                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50039                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50039                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    131146000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2984867250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3116013250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    131146000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2984867250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3116013250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.817513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.526363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.534388                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.817513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.526363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.534388                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62154.502370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62276.852219                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62271.693079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62154.502370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62276.852219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62271.693079                       # average overall mshr miss latency
system.l2.replacements                          42308                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        72501                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            72501                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        72501                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        72501                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2069                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2069                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2069                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2069                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1638                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1638                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38817                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38817                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2796693000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2796693000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40455                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40455                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.959511                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.959511                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72048.149007                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72048.149007                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38817                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38817                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2399879250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2399879250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.959511                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.959511                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61825.469511                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61825.469511                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            471                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                471                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    152701500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    152701500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.817513                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.817513                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72370.379147                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72370.379147                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2110                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2110                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    131146000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    131146000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.817513                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.817513                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62154.502370                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62154.502370                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         41490                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             41490                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9112                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9112                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    677931500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    677931500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        50602                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         50602                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.180072                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.180072                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74399.857331                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74399.857331                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    584988000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    584988000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.180072                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.180072                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64199.736611                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64199.736611                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  32284238500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8101.344773                       # Cycle average of tags in use
system.l2.tags.total_refs                      186231                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50500                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.687743                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      68.299386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       116.509844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7916.535543                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988934                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6842                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1540356                       # Number of tag accesses
system.l2.tags.data_accesses                  1540356                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32284238500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47925.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001948623250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1921                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1921                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              137546                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29377                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50039                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31282                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50039                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31282                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50039                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31282                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.043207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.151093                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    162.201391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1912     99.53%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.42%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1921                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.273295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.258751                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.712069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1665     86.67%     86.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.21%     86.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              239     12.44%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.62%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1921                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3202496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2002048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     99.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     62.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   32282730500                       # Total gap between requests
system.mem_ctrls.avgGap                     396979.02                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       135040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3067200                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2000704                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4182846.065890635829                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 95006112.657729253173                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 61971540.694695338607                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2110                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47929                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31282                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     61514500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1403244500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 734009429500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29153.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29277.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  23464274.33                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       135040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3067456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3202496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       135040                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       135040                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2002048                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2002048                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2110                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47929                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50039                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31282                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31282                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4182846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     95014042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         99196888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4182846                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4182846                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     62013171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        62013171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     62013171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4182846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     95014042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       161210059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50035                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31261                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3411                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3103                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3047                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2711                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2871                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1979                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1861                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1951                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1630                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               526602750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250175000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1464759000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10524.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29274.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40012                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28235                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.97                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.32                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        13048                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   398.749234                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   205.809906                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   406.319791                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5774     44.25%     44.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1590     12.19%     56.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          691      5.30%     61.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          495      3.79%     65.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          406      3.11%     68.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          324      2.48%     71.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          317      2.43%     73.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          334      2.56%     76.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3117     23.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        13048                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3202240                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2000704                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               99.188959                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               61.971541                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.26                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  32284238500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50793960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26997630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187367880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83593080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2548297440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3791925000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9203947680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   15892922670                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   492.281169                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  23866916250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1077960000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7339362250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42375900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22519530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169882020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79589340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2548297440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3124249230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9766200960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   15753114420                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   487.950627                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  25339949500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1077960000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5866329000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  32284238500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11222                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31282                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10126                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38817                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38817                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11222                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141486                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141486                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141486                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5204544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5204544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5204544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50039                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50039    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50039                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  32284238500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54143750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62548750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             53185                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       103783                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2073                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29070                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40455                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40455                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2583                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        50602                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7237                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       272659                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                279896                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       297856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10467712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10765568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42310                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2002176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           135948                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006856                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082514                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 135016     99.31%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    932      0.69%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             135948                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  32284238500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          167703000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3875997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         136585500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
