{"Source Block": ["verilog-ethernet/rtl/axis_frame_fifo_64.v@97:107@HdlStmAssign", "reg good_frame_reg = 1'b0, good_frame_next;\n\nassign input_axis_tready = (~full | DROP_WHEN_FULL);\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n\nassign overflow = overflow_reg;\nassign bad_frame = bad_frame_reg;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_frame_fifo.v@94:104", "\nassign input_axis_tready = (~full | DROP_WHEN_FULL);\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n\nassign overflow = overflow_reg;\nassign bad_frame = bad_frame_reg;\nassign good_frame = good_frame_reg;\n\n"], ["verilog-ethernet/rtl/axis_frame_fifo_64.v@101:111", "assign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n\nassign overflow = overflow_reg;\nassign bad_frame = bad_frame_reg;\nassign good_frame = good_frame_reg;\n\n// Write logic\nalways @* begin\n"], ["verilog-ethernet/rtl/axis_async_frame_fifo_64.v@135:145", "assign input_axis_tready = (~full | DROP_WHEN_FULL) & ~input_rst_sync3_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n\nassign input_status_overflow = overflow_reg;\nassign input_status_bad_frame = bad_frame_reg;\nassign input_status_good_frame = good_frame_reg;\n\n"], ["verilog-ethernet/rtl/axis_frame_fifo_64.v@96:106", "reg bad_frame_reg = 1'b0, bad_frame_next;\nreg good_frame_reg = 1'b0, good_frame_next;\n\nassign input_axis_tready = (~full | DROP_WHEN_FULL);\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n\nassign overflow = overflow_reg;\n"], ["verilog-ethernet/rtl/axis_async_frame_fifo.v@128:138", "reg good_frame_sync3_reg = 1'b0;\nreg good_frame_sync4_reg = 1'b0;\n\nassign input_axis_tready = (~full | DROP_WHEN_FULL) & ~input_rst_sync3_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n\nassign input_status_overflow = overflow_reg;\nassign input_status_bad_frame = bad_frame_reg;\n"], ["verilog-ethernet/rtl/axis_async_frame_fifo_64.v@132:142", "reg good_frame_sync3_reg = 1'b0;\nreg good_frame_sync4_reg = 1'b0;\n\nassign input_axis_tready = (~full | DROP_WHEN_FULL) & ~input_rst_sync3_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n\nassign input_status_overflow = overflow_reg;\n"], ["verilog-ethernet/rtl/axis_async_frame_fifo_64.v@134:144", "\nassign input_axis_tready = (~full | DROP_WHEN_FULL) & ~input_rst_sync3_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n\nassign input_status_overflow = overflow_reg;\nassign input_status_bad_frame = bad_frame_reg;\nassign input_status_good_frame = good_frame_reg;\n"], ["verilog-ethernet/rtl/axis_frame_fifo.v@90:100", "reg drop_frame_reg = 1'b0, drop_frame_next;\nreg overflow_reg = 1'b0, overflow_next;\nreg bad_frame_reg = 1'b0, bad_frame_next;\nreg good_frame_reg = 1'b0, good_frame_next;\n\nassign input_axis_tready = (~full | DROP_WHEN_FULL);\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n\n"], ["verilog-ethernet/rtl/axis_async_frame_fifo_64.v@133:143", "reg good_frame_sync4_reg = 1'b0;\n\nassign input_axis_tready = (~full | DROP_WHEN_FULL) & ~input_rst_sync3_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n\nassign input_status_overflow = overflow_reg;\nassign input_status_bad_frame = bad_frame_reg;\n"], ["verilog-ethernet/rtl/axis_frame_fifo_64.v@94:104", "reg drop_frame_reg = 1'b0, drop_frame_next;\nreg overflow_reg = 1'b0, overflow_next;\nreg bad_frame_reg = 1'b0, bad_frame_next;\nreg good_frame_reg = 1'b0, good_frame_next;\n\nassign input_axis_tready = (~full | DROP_WHEN_FULL);\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n"], ["verilog-ethernet/rtl/axis_frame_fifo.v@93:103", "reg good_frame_reg = 1'b0, good_frame_next;\n\nassign input_axis_tready = (~full | DROP_WHEN_FULL);\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n\nassign overflow = overflow_reg;\nassign bad_frame = bad_frame_reg;\nassign good_frame = good_frame_reg;\n"], ["verilog-ethernet/rtl/axis_frame_fifo_64.v@98:108", "\nassign input_axis_tready = (~full | DROP_WHEN_FULL);\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n\nassign overflow = overflow_reg;\nassign bad_frame = bad_frame_reg;\nassign good_frame = good_frame_reg;\n"], ["verilog-ethernet/rtl/axis_frame_fifo.v@92:102", "reg bad_frame_reg = 1'b0, bad_frame_next;\nreg good_frame_reg = 1'b0, good_frame_next;\n\nassign input_axis_tready = (~full | DROP_WHEN_FULL);\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n\nassign overflow = overflow_reg;\nassign bad_frame = bad_frame_reg;\n"], ["verilog-ethernet/rtl/axis_async_frame_fifo.v@129:139", "reg good_frame_sync4_reg = 1'b0;\n\nassign input_axis_tready = (~full | DROP_WHEN_FULL) & ~input_rst_sync3_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n\nassign input_status_overflow = overflow_reg;\nassign input_status_bad_frame = bad_frame_reg;\nassign input_status_good_frame = good_frame_reg;\n"], ["verilog-ethernet/rtl/axis_frame_fifo_64.v@99:109", "assign input_axis_tready = (~full | DROP_WHEN_FULL);\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n\nassign overflow = overflow_reg;\nassign bad_frame = bad_frame_reg;\nassign good_frame = good_frame_reg;\n\n"], ["verilog-ethernet/rtl/axis_async_frame_fifo.v@130:140", "\nassign input_axis_tready = (~full | DROP_WHEN_FULL) & ~input_rst_sync3_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n\nassign input_status_overflow = overflow_reg;\nassign input_status_bad_frame = bad_frame_reg;\nassign input_status_good_frame = good_frame_reg;\n\n"]], "Diff Content": {"Delete": [[102, "assign output_axis_tkeep = output_axis_tkeep_reg;\n"]], "Add": []}}