AMD_PG_SUPPORT_GFX_DMG,VAR_0
AMD_PG_SUPPORT_GFX_PG,VAR_1
AMD_PG_SUPPORT_GFX_SMG,VAR_2
CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK,VAR_3
CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT,VAR_4
GC,VAR_5
RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD_MASK,VAR_6
RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD__SHIFT,VAR_7
RLC_PG_DELAY_2__SERDES_CMD_DELAY_MASK,VAR_8
RLC_PG_DELAY_2__SERDES_CMD_DELAY__SHIFT,VAR_9
RLC_PG_DELAY_3__CGCG_ACTIVE_BEFORE_CGPG_MASK,VAR_10
RLC_PG_DELAY_3__CGCG_ACTIVE_BEFORE_CGPG__SHIFT,VAR_11
RLC_PG_DELAY__CMD_PROPAGATE_DELAY__SHIFT,VAR_12
RLC_PG_DELAY__MEM_SLEEP_DELAY__SHIFT,VAR_13
RLC_PG_DELAY__POWER_DOWN_DELAY__SHIFT,VAR_14
RLC_PG_DELAY__POWER_UP_DELAY__SHIFT,VAR_15
RREG32,FUNC_0
SOC15_REG_OFFSET,FUNC_1
WREG32,FUNC_2
mmCP_RB_WPTR_POLL_CNTL,VAR_16
mmRLC_AUTO_PG_CTRL,VAR_17
mmRLC_PG_DELAY,VAR_18
mmRLC_PG_DELAY_2,VAR_19
mmRLC_PG_DELAY_3,VAR_20
pwr_10_0_gfxip_control_over_cgpg,FUNC_3
gfx_v9_0_init_gfx_power_gating,FUNC_4
adev,VAR_21
data,VAR_22
