design_1_dds_compiler_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dds_compiler_0_0/sim/design_1_dds_compiler_0_0.vhd,
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,
design_1_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,
design_1_xlslice_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v,
design_1_xbip_dsp48_macro_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_xbip_dsp48_macro_0_1/sim/design_1_xbip_dsp48_macro_0_1.vhd,
design_1_mult_gen_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mult_gen_0_0/sim/design_1_mult_gen_0_0.vhd,
design_1_mult_gen_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mult_gen_0_1/sim/design_1_mult_gen_0_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
