<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_d_b_g_m_c_u___type_def" xml:lang="en-US">
<title>DBGMCU_TypeDef Struct Reference</title>
<indexterm><primary>DBGMCU_TypeDef</primary></indexterm>
<para>

<para>Debug MCU. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f4xx.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_b_g_m_c_u___type_def_1a24df28d0e440321b21f6f07b3bb93dea">IDCODE</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_b_g_m_c_u___type_def_1ab40c89c59391aaa9d9a8ec011dd0907a">CR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_b_g_m_c_u___type_def_1a5eaefc557573ae7bdc632ef6b6d574b5">APB1FZ</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_b_g_m_c_u___type_def_1a4628a8c32f97ef93b15b2b503ef90c75">APB2FZ</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Debug MCU. </para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_d_b_g_m_c_u___type_def_1a5eaefc557573ae7bdc632ef6b6d574b5"/><section>
    <title>APB1FZ</title>
<indexterm><primary>APB1FZ</primary><secondary>DBGMCU_TypeDef</secondary></indexterm>
<indexterm><primary>DBGMCU_TypeDef</primary><secondary>APB1FZ</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t APB1FZ</computeroutput></para>
<para>Debug MCU APB1 freeze register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_struct_d_b_g_m_c_u___type_def_1a4628a8c32f97ef93b15b2b503ef90c75"/><section>
    <title>APB2FZ</title>
<indexterm><primary>APB2FZ</primary><secondary>DBGMCU_TypeDef</secondary></indexterm>
<indexterm><primary>DBGMCU_TypeDef</primary><secondary>APB2FZ</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t APB2FZ</computeroutput></para>
<para>Debug MCU APB2 freeze register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_struct_d_b_g_m_c_u___type_def_1ab40c89c59391aaa9d9a8ec011dd0907a"/><section>
    <title>CR</title>
<indexterm><primary>CR</primary><secondary>DBGMCU_TypeDef</secondary></indexterm>
<indexterm><primary>DBGMCU_TypeDef</primary><secondary>CR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CR</computeroutput></para>
<para>Debug MCU configuration register, Address offset: 0x04 </para>
</section>
<anchor xml:id="_struct_d_b_g_m_c_u___type_def_1a24df28d0e440321b21f6f07b3bb93dea"/><section>
    <title>IDCODE</title>
<indexterm><primary>IDCODE</primary><secondary>DBGMCU_TypeDef</secondary></indexterm>
<indexterm><primary>DBGMCU_TypeDef</primary><secondary>IDCODE</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t IDCODE</computeroutput></para>
<para>MCU device ID code, Address offset: 0x00 </para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
CUBE_IDE/VGA/Core/Inc/<link linkend="_stm32f4xx_8h">stm32f4xx.h</link></section>
</section>
