Loading plugins phase: Elapsed time ==> 0s.160ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\V-TE-PWR\PDSS_SRC_SNK\CYPD3171-24LQXQ_pb\CYPD3171-24LQXQ_pb.cydsn\CYPD3171-24LQXQ_pb.cyprj -d CYPD3171-24LQXQ -s D:\V-TE-PWR\PDSS_SRC_SNK\CYPD3171-24LQXQ_pb\CYPD3171-24LQXQ_pb.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.703ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.026ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CYPD3171-24LQXQ_pb.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\V-TE-PWR\PDSS_SRC_SNK\CYPD3171-24LQXQ_pb\CYPD3171-24LQXQ_pb.cydsn\CYPD3171-24LQXQ_pb.cyprj -dcpsoc3 CYPD3171-24LQXQ_pb.v -verilog
======================================================================

======================================================================
Compiling:  CYPD3171-24LQXQ_pb.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\V-TE-PWR\PDSS_SRC_SNK\CYPD3171-24LQXQ_pb\CYPD3171-24LQXQ_pb.cydsn\CYPD3171-24LQXQ_pb.cyprj -dcpsoc3 CYPD3171-24LQXQ_pb.v -verilog
======================================================================

======================================================================
Compiling:  CYPD3171-24LQXQ_pb.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\V-TE-PWR\PDSS_SRC_SNK\CYPD3171-24LQXQ_pb\CYPD3171-24LQXQ_pb.cydsn\CYPD3171-24LQXQ_pb.cyprj -dcpsoc3 -verilog CYPD3171-24LQXQ_pb.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Dec 13 16:19:53 2021


======================================================================
Compiling:  CYPD3171-24LQXQ_pb.v
Program  :   vpp
Options  :    -yv2 -q10 CYPD3171-24LQXQ_pb.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Dec 13 16:19:53 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CYPD3171-24LQXQ_pb.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  CYPD3171-24LQXQ_pb.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\V-TE-PWR\PDSS_SRC_SNK\CYPD3171-24LQXQ_pb\CYPD3171-24LQXQ_pb.cydsn\CYPD3171-24LQXQ_pb.cyprj -dcpsoc3 -verilog CYPD3171-24LQXQ_pb.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Dec 13 16:19:53 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\V-TE-PWR\PDSS_SRC_SNK\CYPD3171-24LQXQ_pb\CYPD3171-24LQXQ_pb.cydsn\codegentemp\CYPD3171-24LQXQ_pb.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\V-TE-PWR\PDSS_SRC_SNK\CYPD3171-24LQXQ_pb\CYPD3171-24LQXQ_pb.cydsn\codegentemp\CYPD3171-24LQXQ_pb.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  CYPD3171-24LQXQ_pb.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\V-TE-PWR\PDSS_SRC_SNK\CYPD3171-24LQXQ_pb\CYPD3171-24LQXQ_pb.cydsn\CYPD3171-24LQXQ_pb.cyprj -dcpsoc3 -verilog CYPD3171-24LQXQ_pb.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Dec 13 16:19:53 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\V-TE-PWR\PDSS_SRC_SNK\CYPD3171-24LQXQ_pb\CYPD3171-24LQXQ_pb.cydsn\codegentemp\CYPD3171-24LQXQ_pb.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\V-TE-PWR\PDSS_SRC_SNK\CYPD3171-24LQXQ_pb\CYPD3171-24LQXQ_pb.cydsn\codegentemp\CYPD3171-24LQXQ_pb.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\EZI2C_1:Net_1257\
	\EZI2C_1:uncfg_rx_irq\
	\EZI2C_1:Net_1099\
	\EZI2C_1:Net_1258\
	Net_482
	Net_483
	Net_484
	Net_485
	Net_486
	Net_487
	Net_473
	Net_493
	Net_488
	Net_490


Deleted 14 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__BUCK_BOOST_EN_C_net_0
Aliasing tmpOE__DIR_CTRL_C_net_0 to tmpOE__BUCK_BOOST_EN_C_net_0
Aliasing \PWMI_C:Net_75\ to zero
Aliasing \PWMI_C:Net_69\ to tmpOE__BUCK_BOOST_EN_C_net_0
Aliasing \PWMI_C:Net_66\ to zero
Aliasing \PWMI_C:Net_82\ to zero
Aliasing \PWMI_C:Net_72\ to zero
Aliasing tmpOE__PWMI_OUT_C_net_0 to tmpOE__BUCK_BOOST_EN_C_net_0
Aliasing \EZI2C_1:select_s_wire\ to zero
Aliasing \EZI2C_1:rx_wire\ to zero
Aliasing \EZI2C_1:sclk_s_wire\ to zero
Aliasing \EZI2C_1:mosi_s_wire\ to zero
Aliasing \EZI2C_1:miso_m_wire\ to zero
Aliasing \EZI2C_1:tmpOE__sda_net_0\ to tmpOE__BUCK_BOOST_EN_C_net_0
Aliasing \EZI2C_1:tmpOE__scl_net_0\ to tmpOE__BUCK_BOOST_EN_C_net_0
Aliasing \EZI2C_1:cts_wire\ to zero
Aliasing tmpOE__MasterInput_net_0 to tmpOE__BUCK_BOOST_EN_C_net_0
Aliasing \AUG_TIMER:Net_75\ to zero
Aliasing \AUG_TIMER:Net_69\ to tmpOE__BUCK_BOOST_EN_C_net_0
Aliasing \AUG_TIMER:Net_66\ to zero
Aliasing \AUG_TIMER:Net_82\ to zero
Aliasing \AUG_TIMER:Net_72\ to zero
Removing Lhs of wire one[6] = tmpOE__BUCK_BOOST_EN_C_net_0[1]
Removing Lhs of wire tmpOE__DIR_CTRL_C_net_0[15] = tmpOE__BUCK_BOOST_EN_C_net_0[1]
Removing Lhs of wire \PWMI_C:Net_81\[21] = Net_410[33]
Removing Lhs of wire \PWMI_C:Net_75\[22] = zero[2]
Removing Lhs of wire \PWMI_C:Net_69\[23] = tmpOE__BUCK_BOOST_EN_C_net_0[1]
Removing Lhs of wire \PWMI_C:Net_66\[24] = zero[2]
Removing Lhs of wire \PWMI_C:Net_82\[25] = zero[2]
Removing Lhs of wire \PWMI_C:Net_72\[26] = zero[2]
Removing Lhs of wire tmpOE__PWMI_OUT_C_net_0[36] = tmpOE__BUCK_BOOST_EN_C_net_0[1]
Removing Lhs of wire \EZI2C_1:select_s_wire\[51] = zero[2]
Removing Lhs of wire \EZI2C_1:rx_wire\[52] = zero[2]
Removing Lhs of wire \EZI2C_1:Net_1170\[55] = \EZI2C_1:Net_847\[50]
Removing Lhs of wire \EZI2C_1:sclk_s_wire\[56] = zero[2]
Removing Lhs of wire \EZI2C_1:mosi_s_wire\[57] = zero[2]
Removing Lhs of wire \EZI2C_1:miso_m_wire\[58] = zero[2]
Removing Lhs of wire \EZI2C_1:tmpOE__sda_net_0\[60] = tmpOE__BUCK_BOOST_EN_C_net_0[1]
Removing Lhs of wire \EZI2C_1:tmpOE__scl_net_0\[66] = tmpOE__BUCK_BOOST_EN_C_net_0[1]
Removing Lhs of wire \EZI2C_1:cts_wire\[75] = zero[2]
Removing Lhs of wire tmpOE__MasterInput_net_0[100] = tmpOE__BUCK_BOOST_EN_C_net_0[1]
Removing Lhs of wire \AUG_TIMER:Net_81\[109] = Net_887[107]
Removing Lhs of wire \AUG_TIMER:Net_75\[110] = zero[2]
Removing Lhs of wire \AUG_TIMER:Net_69\[111] = tmpOE__BUCK_BOOST_EN_C_net_0[1]
Removing Lhs of wire \AUG_TIMER:Net_66\[112] = zero[2]
Removing Lhs of wire \AUG_TIMER:Net_82\[113] = zero[2]
Removing Lhs of wire \AUG_TIMER:Net_72\[114] = zero[2]

------------------------------------------------------
Aliased 0 equations, 25 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\V-TE-PWR\PDSS_SRC_SNK\CYPD3171-24LQXQ_pb\CYPD3171-24LQXQ_pb.cydsn\CYPD3171-24LQXQ_pb.cyprj -dcpsoc3 CYPD3171-24LQXQ_pb.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.392ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.47, Family: PSoC3, Started at: Monday, 13 December 2021 16:19:53
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\V-TE-PWR\PDSS_SRC_SNK\CYPD3171-24LQXQ_pb\CYPD3171-24LQXQ_pb.cydsn\CYPD3171-24LQXQ_pb.cyprj -d CYPD3171-24LQXQ CYPD3171-24LQXQ_pb.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'Clock_2'. Signal=Net_410_ff2
    Fixed Function Clock 3: Automatic-assigning  clock 'Clock_1'. Signal=Net_887_ff3
    Alignment-Only Clock: Automatic-assigning  clock 'PDSS_PORT0_RX_CLK'. Fanout=0
    Fixed Function Clock 0: Automatic-assigning  clock 'EZI2C_1_SCBCLK'. Signal=\EZI2C_1:Net_847_ff0\
    Alignment-Only Clock: Automatic-assigning  clock 'PDSS_PORT0_SAR_CLK'. Fanout=0
    Alignment-Only Clock: Automatic-assigning  clock 'PDSS_PORT0_BCH_CLK'. Fanout=0
    Alignment-Only Clock: Automatic-assigning  clock 'PDSS_PORT0_TX_CLK'. Fanout=0
    Alignment-Only Clock: Automatic-assigning  clock 'PDSS_PORTX_REFGEN_CLK'. Fanout=0
    Alignment-Only Clock: Automatic-assigning  clock 'PDSS_PORT0_FILT_CLK_SEL'. Fanout=0
    Alignment-Only Clock: Automatic-assigning  clock 'PDSS_PORT0_ISINK_CLK'. Fanout=0
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = BUCK_BOOST_EN_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BUCK_BOOST_EN_C(0)__PA ,
            pad => BUCK_BOOST_EN_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIR_CTRL_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DIR_CTRL_C(0)__PA ,
            pad => DIR_CTRL_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWMI_OUT_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWMI_OUT_C(0)__PA ,
            pin_input => Net_408 ,
            pad => PWMI_OUT_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \EZI2C_1:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C_1:sda(0)\__PA ,
            fb => Net_492 ,
            pad => \EZI2C_1:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \EZI2C_1:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C_1:scl(0)\__PA ,
            fb => Net_491 ,
            pad => \EZI2C_1:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = MasterInput(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MasterInput(0)__PA ,
            pad => MasterInput(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\EZI2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_474 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =MasterInputInt
        PORT MAP (
            interrupt => Net_494 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =AUG_ISR
        PORT MAP (
            interrupt => Net_877 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Interrupts                    :    3 :   12 :   15 : 20.00 %
IO                            :    6 :    6 :   12 : 50.00 %
USB Power Delivery            :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
Timer/Counter/PWM             :    2 :    2 :    4 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.020ms
Tech Mapping phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Analog Placement phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =MasterInputInt
        PORT MAP (
            interrupt => Net_494 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\EZI2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_474 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =AUG_ISR
        PORT MAP (
            interrupt => Net_877 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
Port 1 generates interrupt for logical port:
    logicalport: Name =MasterInput
        PORT MAP (
            in_clock_en => tmpOE__BUCK_BOOST_EN_C_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__BUCK_BOOST_EN_C_net_0 ,
            out_reset => zero ,
            interrupt => Net_494 );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = PWMI_OUT_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWMI_OUT_C(0)__PA ,
        pin_input => Net_408 ,
        pad => PWMI_OUT_C(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = BUCK_BOOST_EN_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BUCK_BOOST_EN_C(0)__PA ,
        pad => BUCK_BOOST_EN_C(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MasterInput(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MasterInput(0)__PA ,
        pad => MasterInput(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = DIR_CTRL_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DIR_CTRL_C(0)__PA ,
        pad => DIR_CTRL_C(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \EZI2C_1:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C_1:sda(0)\__PA ,
        fb => Net_492 ,
        pad => \EZI2C_1:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \EZI2C_1:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C_1:scl(0)\__PA ,
        fb => Net_491 ,
        pad => \EZI2C_1:scl(0)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            ff_div_2 => Net_410_ff2 ,
            ff_div_3 => Net_887_ff3 ,
            ff_div_0 => \EZI2C_1:Net_847_ff0\ );
        Properties:
        {
        }
PICU group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\EZI2C_1:SCB\
        PORT MAP (
            clock => \EZI2C_1:Net_847_ff0\ ,
            interrupt => Net_474 ,
            uart_tx => \EZI2C_1:tx_wire\ ,
            uart_rts => \EZI2C_1:rts_wire\ ,
            mosi_m => \EZI2C_1:mosi_m_wire\ ,
            select_m_3 => \EZI2C_1:select_m_wire_3\ ,
            select_m_2 => \EZI2C_1:select_m_wire_2\ ,
            select_m_1 => \EZI2C_1:select_m_wire_1\ ,
            select_m_0 => \EZI2C_1:select_m_wire_0\ ,
            sclk_m => \EZI2C_1:sclk_m_wire\ ,
            miso_s => \EZI2C_1:miso_s_wire\ ,
            i2c_scl => Net_491 ,
            i2c_sda => Net_492 ,
            tr_tx_req => Net_477 ,
            tr_rx_req => Net_476 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\AUG_TIMER:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_887_ff3 ,
            capture => zero ,
            count => tmpOE__BUCK_BOOST_EN_C_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_502 ,
            tr_overflow => Net_501 ,
            tr_compare_match => Net_503 ,
            line => Net_504 ,
            line_compl => Net_505 ,
            interrupt => Net_877 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\PWMI_C:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_410_ff2 ,
            capture => zero ,
            count => tmpOE__BUCK_BOOST_EN_C_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_440 ,
            tr_overflow => Net_439 ,
            tr_compare_match => Net_441 ,
            line => Net_408 ,
            line_compl => Net_442 ,
            interrupt => Net_438 );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
USBPD group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+------------
   1 |   0 |     * |      NONE |      HI_Z_ANALOG |      PWMI_OUT_C(0) | In(Net_408)
     |   1 |     * |      NONE |         CMOS_OUT | BUCK_BOOST_EN_C(0) | 
     |   3 |     * |   FALLING |      RES_PULL_UP |     MasterInput(0) | 
-----+-----+-------+-----------+------------------+--------------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT |      DIR_CTRL_C(0) | 
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |   \EZI2C_1:sda(0)\ | FB(Net_492)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |   \EZI2C_1:scl(0)\ | FB(Net_491)
------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.013ms
Digital Placement phase: Elapsed time ==> 0s.165ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/15/route_arch-rrg.cydata" --vh2-path "CYPD3171-24LQXQ_pb_r.vh2" --pcf-path "CYPD3171-24LQXQ_pb.pco" --des-name "CYPD3171-24LQXQ_pb" --dsf-path "CYPD3171-24LQXQ_pb.dsf"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.116ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.221ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
No timing parameter file available for CYPD3171-24LQXQ
Static timing analysis phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.113ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 0s.718ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 0s.720ms
API generation phase: Elapsed time ==> 1s.163ms
Dependency generation phase: Elapsed time ==> 0s.014ms
Cleanup phase: Elapsed time ==> 0s.000ms
