{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1583396311447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1583396311447 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cinnabon_fpga EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"cinnabon_fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1583396311608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1583396311660 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1583396311660 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clock2 " "Compensate clock of PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has been set to clock2" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 19780 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1583396311731 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_1882:auto_generated\|ram_block1a0 " "Atom \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_1882:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1583396311750 "|cinnabon_fpga|nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1583396311750 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1583396312292 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583396313171 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583396313171 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583396313171 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583396313171 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1583396313171 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 54406 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583396313196 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 54408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583396313196 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 54410 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583396313196 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 54412 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583396313196 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1583396313196 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1583396313204 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1583396315346 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "3 " "Following 3 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_P\[0\] PCIE_TX_P\[0\](n) " "Pin \"PCIE_TX_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_P\[0\](n)\"" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 786 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 54414 14176 15139 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1583396316545 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_P\[0\] PCIE_RX_P\[0\](n) " "Pin \"PCIE_RX_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_P\[0\](n)\"" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 785 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 54416 14176 15139 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1583396316545 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_REFCLK_P PCIE_REFCLK_P(n) " "Pin \"PCIE_REFCLK_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_REFCLK_P(n)\"" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK_P } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK_P" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 911 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 54417 14176 15139 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1583396316545 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1583396316545 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1583396317062 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1583396317062 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 10948 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1583396317063 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 5079 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1583396317063 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" {  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1583396317064 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y16_N5            cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip " "PCIEHIP_X0_Y16_N5            cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 19190 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y1_N5    cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y1_N5    cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cal_blk0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 10948 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_1                         " "PLL_1                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_5                        cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 " "PLL_5                        cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/cinnabon_fpga/db/altpll_nn81.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 5000 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_6                         " "PLL_6                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_7                         " "PLL_7                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_8                         " "PLL_8                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_2                         " "PLL_2                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y28_N6                cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 " "CMU_X0_Y28_N6                cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 5079 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P\[0\] " "PIN_AC2                      PCIE_RX_P\[0\]" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 785 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P\[0\]~input " "PIN_AC2                      PCIE_RX_P\[0\]~input" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 54163 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N6              cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0 " "RXPMA_X0_Y16_N6              cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 706 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 10151 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N8              cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0 " "RXPCS_X0_Y16_N8              cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 596 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 13461 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N9              cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0 " "TXPCS_X0_Y16_N9              cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 5077 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N7              cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0 " "TXPMA_X0_Y16_N7              cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 859 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 13656 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P\[0\] " "PIN_AB4                      PCIE_TX_P\[0\]" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 786 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P\[0\]~output " "PIN_AB4                      PCIE_TX_P\[0\]~output" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 53974 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y22_N6               " "RXPMA_X0_Y22_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y22_N8               " "RXPCS_X0_Y22_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y22_N9               " "TXPCS_X0_Y22_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y22_N7               " "TXPMA_X0_Y22_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y29_N6               " "RXPMA_X0_Y29_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y29_N8               " "RXPCS_X0_Y29_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y29_N9               " "TXPCS_X0_Y29_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y29_N7               " "TXPMA_X0_Y29_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y35_N6               " "RXPMA_X0_Y35_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y35_N8               " "RXPCS_X0_Y35_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y35_N9               " "TXPCS_X0_Y35_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y35_N7               " "TXPMA_X0_Y35_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y62_N6                 " "CMU_X0_Y62_N6                " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y50_N6               " "RXPMA_X0_Y50_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y50_N8               " "RXPCS_X0_Y50_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y50_N9               " "TXPCS_X0_Y50_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y50_N7               " "TXPMA_X0_Y50_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y56_N6               " "RXPMA_X0_Y56_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y56_N8               " "RXPCS_X0_Y56_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y56_N9               " "TXPCS_X0_Y56_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y56_N7               " "TXPMA_X0_Y56_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y63_N6               " "RXPMA_X0_Y63_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y63_N8               " "RXPCS_X0_Y63_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y63_N9               " "TXPCS_X0_Y63_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y63_N7               " "TXPMA_X0_Y63_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y69_N6               " "RXPMA_X0_Y69_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y69_N8               " "RXPCS_X0_Y69_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y69_N9               " "TXPCS_X0_Y69_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y69_N7               " "TXPMA_X0_Y69_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583396317067 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1583396317067 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1583396317241 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1583396317241 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 10948 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1583396317241 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 5079 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1583396317241 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] 25 2 0 0 " "Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/cinnabon_fpga/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 5000 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1583396317293 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/cinnabon_fpga/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 5001 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1583396317293 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/cinnabon_fpga/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 5002 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1583396317293 ""}  } { { "db/altpll_nn81.tdf" "" { Text "D:/cinnabon_fpga/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 5000 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1583396317293 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 19781 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1583396317302 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 5 4 0 0 " "Implementing clock multiplication of 5, clock division of 4, and phase shift of 0 degrees (0 ps) for pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 19782 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1583396317302 ""}  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 19780 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1583396317302 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583396318580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583396318580 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1583396318580 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1583396318580 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon_fpga.SDC " "Reading SDC File: 'cinnabon_fpga.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1583396318666 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_100\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_100\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_100\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_100\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583396318679 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1583396318679 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1583396318680 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1583396318681 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1583396318708 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net or combinational node or node " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1583396318854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583396318855 ""}  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1583396318855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1583396318863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583396318863 ""}  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1583396318863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1583396318870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583396318870 ""}  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1583396318870 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1583396318870 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583396318870 ""}  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1583396318870 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583396318930 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1583396318930 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1583396318930 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1583396318930 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout " "Ignoring clock spec: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1583396318930 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Clock derived from ignored clock: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "Ignoring clock spec: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Reason: Clock derived from ignored clock: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1583396318930 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583396318930 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1583396318930 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1583396318930 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583396318930 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1583396318930 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583396318930 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1583396318930 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1583396319076 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583396319105 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583396319105 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583396319105 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583396319105 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1583396319105 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1583396319106 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583396319106 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583396319106 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583396319106 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583396319106 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583396319106 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583396319106 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   4.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583396319106 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  16.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583396319106 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1583396319106 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out  " "Automatically promoted node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583396320217 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 19190 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583396320217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G27 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G27" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583396320217 ""}  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 54148 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583396320217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583396320217 ""}  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 19780 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583396320217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583396320217 ""}  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 19780 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583396320217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583396320217 ""}  } { { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 44635 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583396320217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr  " "Automatically promoted node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583396320217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[0\] " "Destination node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[0\]" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 18114 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583396320217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[1\] " "Destination node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[1\]" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 18103 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583396320217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[2\] " "Destination node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[2\]" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 18102 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583396320217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[3\] " "Destination node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[3\]" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 18101 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583396320217 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1583396320217 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 462 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 18274 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583396320217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|reset_n  " "Automatically promoted node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583396320217 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2809 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 4847 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583396320217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583396320217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 22952 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583396320217 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1583396320217 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 1222 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583396320217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583396320217 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 20103 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583396320217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr  " "Automatically promoted node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583396320217 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 14177 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583396320217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583396320218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 47933 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583396320218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 47960 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583396320218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 45298 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583396320218 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1583396320218 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 46893 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583396320218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583396320218 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 4910 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583396320218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|g_reset_controller.rc_areset_rrr  " "Automatically promoted node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|g_reset_controller.rc_areset_rrr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583396320218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 " "Destination node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 5079 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583396320218 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1583396320218 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2991 -1 0 } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|g_reset_controller.rc_areset_rrr" } } } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 19145 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583396320218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|reset_n_rr  " "Automatically promoted node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|reset_n_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583396320218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|g_reset_controller.rc_areset_rrr " "Destination node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|g_reset_controller.rc_areset_rrr" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2991 -1 0 } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|g_reset_controller.rc_areset_rrr" } } } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 19145 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583396320218 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1583396320218 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 4996 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583396320218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_78n:auto_generated\|dffe4  " "Automatically promoted node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_78n:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583396320218 ""}  } { { "db/shift_taps_78n.tdf" "" { Text "D:/cinnabon_fpga/db/shift_taps_78n.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 21351 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583396320218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn  " "Automatically promoted node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583396320218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0 " "Destination node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 28023 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583396320218 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1583396320218 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 4997 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583396320218 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1583396322141 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1583396322160 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1583396322161 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1583396322185 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1583396322220 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1583396322259 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1583396322669 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1583396322687 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1583396322687 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1583396323219 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1583396323219 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 10948 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1583396323219 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 5079 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1583396323219 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 DPRIO Reconfiguration " "GXB Central Management Unit (CMU) cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the DPRIO Reconfiguration feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1583396323219 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] HSMC_DAC_WRT_B~output " "PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"HSMC_DAC_WRT_B~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 324 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 113 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1583396323241 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] HSMC_DAC_WRT_A~output " "PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"HSMC_DAC_WRT_A~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 324 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 112 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1583396323241 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] HSMC_DAC_CLK_B~output " "PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"HSMC_DAC_CLK_B~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 324 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 108 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1583396323241 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] HSMC_DAC_CLK_A~output " "PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"HSMC_DAC_CLK_A~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 324 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 107 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1583396323242 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] HSMC_ADC_CLK_B~output " "PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"HSMC_ADC_CLK_B~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 324 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 100 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1583396323242 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] HSMC_ADC_CLK_A~output " "PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"HSMC_ADC_CLK_A~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 324 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 99 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1583396323242 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_P\[1\] " "Node \"PCIE_RX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583396325508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_P\[1\] " "Node \"PCIE_TX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583396325508 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1583396325508 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583396325508 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1583396325536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1583396329932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583396332425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1583396332650 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1583396352732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583396352732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1583396355009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X23_Y34 X34_Y45 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X23_Y34 to location X34_Y45" {  } { { "loc" "" { Generic "D:/cinnabon_fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X23_Y34 to location X34_Y45"} { { 12 { 0 ""} 23 34 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1583396365538 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1583396365538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1583396370650 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1583396370650 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1583396370650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583396370656 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.25 " "Total time spent on timing analysis during the Fitter is 5.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1583396371506 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1583396372678 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1583396374150 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1583396374157 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1583396375567 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583396378800 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1583396382277 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "119 Cyclone IV GX " "119 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL A15 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at A15" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 878 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 2.5 V V11 " "Pin CLOCK3_50 uses I/O standard 2.5 V at V11" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 879 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AK16 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AK16" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 880 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AJ27 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AJ27" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 888 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL AF19 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at AF19" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 907 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL AG4 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 660 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL AF3 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 661 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL AH3 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 662 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL AE5 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at AE5" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 663 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL AH2 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at AH2" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 664 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL AE3 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 665 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL AH4 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 666 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL AE4 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 667 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AF18 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AF18" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 887 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AH27 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AH27" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 668 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AJ28 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AJ28" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 669 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AD24 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AD24" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 670 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AE18 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AE18" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 671 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL AD10 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AD10" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 687 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL AD9 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AD9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 688 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AE9 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AE9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 689 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AE8 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AE8" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 690 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL AE7 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AE7" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 691 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL AF7 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 692 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL AF6 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 693 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL AF9 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 694 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL AB13 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 695 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL AF13 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 696 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AF12 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 697 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AG9 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AG9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 698 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AA13 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 699 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AB11 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 700 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AA12 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 701 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AA15 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 702 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL AH11 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 703 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL AG11 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 704 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL AH12 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at AH12" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 705 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL AG12 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at AG12" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 706 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL AH13 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at AH13" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 707 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL AG13 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at AG13" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 708 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL AG14 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at AG14" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 709 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL AH14 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at AH14" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 710 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL AH9 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at AH9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 711 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL AK8 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at AK8" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 712 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL AG10 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 713 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL AK7 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at AK7" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 714 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL AH7 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at AH7" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 715 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL AK6 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at AK6" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 716 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL AJ6 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at AJ6" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 717 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL AK5 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at AK5" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 718 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[0\] 3.3-V LVTTL AK29 " "Pin FS_DQ\[0\] uses I/O standard 3.3-V LVTTL at AK29" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 753 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[1\] 3.3-V LVTTL AE23 " "Pin FS_DQ\[1\] uses I/O standard 3.3-V LVTTL at AE23" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 754 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[2\] 3.3-V LVTTL AH24 " "Pin FS_DQ\[2\] uses I/O standard 3.3-V LVTTL at AH24" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 755 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[3\] 3.3-V LVTTL AH23 " "Pin FS_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 756 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[4\] 3.3-V LVTTL AA21 " "Pin FS_DQ\[4\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 757 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[5\] 3.3-V LVTTL AE20 " "Pin FS_DQ\[5\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 758 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[6\] 3.3-V LVTTL Y19 " "Pin FS_DQ\[6\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 759 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[7\] 3.3-V LVTTL AA17 " "Pin FS_DQ\[7\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 760 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[8\] 3.3-V LVTTL AB17 " "Pin FS_DQ\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[8] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[8\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 761 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[9\] 3.3-V LVTTL Y18 " "Pin FS_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y18" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[9] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[9\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 762 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[10\] 3.3-V LVTTL AA20 " "Pin FS_DQ\[10\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[10] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[10\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 763 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[11\] 3.3-V LVTTL AE21 " "Pin FS_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[11] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[11\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 764 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[12\] 3.3-V LVTTL AH22 " "Pin FS_DQ\[12\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[12] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[12\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 765 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[13\] 3.3-V LVTTL AJ24 " "Pin FS_DQ\[13\] uses I/O standard 3.3-V LVTTL at AJ24" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[13] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[13\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 766 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[14\] 3.3-V LVTTL AE22 " "Pin FS_DQ\[14\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[14] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[14\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 767 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[15\] 3.3-V LVTTL AK28 " "Pin FS_DQ\[15\] uses I/O standard 3.3-V LVTTL at AK28" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[15] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[15\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 768 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[16\] 3.3-V LVTTL AK9 " "Pin FS_DQ\[16\] uses I/O standard 3.3-V LVTTL at AK9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[16] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[16\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 769 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[17\] 3.3-V LVTTL AJ10 " "Pin FS_DQ\[17\] uses I/O standard 3.3-V LVTTL at AJ10" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[17] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[17\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 770 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[18\] 3.3-V LVTTL AK11 " "Pin FS_DQ\[18\] uses I/O standard 3.3-V LVTTL at AK11" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[18] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[18\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 771 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[19\] 3.3-V LVTTL AK12 " "Pin FS_DQ\[19\] uses I/O standard 3.3-V LVTTL at AK12" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[19] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[19\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 772 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[20\] 3.3-V LVTTL AJ13 " "Pin FS_DQ\[20\] uses I/O standard 3.3-V LVTTL at AJ13" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[20] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[20\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 773 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[21\] 3.3-V LVTTL AK15 " "Pin FS_DQ\[21\] uses I/O standard 3.3-V LVTTL at AK15" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[21] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[21\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 774 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[22\] 3.3-V LVTTL AC16 " "Pin FS_DQ\[22\] uses I/O standard 3.3-V LVTTL at AC16" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[22] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[22\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 775 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[23\] 3.3-V LVTTL AH16 " "Pin FS_DQ\[23\] uses I/O standard 3.3-V LVTTL at AH16" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[23] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[23\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 776 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[24\] 3.3-V LVTTL AG16 " "Pin FS_DQ\[24\] uses I/O standard 3.3-V LVTTL at AG16" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[24] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[24\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 777 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[25\] 3.3-V LVTTL AD16 " "Pin FS_DQ\[25\] uses I/O standard 3.3-V LVTTL at AD16" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[25] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[25\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 778 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[26\] 3.3-V LVTTL AJ15 " "Pin FS_DQ\[26\] uses I/O standard 3.3-V LVTTL at AJ15" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[26] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[26\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 779 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[27\] 3.3-V LVTTL AK14 " "Pin FS_DQ\[27\] uses I/O standard 3.3-V LVTTL at AK14" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[27] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[27\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 780 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[28\] 3.3-V LVTTL AK13 " "Pin FS_DQ\[28\] uses I/O standard 3.3-V LVTTL at AK13" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[28] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[28\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 781 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[29\] 3.3-V LVTTL AJ12 " "Pin FS_DQ\[29\] uses I/O standard 3.3-V LVTTL at AJ12" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[29] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[29\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 782 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[30\] 3.3-V LVTTL AK10 " "Pin FS_DQ\[30\] uses I/O standard 3.3-V LVTTL at AK10" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[30] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[30\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 783 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[31\] 3.3-V LVTTL AJ9 " "Pin FS_DQ\[31\] uses I/O standard 3.3-V LVTTL at AJ9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[31] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[31\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 784 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL F17 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at F17" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 787 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL D19 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at D19" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 788 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL K21 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at K21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 789 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL F19 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at F19" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 790 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL K22 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 791 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL B21 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 792 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL C21 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 793 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL D22 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 794 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL D21 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 795 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL D23 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at D23" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 796 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL D24 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at D24" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 797 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL B28 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at B28" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 798 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL C25 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at C25" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 799 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL C26 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at C26" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 800 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL D28 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at D28" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 801 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL D25 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at D25" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 802 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL F20 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at F20" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 803 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL E21 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at E21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 804 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL F23 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at F23" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 805 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL G20 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 806 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL F22 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 807 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL G22 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 808 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL G24 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at G24" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 809 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL G23 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at G23" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 810 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL A25 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at A25" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 811 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL A26 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at A26" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 812 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL A19 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at A19" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 813 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL A28 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at A28" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 814 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL A27 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at A27" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 815 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL B30 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at B30" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 816 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AG28 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AG28" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 817 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AG26 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 818 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL Y21 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 819 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL G16 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 552 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL D18 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at D18" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 553 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL F18 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at F18" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 554 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL AJ16 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at AJ16" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 877 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583396382564 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1583396382564 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "115 " "Following 115 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 660 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 661 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 662 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 663 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 664 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 665 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 666 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 667 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 887 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 668 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 669 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 670 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 671 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 687 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 688 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 689 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 690 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 691 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 692 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 693 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 694 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 695 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 696 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 697 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 698 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 699 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 700 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 701 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 702 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 703 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 704 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 705 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 706 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 707 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 708 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 709 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 710 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 711 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 712 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 713 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 714 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 715 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 716 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 717 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 718 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[0\] a permanently disabled " "Pin FS_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 753 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[1\] a permanently disabled " "Pin FS_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 754 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[2\] a permanently disabled " "Pin FS_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 755 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[3\] a permanently disabled " "Pin FS_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 756 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[4\] a permanently disabled " "Pin FS_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 757 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[5\] a permanently disabled " "Pin FS_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 758 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[6\] a permanently disabled " "Pin FS_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 759 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[7\] a permanently disabled " "Pin FS_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 760 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[8\] a permanently disabled " "Pin FS_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[8] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[8\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 761 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[9\] a permanently disabled " "Pin FS_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[9] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[9\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 762 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[10\] a permanently disabled " "Pin FS_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[10] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[10\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 763 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[11\] a permanently disabled " "Pin FS_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[11] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[11\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 764 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[12\] a permanently disabled " "Pin FS_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[12] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[12\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 765 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[13\] a permanently disabled " "Pin FS_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[13] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[13\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 766 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[14\] a permanently disabled " "Pin FS_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[14] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[14\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 767 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[15\] a permanently disabled " "Pin FS_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[15] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[15\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 768 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[16\] a permanently disabled " "Pin FS_DQ\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[16] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[16\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 769 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[17\] a permanently disabled " "Pin FS_DQ\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[17] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[17\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 770 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[18\] a permanently disabled " "Pin FS_DQ\[18\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[18] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[18\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 771 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[19\] a permanently disabled " "Pin FS_DQ\[19\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[19] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[19\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 772 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[20\] a permanently disabled " "Pin FS_DQ\[20\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[20] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[20\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 773 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[21\] a permanently disabled " "Pin FS_DQ\[21\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[21] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[21\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 774 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[22\] a permanently disabled " "Pin FS_DQ\[22\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[22] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[22\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 775 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[23\] a permanently disabled " "Pin FS_DQ\[23\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[23] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[23\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 776 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[24\] a permanently disabled " "Pin FS_DQ\[24\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[24] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[24\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 777 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[25\] a permanently disabled " "Pin FS_DQ\[25\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[25] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[25\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 778 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[26\] a permanently disabled " "Pin FS_DQ\[26\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[26] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[26\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 779 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[27\] a permanently disabled " "Pin FS_DQ\[27\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[27] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[27\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 780 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[28\] a permanently disabled " "Pin FS_DQ\[28\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[28] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[28\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 781 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[29\] a permanently disabled " "Pin FS_DQ\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[29] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[29\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 782 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[30\] a permanently disabled " "Pin FS_DQ\[30\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[30] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[30\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 783 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[31\] a permanently disabled " "Pin FS_DQ\[31\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[31] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[31\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 784 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 787 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 788 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 789 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 790 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 791 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 792 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 793 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 794 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 795 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 796 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 797 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 798 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 799 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 800 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 801 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 802 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 803 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 804 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 805 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 806 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 807 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 808 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 809 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 810 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 811 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 812 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 813 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 814 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 815 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 816 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 817 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 818 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 819 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_ADA_SDA a permanently disabled " "Pin HSMC_ADA_SDA has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HSMC_ADA_SDA } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_ADA_SDA" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 914 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently enabled " "Pin GPIO\[0\] has a permanently enabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 552 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently enabled " "Pin GPIO\[2\] has a permanently enabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 553 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently enabled " "Pin GPIO\[3\] has a permanently enabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 554 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FAN_CTRL a permanently disabled " "Pin FAN_CTRL has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FAN_CTRL } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 876 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583396382570 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1583396382570 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cinnabon_fpga/cinnabon_fpga.fit.smsg " "Generated suppressed messages file D:/cinnabon_fpga/cinnabon_fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1583396383515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 50 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6191 " "Peak virtual memory: 6191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583396387013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 05 03:19:47 2020 " "Processing ended: Thu Mar 05 03:19:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583396387013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583396387013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:02 " "Total CPU time (on all processors): 00:02:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583396387013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1583396387013 ""}
