{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621109102702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621109102703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 15 17:05:02 2021 " "Processing started: Sat May 15 17:05:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621109102703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621109102703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Circuit_C10 -c Circuit_C10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Circuit_C10 -c Circuit_C10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621109102704 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621109103253 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621109103253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_c10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuit_c10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Circuit_C10-comportamento_Circuit_C10 " "Found design unit 1: Circuit_C10-comportamento_Circuit_C10" {  } { { "Circuit_C10.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Circuit_C10.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621109114698 ""} { "Info" "ISGN_ENTITY_NAME" "1 Circuit_C10 " "Found entity 1: Circuit_C10" {  } { { "Circuit_C10.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Circuit_C10.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621109114698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621109114698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_And-comportamento_Porta_And " "Found design unit 1: Porta_And-comportamento_Porta_And" {  } { { "Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_And.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621109114706 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_And " "Found entity 1: Porta_And" {  } { { "Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_And.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621109114706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621109114706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_Nand-comportamento_Porta_Nand " "Found design unit 1: Porta_Nand-comportamento_Porta_Nand" {  } { { "Porta_Nand.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_Nand.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621109114712 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_Nand " "Found entity 1: Porta_Nand" {  } { { "Porta_Nand.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_Nand.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621109114712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621109114712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_inv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_inv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_Inv-comportamento_Porta_Inv " "Found design unit 1: Porta_Inv-comportamento_Porta_Inv" {  } { { "Porta_Inv.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_Inv.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621109114719 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_Inv " "Found entity 1: Porta_Inv" {  } { { "Porta_Inv.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_Inv.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621109114719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621109114719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_OR-comportamento_Porta_OR " "Found design unit 1: Porta_OR-comportamento_Porta_OR" {  } { { "Porta_OR.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_OR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621109114727 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_OR " "Found entity 1: Porta_OR" {  } { { "Porta_OR.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_OR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621109114727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621109114727 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting an identifier and.vhd(17) " "VHDL syntax error at and.vhd(17) near text \"entity\";  expecting an identifier" {  } { { "and.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/and.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621109114733 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"architecture\";  expecting \";\", or an identifier (\"architecture\" is a reserved keyword), or \"entity\" and.vhd(27) " "VHDL syntax error at and.vhd(27) near text \"architecture\";  expecting \";\", or an identifier (\"architecture\" is a reserved keyword), or \"entity\"" {  } { { "and.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/and.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621109114735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and.vhd 0 0 " "Found 0 design units, including 0 entities, in source file and.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621109114735 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621109114879 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 15 17:05:14 2021 " "Processing ended: Sat May 15 17:05:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621109114879 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621109114879 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621109114879 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621109114879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621109102702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621109102703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 15 17:05:02 2021 " "Processing started: Sat May 15 17:05:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621109102703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621109102703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Circuit_C10 -c Circuit_C10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Circuit_C10 -c Circuit_C10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621109102704 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621109103253 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621109103253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_c10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuit_c10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Circuit_C10-comportamento_Circuit_C10 " "Found design unit 1: Circuit_C10-comportamento_Circuit_C10" {  } { { "Circuit_C10.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Circuit_C10.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621109114698 ""} { "Info" "ISGN_ENTITY_NAME" "1 Circuit_C10 " "Found entity 1: Circuit_C10" {  } { { "Circuit_C10.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Circuit_C10.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621109114698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621109114698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_And-comportamento_Porta_And " "Found design unit 1: Porta_And-comportamento_Porta_And" {  } { { "Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_And.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621109114706 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_And " "Found entity 1: Porta_And" {  } { { "Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_And.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621109114706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621109114706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_Nand-comportamento_Porta_Nand " "Found design unit 1: Porta_Nand-comportamento_Porta_Nand" {  } { { "Porta_Nand.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_Nand.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621109114712 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_Nand " "Found entity 1: Porta_Nand" {  } { { "Porta_Nand.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_Nand.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621109114712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621109114712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_inv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_inv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_Inv-comportamento_Porta_Inv " "Found design unit 1: Porta_Inv-comportamento_Porta_Inv" {  } { { "Porta_Inv.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_Inv.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621109114719 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_Inv " "Found entity 1: Porta_Inv" {  } { { "Porta_Inv.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_Inv.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621109114719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621109114719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_OR-comportamento_Porta_OR " "Found design unit 1: Porta_OR-comportamento_Porta_OR" {  } { { "Porta_OR.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_OR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621109114727 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_OR " "Found entity 1: Porta_OR" {  } { { "Porta_OR.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_OR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621109114727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621109114727 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting an identifier and.vhd(17) " "VHDL syntax error at and.vhd(17) near text \"entity\";  expecting an identifier" {  } { { "and.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/and.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621109114733 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"architecture\";  expecting \";\", or an identifier (\"architecture\" is a reserved keyword), or \"entity\" and.vhd(27) " "VHDL syntax error at and.vhd(27) near text \"architecture\";  expecting \";\", or an identifier (\"architecture\" is a reserved keyword), or \"entity\"" {  } { { "and.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/and.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621109114735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and.vhd 0 0 " "Found 0 design units, including 0 entities, in source file and.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621109114735 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621109114879 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 15 17:05:14 2021 " "Processing ended: Sat May 15 17:05:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621109114879 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621109114879 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621109114879 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621109114879 ""}
