********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-03.13:21:56
COMMAND: -cd verilog/src/unisims MASTER_JTAG.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l MASTER_JTAG.v.log

[NTE:CP0309] MASTER_JTAG.v:42: Implicit port type (wire) for "TDO".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

