<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Dev\Apple1Display\impl1\synlog\impl1_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>FleaFPGA_Uno_E1|sys_clock</data>
<data>159.6 MHz</data>
<data>135.7 MHz</data>
<data>-1.106</data>
</row>
<row>
<data>dm7400_1|y1_inferred_clock</data>
<data>164.6 MHz</data>
<data>168.4 MHz</data>
<data>0.136</data>
</row>
<row>
<data>dm7400_1|y3_inferred_clock</data>
<data>314.4 MHz</data>
<data>267.3 MHz</data>
<data>-0.561</data>
</row>
<row>
<data>dm7427|y1_inferred_clock</data>
<data>292.6 MHz</data>
<data>249.0 MHz</data>
<data>-0.598</data>
</row>
<row>
<data>System</data>
<data>160.7 MHz</data>
<data>152.1 MHz</data>
<data>-0.354</data>
</row>
</report_table>
