// Seed: 1633046044
`undef pp_8
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    output logic id_5,
    output logic id_6,
    output id_7
);
  assign id_3 = 1;
endmodule
