Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.0.0.24.1

Sun Dec 12 21:23:21 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt proj_guitar_hero_impl_1.tws proj_guitar_hero_impl_1_syn.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock vgaout/clk
        2.2  Clock clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 20.8333 [get_pins {clock/CLKHF }] 
[IGNORED:]create_generated_clock -name {vgaout/clk} -source [get_pins vgaout/clock/lscc_pll_inst/u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins vgaout/clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL]

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
rand1_I_0_4_lut/B	->	rand1_I_0_4_lut/Z

++++ Loop2
i643_3_lut/A	->	i643_3_lut/Z

++++ Loop3
i647_4_lut/B	->	i647_4_lut/Z

++++ Loop4
mux_234_i1_4_lut/B	->	mux_234_i1_4_lut/Z

++++ Loop5
i229_4_lut/B	->	i229_4_lut/Z

++++ Loop6
addr_2__I_0_2_i1_3_lut/A	->	addr_2__I_0_2_i1_3_lut/Z

++++ Loop7
addr_2__I_0_2_i2_3_lut/A	->	addr_2__I_0_2_i2_3_lut/Z

++++ Loop8
addr_2__I_0_2_i3_3_lut/A	->	addr_2__I_0_2_i3_3_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "vgaout/clk"
=======================
create_generated_clock -name {vgaout/clk} -source [get_pins {vgaout/clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vgaout/clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock vgaout/clk            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vgaout/clk                        |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock vgaout/clk            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "clk"
=======================
create_clock -name {clk} -period 20.8333 [get_pins {clock/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
clock/CLKHF (MPW)                       |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vgaout/clk                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 0.762516%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter_287_336__i20/D                   |    3.948 ns 
counter_287_336__i19/D                   |    4.506 ns 
counter_287_336__i18/D                   |    5.064 ns 
counter_287_336__i17/D                   |    5.622 ns 
counter_287_336__i16/D                   |    6.180 ns 
counter_287_336__i15/D                   |    6.738 ns 
counter_287_336__i14/D                   |    7.296 ns 
counter_287_336__i13/D                   |    7.854 ns 
counter_287_336__i12/D                   |    8.412 ns 
counter_287_336__i11/D                   |    8.970 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter_287_336__i10/D                   |    5.991 ns 
counter_287_336__i9/D                    |    5.991 ns 
counter_287_336__i8/D                    |    5.991 ns 
counter_287_336__i7/D                    |    5.991 ns 
counter_287_336__i6/D                    |    5.991 ns 
counter_287_336__i5/D                    |    5.991 ns 
counter_287_336__i4/D                    |    5.991 ns 
counter_287_336__i3/D                    |    5.991 ns 
counter_287_336__i2/D                    |    5.991 ns 
counter_287_336__i1/D                    |    5.991 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
counter_287_336__i20/Q                  |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
vgaout/rowout_i0/D                      |    No arrival or required
vgaout/HSYNC/D                          |    No arrival or required
vgaout/HSYNC/SR                         |    No arrival or required
vgaout/row_291__i0/D                    |    No arrival or required
vgaout/row_291__i0/SR                   |    No arrival or required
vgaout/column_290__i3/D                 |    No arrival or required
vgaout/column_290__i3/SP                |    No arrival or required
vgaout/column_290__i3/SR                |    No arrival or required
vgaout/column_290__i7/D                 |    No arrival or required
vgaout/column_290__i7/SP                |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       123
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
pressing[5]                             |                     input
pressing[4]                             |                     input
pressing[3]                             |                     input
pressing[2]                             |                     input
pressing[1]                             |                     input
pressing[0]                             |                     input
reset                                   |                     input
start                                   |                     input
oscillatorin                            |                     input
RGBout[5]                               |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        17
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
col_red_i236                            |                  No Clock
col_red_i238                            |                  No Clock
col_yellow_i0                           |                  No Clock
col_red_i235                            |                  No Clock
col_red_i237                            |                  No Clock
col_red_i239                            |                  No Clock
col_blue_i0                             |                  No Clock
col_orange_i0                           |                  No Clock
col_red_i0                              |                  No Clock
col_red_i233                            |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                      7324
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_287_336__i1/Q  (FD1P3XZ)
Path End         : counter_287_336__i20/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 21
Delay Ratio      : 56.8% (route), 43.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.948 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk                                                       NET DELAY      2.075         2.075  48      



counter_287_336__i1/CK->counter_287_336__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
n20                                                       NET DELAY         2.075         5.541  1       
counter_287_336_add_4_1/C1->counter_287_336_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         5.885  2       
n15680                                                    NET DELAY         0.280         6.165  2       
counter_287_336_add_4_3/CI0->counter_287_336_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.443  2       
n23517                                                    NET DELAY         0.280         6.723  2       
counter_287_336_add_4_3/CI1->counter_287_336_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.001  2       
n15682                                                    NET DELAY         0.280         7.281  2       
counter_287_336_add_4_5/CI0->counter_287_336_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.559  2       
n23520                                                    NET DELAY         0.280         7.839  2       
counter_287_336_add_4_5/CI1->counter_287_336_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.117  2       
n15684                                                    NET DELAY         0.280         8.397  2       
counter_287_336_add_4_7/CI0->counter_287_336_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.675  2       
n23523                                                    NET DELAY         0.280         8.955  2       
counter_287_336_add_4_7/CI1->counter_287_336_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.233  2       
n15686                                                    NET DELAY         0.280         9.513  2       
counter_287_336_add_4_9/CI0->counter_287_336_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.791  2       
n23526                                                    NET DELAY         0.280        10.071  2       
counter_287_336_add_4_9/CI1->counter_287_336_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.349  2       
n15688                                                    NET DELAY         0.280        10.629  2       
counter_287_336_add_4_11/CI0->counter_287_336_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.907  2       
n23529                                                    NET DELAY         0.280        11.187  2       
counter_287_336_add_4_11/CI1->counter_287_336_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.465  2       
n15690                                                    NET DELAY         0.280        11.745  2       
counter_287_336_add_4_13/CI0->counter_287_336_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.023  2       
n23532                                                    NET DELAY         0.280        12.303  2       
counter_287_336_add_4_13/CI1->counter_287_336_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.581  2       
n15692                                                    NET DELAY         0.280        12.861  2       
counter_287_336_add_4_15/CI0->counter_287_336_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.139  2       
n23535                                                    NET DELAY         0.280        13.419  2       
counter_287_336_add_4_15/CI1->counter_287_336_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.697  2       
n15694                                                    NET DELAY         0.280        13.977  2       
counter_287_336_add_4_17/CI0->counter_287_336_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.255  2       
n23538                                                    NET DELAY         0.280        14.535  2       
counter_287_336_add_4_17/CI1->counter_287_336_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.813  2       
n15696                                                    NET DELAY         0.280        15.093  2       
counter_287_336_add_4_19/CI0->counter_287_336_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.371  2       
n23541                                                    NET DELAY         0.280        15.651  2       
counter_287_336_add_4_19/CI1->counter_287_336_add_4_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.929  2       
n15698                                                    NET DELAY         0.280        16.209  2       
counter_287_336_add_4_21/D0->counter_287_336_add_4_21/S0
                                          FA2             D0_TO_S0_DELAY    0.477        16.686  1       
n86 ( D )                                                 NET DELAY         2.075        18.761  1       


                                                          CONSTRAINT     0.000        20.833  1       
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000        20.833  48      
clk ( CK )                                                NET DELAY      2.075        22.908  48      
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -18.760  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.948  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_287_336__i1/Q  (FD1P3XZ)
Path End         : counter_287_336__i19/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 20
Delay Ratio      : 57.0% (route), 43.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.506 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk                                                       NET DELAY      2.075         2.075  48      



counter_287_336__i1/CK->counter_287_336__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
n20                                                       NET DELAY         2.075         5.541  1       
counter_287_336_add_4_1/C1->counter_287_336_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         5.885  2       
n15680                                                    NET DELAY         0.280         6.165  2       
counter_287_336_add_4_3/CI0->counter_287_336_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.443  2       
n23517                                                    NET DELAY         0.280         6.723  2       
counter_287_336_add_4_3/CI1->counter_287_336_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.001  2       
n15682                                                    NET DELAY         0.280         7.281  2       
counter_287_336_add_4_5/CI0->counter_287_336_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.559  2       
n23520                                                    NET DELAY         0.280         7.839  2       
counter_287_336_add_4_5/CI1->counter_287_336_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.117  2       
n15684                                                    NET DELAY         0.280         8.397  2       
counter_287_336_add_4_7/CI0->counter_287_336_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.675  2       
n23523                                                    NET DELAY         0.280         8.955  2       
counter_287_336_add_4_7/CI1->counter_287_336_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.233  2       
n15686                                                    NET DELAY         0.280         9.513  2       
counter_287_336_add_4_9/CI0->counter_287_336_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.791  2       
n23526                                                    NET DELAY         0.280        10.071  2       
counter_287_336_add_4_9/CI1->counter_287_336_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.349  2       
n15688                                                    NET DELAY         0.280        10.629  2       
counter_287_336_add_4_11/CI0->counter_287_336_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.907  2       
n23529                                                    NET DELAY         0.280        11.187  2       
counter_287_336_add_4_11/CI1->counter_287_336_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.465  2       
n15690                                                    NET DELAY         0.280        11.745  2       
counter_287_336_add_4_13/CI0->counter_287_336_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.023  2       
n23532                                                    NET DELAY         0.280        12.303  2       
counter_287_336_add_4_13/CI1->counter_287_336_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.581  2       
n15692                                                    NET DELAY         0.280        12.861  2       
counter_287_336_add_4_15/CI0->counter_287_336_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.139  2       
n23535                                                    NET DELAY         0.280        13.419  2       
counter_287_336_add_4_15/CI1->counter_287_336_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.697  2       
n15694                                                    NET DELAY         0.280        13.977  2       
counter_287_336_add_4_17/CI0->counter_287_336_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.255  2       
n23538                                                    NET DELAY         0.280        14.535  2       
counter_287_336_add_4_17/CI1->counter_287_336_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.813  2       
n15696                                                    NET DELAY         0.280        15.093  2       
counter_287_336_add_4_19/CI0->counter_287_336_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.371  2       
n23541                                                    NET DELAY         0.280        15.651  2       
counter_287_336_add_4_19/D1->counter_287_336_add_4_19/S1
                                          FA2             D1_TO_S1_DELAY    0.477        16.128  1       
n87 ( D )                                                 NET DELAY         2.075        18.203  1       


                                                          CONSTRAINT     0.000        20.833  1       
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000        20.833  48      
clk ( CK )                                                NET DELAY      2.075        22.908  48      
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -18.202  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.506  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_287_336__i1/Q  (FD1P3XZ)
Path End         : counter_287_336__i18/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 19
Delay Ratio      : 57.2% (route), 42.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 5.064 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk                                                       NET DELAY      2.075         2.075  48      



counter_287_336__i1/CK->counter_287_336__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
n20                                                       NET DELAY         2.075         5.541  1       
counter_287_336_add_4_1/C1->counter_287_336_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         5.885  2       
n15680                                                    NET DELAY         0.280         6.165  2       
counter_287_336_add_4_3/CI0->counter_287_336_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.443  2       
n23517                                                    NET DELAY         0.280         6.723  2       
counter_287_336_add_4_3/CI1->counter_287_336_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.001  2       
n15682                                                    NET DELAY         0.280         7.281  2       
counter_287_336_add_4_5/CI0->counter_287_336_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.559  2       
n23520                                                    NET DELAY         0.280         7.839  2       
counter_287_336_add_4_5/CI1->counter_287_336_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.117  2       
n15684                                                    NET DELAY         0.280         8.397  2       
counter_287_336_add_4_7/CI0->counter_287_336_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.675  2       
n23523                                                    NET DELAY         0.280         8.955  2       
counter_287_336_add_4_7/CI1->counter_287_336_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.233  2       
n15686                                                    NET DELAY         0.280         9.513  2       
counter_287_336_add_4_9/CI0->counter_287_336_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.791  2       
n23526                                                    NET DELAY         0.280        10.071  2       
counter_287_336_add_4_9/CI1->counter_287_336_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.349  2       
n15688                                                    NET DELAY         0.280        10.629  2       
counter_287_336_add_4_11/CI0->counter_287_336_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.907  2       
n23529                                                    NET DELAY         0.280        11.187  2       
counter_287_336_add_4_11/CI1->counter_287_336_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.465  2       
n15690                                                    NET DELAY         0.280        11.745  2       
counter_287_336_add_4_13/CI0->counter_287_336_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.023  2       
n23532                                                    NET DELAY         0.280        12.303  2       
counter_287_336_add_4_13/CI1->counter_287_336_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.581  2       
n15692                                                    NET DELAY         0.280        12.861  2       
counter_287_336_add_4_15/CI0->counter_287_336_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.139  2       
n23535                                                    NET DELAY         0.280        13.419  2       
counter_287_336_add_4_15/CI1->counter_287_336_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.697  2       
n15694                                                    NET DELAY         0.280        13.977  2       
counter_287_336_add_4_17/CI0->counter_287_336_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.255  2       
n23538                                                    NET DELAY         0.280        14.535  2       
counter_287_336_add_4_17/CI1->counter_287_336_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.813  2       
n15696                                                    NET DELAY         0.280        15.093  2       
counter_287_336_add_4_19/D0->counter_287_336_add_4_19/S0
                                          FA2             D0_TO_S0_DELAY    0.477        15.570  1       
n88 ( D )                                                 NET DELAY         2.075        17.645  1       


                                                          CONSTRAINT     0.000        20.833  1       
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000        20.833  48      
clk ( CK )                                                NET DELAY      2.075        22.908  48      
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -17.644  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   5.064  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_287_336__i1/Q  (FD1P3XZ)
Path End         : counter_287_336__i17/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 18
Delay Ratio      : 57.5% (route), 42.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 5.622 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk                                                       NET DELAY      2.075         2.075  48      



counter_287_336__i1/CK->counter_287_336__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
n20                                                       NET DELAY         2.075         5.541  1       
counter_287_336_add_4_1/C1->counter_287_336_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         5.885  2       
n15680                                                    NET DELAY         0.280         6.165  2       
counter_287_336_add_4_3/CI0->counter_287_336_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.443  2       
n23517                                                    NET DELAY         0.280         6.723  2       
counter_287_336_add_4_3/CI1->counter_287_336_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.001  2       
n15682                                                    NET DELAY         0.280         7.281  2       
counter_287_336_add_4_5/CI0->counter_287_336_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.559  2       
n23520                                                    NET DELAY         0.280         7.839  2       
counter_287_336_add_4_5/CI1->counter_287_336_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.117  2       
n15684                                                    NET DELAY         0.280         8.397  2       
counter_287_336_add_4_7/CI0->counter_287_336_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.675  2       
n23523                                                    NET DELAY         0.280         8.955  2       
counter_287_336_add_4_7/CI1->counter_287_336_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.233  2       
n15686                                                    NET DELAY         0.280         9.513  2       
counter_287_336_add_4_9/CI0->counter_287_336_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.791  2       
n23526                                                    NET DELAY         0.280        10.071  2       
counter_287_336_add_4_9/CI1->counter_287_336_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.349  2       
n15688                                                    NET DELAY         0.280        10.629  2       
counter_287_336_add_4_11/CI0->counter_287_336_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.907  2       
n23529                                                    NET DELAY         0.280        11.187  2       
counter_287_336_add_4_11/CI1->counter_287_336_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.465  2       
n15690                                                    NET DELAY         0.280        11.745  2       
counter_287_336_add_4_13/CI0->counter_287_336_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.023  2       
n23532                                                    NET DELAY         0.280        12.303  2       
counter_287_336_add_4_13/CI1->counter_287_336_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.581  2       
n15692                                                    NET DELAY         0.280        12.861  2       
counter_287_336_add_4_15/CI0->counter_287_336_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.139  2       
n23535                                                    NET DELAY         0.280        13.419  2       
counter_287_336_add_4_15/CI1->counter_287_336_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.697  2       
n15694                                                    NET DELAY         0.280        13.977  2       
counter_287_336_add_4_17/CI0->counter_287_336_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.255  2       
n23538                                                    NET DELAY         0.280        14.535  2       
counter_287_336_add_4_17/D1->counter_287_336_add_4_17/S1
                                          FA2             D1_TO_S1_DELAY    0.477        15.012  1       
n89 ( D )                                                 NET DELAY         2.075        17.087  1       


                                                          CONSTRAINT     0.000        20.833  1       
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000        20.833  48      
clk ( CK )                                                NET DELAY      2.075        22.908  48      
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -17.086  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   5.622  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_287_336__i1/Q  (FD1P3XZ)
Path End         : counter_287_336__i16/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 17
Delay Ratio      : 57.8% (route), 42.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.180 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk                                                       NET DELAY      2.075         2.075  48      



counter_287_336__i1/CK->counter_287_336__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
n20                                                       NET DELAY         2.075         5.541  1       
counter_287_336_add_4_1/C1->counter_287_336_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         5.885  2       
n15680                                                    NET DELAY         0.280         6.165  2       
counter_287_336_add_4_3/CI0->counter_287_336_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.443  2       
n23517                                                    NET DELAY         0.280         6.723  2       
counter_287_336_add_4_3/CI1->counter_287_336_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.001  2       
n15682                                                    NET DELAY         0.280         7.281  2       
counter_287_336_add_4_5/CI0->counter_287_336_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.559  2       
n23520                                                    NET DELAY         0.280         7.839  2       
counter_287_336_add_4_5/CI1->counter_287_336_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.117  2       
n15684                                                    NET DELAY         0.280         8.397  2       
counter_287_336_add_4_7/CI0->counter_287_336_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.675  2       
n23523                                                    NET DELAY         0.280         8.955  2       
counter_287_336_add_4_7/CI1->counter_287_336_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.233  2       
n15686                                                    NET DELAY         0.280         9.513  2       
counter_287_336_add_4_9/CI0->counter_287_336_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.791  2       
n23526                                                    NET DELAY         0.280        10.071  2       
counter_287_336_add_4_9/CI1->counter_287_336_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.349  2       
n15688                                                    NET DELAY         0.280        10.629  2       
counter_287_336_add_4_11/CI0->counter_287_336_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.907  2       
n23529                                                    NET DELAY         0.280        11.187  2       
counter_287_336_add_4_11/CI1->counter_287_336_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.465  2       
n15690                                                    NET DELAY         0.280        11.745  2       
counter_287_336_add_4_13/CI0->counter_287_336_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.023  2       
n23532                                                    NET DELAY         0.280        12.303  2       
counter_287_336_add_4_13/CI1->counter_287_336_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.581  2       
n15692                                                    NET DELAY         0.280        12.861  2       
counter_287_336_add_4_15/CI0->counter_287_336_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.139  2       
n23535                                                    NET DELAY         0.280        13.419  2       
counter_287_336_add_4_15/CI1->counter_287_336_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.697  2       
n15694                                                    NET DELAY         0.280        13.977  2       
counter_287_336_add_4_17/D0->counter_287_336_add_4_17/S0
                                          FA2             D0_TO_S0_DELAY    0.477        14.454  1       
n90 ( D )                                                 NET DELAY         2.075        16.529  1       


                                                          CONSTRAINT     0.000        20.833  1       
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000        20.833  48      
clk ( CK )                                                NET DELAY      2.075        22.908  48      
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -16.528  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   6.180  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_287_336__i1/Q  (FD1P3XZ)
Path End         : counter_287_336__i15/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 16
Delay Ratio      : 58.1% (route), 41.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.738 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk                                                       NET DELAY      2.075         2.075  48      



counter_287_336__i1/CK->counter_287_336__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
n20                                                       NET DELAY         2.075         5.541  1       
counter_287_336_add_4_1/C1->counter_287_336_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         5.885  2       
n15680                                                    NET DELAY         0.280         6.165  2       
counter_287_336_add_4_3/CI0->counter_287_336_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.443  2       
n23517                                                    NET DELAY         0.280         6.723  2       
counter_287_336_add_4_3/CI1->counter_287_336_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.001  2       
n15682                                                    NET DELAY         0.280         7.281  2       
counter_287_336_add_4_5/CI0->counter_287_336_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.559  2       
n23520                                                    NET DELAY         0.280         7.839  2       
counter_287_336_add_4_5/CI1->counter_287_336_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.117  2       
n15684                                                    NET DELAY         0.280         8.397  2       
counter_287_336_add_4_7/CI0->counter_287_336_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.675  2       
n23523                                                    NET DELAY         0.280         8.955  2       
counter_287_336_add_4_7/CI1->counter_287_336_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.233  2       
n15686                                                    NET DELAY         0.280         9.513  2       
counter_287_336_add_4_9/CI0->counter_287_336_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.791  2       
n23526                                                    NET DELAY         0.280        10.071  2       
counter_287_336_add_4_9/CI1->counter_287_336_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.349  2       
n15688                                                    NET DELAY         0.280        10.629  2       
counter_287_336_add_4_11/CI0->counter_287_336_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.907  2       
n23529                                                    NET DELAY         0.280        11.187  2       
counter_287_336_add_4_11/CI1->counter_287_336_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.465  2       
n15690                                                    NET DELAY         0.280        11.745  2       
counter_287_336_add_4_13/CI0->counter_287_336_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.023  2       
n23532                                                    NET DELAY         0.280        12.303  2       
counter_287_336_add_4_13/CI1->counter_287_336_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.581  2       
n15692                                                    NET DELAY         0.280        12.861  2       
counter_287_336_add_4_15/CI0->counter_287_336_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.139  2       
n23535                                                    NET DELAY         0.280        13.419  2       
counter_287_336_add_4_15/D1->counter_287_336_add_4_15/S1
                                          FA2             D1_TO_S1_DELAY    0.477        13.896  1       
n91 ( D )                                                 NET DELAY         2.075        15.971  1       


                                                          CONSTRAINT     0.000        20.833  1       
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000        20.833  48      
clk ( CK )                                                NET DELAY      2.075        22.908  48      
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -15.970  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   6.738  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_287_336__i1/Q  (FD1P3XZ)
Path End         : counter_287_336__i14/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 15
Delay Ratio      : 58.4% (route), 41.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.296 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk                                                       NET DELAY      2.075         2.075  48      



counter_287_336__i1/CK->counter_287_336__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
n20                                                       NET DELAY         2.075         5.541  1       
counter_287_336_add_4_1/C1->counter_287_336_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         5.885  2       
n15680                                                    NET DELAY         0.280         6.165  2       
counter_287_336_add_4_3/CI0->counter_287_336_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.443  2       
n23517                                                    NET DELAY         0.280         6.723  2       
counter_287_336_add_4_3/CI1->counter_287_336_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.001  2       
n15682                                                    NET DELAY         0.280         7.281  2       
counter_287_336_add_4_5/CI0->counter_287_336_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.559  2       
n23520                                                    NET DELAY         0.280         7.839  2       
counter_287_336_add_4_5/CI1->counter_287_336_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.117  2       
n15684                                                    NET DELAY         0.280         8.397  2       
counter_287_336_add_4_7/CI0->counter_287_336_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.675  2       
n23523                                                    NET DELAY         0.280         8.955  2       
counter_287_336_add_4_7/CI1->counter_287_336_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.233  2       
n15686                                                    NET DELAY         0.280         9.513  2       
counter_287_336_add_4_9/CI0->counter_287_336_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.791  2       
n23526                                                    NET DELAY         0.280        10.071  2       
counter_287_336_add_4_9/CI1->counter_287_336_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.349  2       
n15688                                                    NET DELAY         0.280        10.629  2       
counter_287_336_add_4_11/CI0->counter_287_336_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.907  2       
n23529                                                    NET DELAY         0.280        11.187  2       
counter_287_336_add_4_11/CI1->counter_287_336_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.465  2       
n15690                                                    NET DELAY         0.280        11.745  2       
counter_287_336_add_4_13/CI0->counter_287_336_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.023  2       
n23532                                                    NET DELAY         0.280        12.303  2       
counter_287_336_add_4_13/CI1->counter_287_336_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.581  2       
n15692                                                    NET DELAY         0.280        12.861  2       
counter_287_336_add_4_15/D0->counter_287_336_add_4_15/S0
                                          FA2             D0_TO_S0_DELAY    0.477        13.338  1       
n92 ( D )                                                 NET DELAY         2.075        15.413  1       


                                                          CONSTRAINT     0.000        20.833  1       
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000        20.833  48      
clk ( CK )                                                NET DELAY      2.075        22.908  48      
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -15.412  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   7.296  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_287_336__i1/Q  (FD1P3XZ)
Path End         : counter_287_336__i13/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 14
Delay Ratio      : 58.8% (route), 41.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.854 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk                                                       NET DELAY      2.075         2.075  48      



counter_287_336__i1/CK->counter_287_336__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
n20                                                       NET DELAY         2.075         5.541  1       
counter_287_336_add_4_1/C1->counter_287_336_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         5.885  2       
n15680                                                    NET DELAY         0.280         6.165  2       
counter_287_336_add_4_3/CI0->counter_287_336_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.443  2       
n23517                                                    NET DELAY         0.280         6.723  2       
counter_287_336_add_4_3/CI1->counter_287_336_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.001  2       
n15682                                                    NET DELAY         0.280         7.281  2       
counter_287_336_add_4_5/CI0->counter_287_336_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.559  2       
n23520                                                    NET DELAY         0.280         7.839  2       
counter_287_336_add_4_5/CI1->counter_287_336_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.117  2       
n15684                                                    NET DELAY         0.280         8.397  2       
counter_287_336_add_4_7/CI0->counter_287_336_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.675  2       
n23523                                                    NET DELAY         0.280         8.955  2       
counter_287_336_add_4_7/CI1->counter_287_336_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.233  2       
n15686                                                    NET DELAY         0.280         9.513  2       
counter_287_336_add_4_9/CI0->counter_287_336_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.791  2       
n23526                                                    NET DELAY         0.280        10.071  2       
counter_287_336_add_4_9/CI1->counter_287_336_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.349  2       
n15688                                                    NET DELAY         0.280        10.629  2       
counter_287_336_add_4_11/CI0->counter_287_336_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.907  2       
n23529                                                    NET DELAY         0.280        11.187  2       
counter_287_336_add_4_11/CI1->counter_287_336_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.465  2       
n15690                                                    NET DELAY         0.280        11.745  2       
counter_287_336_add_4_13/CI0->counter_287_336_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.023  2       
n23532                                                    NET DELAY         0.280        12.303  2       
counter_287_336_add_4_13/D1->counter_287_336_add_4_13/S1
                                          FA2             D1_TO_S1_DELAY    0.477        12.780  1       
n93 ( D )                                                 NET DELAY         2.075        14.855  1       


                                                          CONSTRAINT     0.000        20.833  1       
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000        20.833  48      
clk ( CK )                                                NET DELAY      2.075        22.908  48      
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -14.854  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   7.854  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_287_336__i1/Q  (FD1P3XZ)
Path End         : counter_287_336__i12/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 13
Delay Ratio      : 59.2% (route), 40.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.412 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk                                                       NET DELAY      2.075         2.075  48      



counter_287_336__i1/CK->counter_287_336__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
n20                                                       NET DELAY         2.075         5.541  1       
counter_287_336_add_4_1/C1->counter_287_336_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         5.885  2       
n15680                                                    NET DELAY         0.280         6.165  2       
counter_287_336_add_4_3/CI0->counter_287_336_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.443  2       
n23517                                                    NET DELAY         0.280         6.723  2       
counter_287_336_add_4_3/CI1->counter_287_336_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.001  2       
n15682                                                    NET DELAY         0.280         7.281  2       
counter_287_336_add_4_5/CI0->counter_287_336_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.559  2       
n23520                                                    NET DELAY         0.280         7.839  2       
counter_287_336_add_4_5/CI1->counter_287_336_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.117  2       
n15684                                                    NET DELAY         0.280         8.397  2       
counter_287_336_add_4_7/CI0->counter_287_336_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.675  2       
n23523                                                    NET DELAY         0.280         8.955  2       
counter_287_336_add_4_7/CI1->counter_287_336_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.233  2       
n15686                                                    NET DELAY         0.280         9.513  2       
counter_287_336_add_4_9/CI0->counter_287_336_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.791  2       
n23526                                                    NET DELAY         0.280        10.071  2       
counter_287_336_add_4_9/CI1->counter_287_336_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.349  2       
n15688                                                    NET DELAY         0.280        10.629  2       
counter_287_336_add_4_11/CI0->counter_287_336_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.907  2       
n23529                                                    NET DELAY         0.280        11.187  2       
counter_287_336_add_4_11/CI1->counter_287_336_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.465  2       
n15690                                                    NET DELAY         0.280        11.745  2       
counter_287_336_add_4_13/D0->counter_287_336_add_4_13/S0
                                          FA2             D0_TO_S0_DELAY    0.477        12.222  1       
n94 ( D )                                                 NET DELAY         2.075        14.297  1       


                                                          CONSTRAINT     0.000        20.833  1       
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000        20.833  48      
clk ( CK )                                                NET DELAY      2.075        22.908  48      
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -14.296  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   8.412  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_287_336__i1/Q  (FD1P3XZ)
Path End         : counter_287_336__i11/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 12
Delay Ratio      : 59.6% (route), 40.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.970 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk                                                       NET DELAY      2.075         2.075  48      



counter_287_336__i1/CK->counter_287_336__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
n20                                                       NET DELAY         2.075         5.541  1       
counter_287_336_add_4_1/C1->counter_287_336_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         5.885  2       
n15680                                                    NET DELAY         0.280         6.165  2       
counter_287_336_add_4_3/CI0->counter_287_336_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.443  2       
n23517                                                    NET DELAY         0.280         6.723  2       
counter_287_336_add_4_3/CI1->counter_287_336_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.001  2       
n15682                                                    NET DELAY         0.280         7.281  2       
counter_287_336_add_4_5/CI0->counter_287_336_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.559  2       
n23520                                                    NET DELAY         0.280         7.839  2       
counter_287_336_add_4_5/CI1->counter_287_336_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.117  2       
n15684                                                    NET DELAY         0.280         8.397  2       
counter_287_336_add_4_7/CI0->counter_287_336_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.675  2       
n23523                                                    NET DELAY         0.280         8.955  2       
counter_287_336_add_4_7/CI1->counter_287_336_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.233  2       
n15686                                                    NET DELAY         0.280         9.513  2       
counter_287_336_add_4_9/CI0->counter_287_336_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.791  2       
n23526                                                    NET DELAY         0.280        10.071  2       
counter_287_336_add_4_9/CI1->counter_287_336_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.349  2       
n15688                                                    NET DELAY         0.280        10.629  2       
counter_287_336_add_4_11/CI0->counter_287_336_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.907  2       
n23529                                                    NET DELAY         0.280        11.187  2       
counter_287_336_add_4_11/D1->counter_287_336_add_4_11/S1
                                          FA2             D1_TO_S1_DELAY    0.477        11.664  1       
n95 ( D )                                                 NET DELAY         2.075        13.739  1       


                                                          CONSTRAINT     0.000        20.833  1       
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000        20.833  48      
clk ( CK )                                                NET DELAY      2.075        22.908  48      
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -13.738  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   8.970  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_287_336__i10/Q  (FD1P3XZ)
Path End         : counter_287_336__i10/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk ( CK )                                                NET DELAY      2.075         2.075  48      



counter_287_336__i10/CK->counter_287_336__i10/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  1       
n11                                                       NET DELAY       2.075         5.541  1       
counter_287_336_add_4_11/C0->counter_287_336_add_4_11/S0
                                          FA2             C0_TO_S0_DELAY  0.450         5.991  1       
n96 ( D )                                                 NET DELAY       2.075         8.066  1       


                                                          CONSTRAINT     0.000         0.000  1       
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk ( CK )                                                NET DELAY      2.075         2.075  48      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           8.066  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   5.991  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_287_336__i9/Q  (FD1P3XZ)
Path End         : counter_287_336__i9/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk ( CK )                                                NET DELAY      2.075         2.075  48      



counter_287_336__i9/CK->counter_287_336__i9/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  1       
n12_adj_372                                               NET DELAY       2.075         5.541  1       
counter_287_336_add_4_9/C1->counter_287_336_add_4_9/S1
                                          FA2             C1_TO_S1_DELAY  0.450         5.991  1       
n97 ( D )                                                 NET DELAY       2.075         8.066  1       


                                                          CONSTRAINT     0.000         0.000  1       
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk ( CK )                                                NET DELAY      2.075         2.075  48      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           8.066  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   5.991  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_287_336__i8/Q  (FD1P3XZ)
Path End         : counter_287_336__i8/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk ( CK )                                                NET DELAY      2.075         2.075  48      



counter_287_336__i8/CK->counter_287_336__i8/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  1       
n13                                                       NET DELAY       2.075         5.541  1       
counter_287_336_add_4_9/C0->counter_287_336_add_4_9/S0
                                          FA2             C0_TO_S0_DELAY  0.450         5.991  1       
n98 ( D )                                                 NET DELAY       2.075         8.066  1       


                                                          CONSTRAINT     0.000         0.000  1       
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk ( CK )                                                NET DELAY      2.075         2.075  48      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           8.066  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   5.991  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_287_336__i7/Q  (FD1P3XZ)
Path End         : counter_287_336__i7/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk ( CK )                                                NET DELAY      2.075         2.075  48      



counter_287_336__i7/CK->counter_287_336__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  1       
n14                                                       NET DELAY       2.075         5.541  1       
counter_287_336_add_4_7/C1->counter_287_336_add_4_7/S1
                                          FA2             C1_TO_S1_DELAY  0.450         5.991  1       
n99 ( D )                                                 NET DELAY       2.075         8.066  1       


                                                          CONSTRAINT     0.000         0.000  1       
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk ( CK )                                                NET DELAY      2.075         2.075  48      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           8.066  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   5.991  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_287_336__i6/Q  (FD1P3XZ)
Path End         : counter_287_336__i6/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk ( CK )                                                NET DELAY      2.075         2.075  48      



counter_287_336__i6/CK->counter_287_336__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  1       
n15                                                       NET DELAY       2.075         5.541  1       
counter_287_336_add_4_7/C0->counter_287_336_add_4_7/S0
                                          FA2             C0_TO_S0_DELAY  0.450         5.991  1       
n100 ( D )                                                NET DELAY       2.075         8.066  1       


                                                          CONSTRAINT     0.000         0.000  1       
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk ( CK )                                                NET DELAY      2.075         2.075  48      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           8.066  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   5.991  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_287_336__i5/Q  (FD1P3XZ)
Path End         : counter_287_336__i5/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk ( CK )                                                NET DELAY      2.075         2.075  48      



counter_287_336__i5/CK->counter_287_336__i5/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  1       
n16                                                       NET DELAY       2.075         5.541  1       
counter_287_336_add_4_5/C1->counter_287_336_add_4_5/S1
                                          FA2             C1_TO_S1_DELAY  0.450         5.991  1       
n101 ( D )                                                NET DELAY       2.075         8.066  1       


                                                          CONSTRAINT     0.000         0.000  1       
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk ( CK )                                                NET DELAY      2.075         2.075  48      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           8.066  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   5.991  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_287_336__i4/Q  (FD1P3XZ)
Path End         : counter_287_336__i4/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk ( CK )                                                NET DELAY      2.075         2.075  48      



counter_287_336__i4/CK->counter_287_336__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  1       
n17                                                       NET DELAY       2.075         5.541  1       
counter_287_336_add_4_5/C0->counter_287_336_add_4_5/S0
                                          FA2             C0_TO_S0_DELAY  0.450         5.991  1       
n102 ( D )                                                NET DELAY       2.075         8.066  1       


                                                          CONSTRAINT     0.000         0.000  1       
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk ( CK )                                                NET DELAY      2.075         2.075  48      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           8.066  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   5.991  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_287_336__i3/Q  (FD1P3XZ)
Path End         : counter_287_336__i3/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk ( CK )                                                NET DELAY      2.075         2.075  48      



counter_287_336__i3/CK->counter_287_336__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  1       
n18                                                       NET DELAY       2.075         5.541  1       
counter_287_336_add_4_3/C1->counter_287_336_add_4_3/S1
                                          FA2             C1_TO_S1_DELAY  0.450         5.991  1       
n103 ( D )                                                NET DELAY       2.075         8.066  1       


                                                          CONSTRAINT     0.000         0.000  1       
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk ( CK )                                                NET DELAY      2.075         2.075  48      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           8.066  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   5.991  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_287_336__i2/Q  (FD1P3XZ)
Path End         : counter_287_336__i2/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk ( CK )                                                NET DELAY      2.075         2.075  48      



counter_287_336__i2/CK->counter_287_336__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  1       
n19                                                       NET DELAY       2.075         5.541  1       
counter_287_336_add_4_3/C0->counter_287_336_add_4_3/S0
                                          FA2             C0_TO_S0_DELAY  0.450         5.991  1       
n104 ( D )                                                NET DELAY       2.075         8.066  1       


                                                          CONSTRAINT     0.000         0.000  1       
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk ( CK )                                                NET DELAY      2.075         2.075  48      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           8.066  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   5.991  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_287_336__i1/Q  (FD1P3XZ)
Path End         : counter_287_336__i1/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk ( CK )                                                NET DELAY      2.075         2.075  48      



counter_287_336__i1/CK->counter_287_336__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  1       
n20                                                       NET DELAY       2.075         5.541  1       
counter_287_336_add_4_1/C1->counter_287_336_add_4_1/S1
                                          FA2             C1_TO_S1_DELAY  0.450         5.991  1       
n105 ( D )                                                NET DELAY       2.075         8.066  1       


                                                          CONSTRAINT     0.000         0.000  1       
clock/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  48      
clk ( CK )                                                NET DELAY      2.075         2.075  48      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           8.066  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   5.991  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

